Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar  1 19:49:43 2024
| Host         : yihongliu-SER running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       203         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (488)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (10)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: clk_div_1/internal_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (488)
--------------------------------------------------
 There are 488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (10)
-------------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.939        0.000                      0                 2176        0.054        0.000                      0                 2176        2.000        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         46.027        0.000                      0                   19        0.249        0.000                      0                   19       24.500        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                   12.939        0.000                      0                 2157        0.054        0.000                      0                 2157        9.020        0.000                       0                  1074  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       46.029        0.000                      0                   19        0.249        0.000                      0                   19       24.500        0.000                       0                    12  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         46.027        0.000                      0                   19        0.156        0.000                      0                   19  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       46.027        0.000                      0                   19        0.156        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_fpga_0                                  
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.027ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.681ns (17.423%)  route 3.228ns (82.577%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 48.617 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.351     3.048    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     3.172 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     3.172    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.483    48.617    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.646    49.263    
                         clock uncertainty           -0.093    49.170    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.199    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.199    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 46.027    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.231ns (65.211%)  route 0.123ns (34.789%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.318    clk_div_1/counter_reg[3]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  clk_div_1/counter[8]_i_3/O
                         net (fo=3, routed)           0.050    -0.222    clk_div_1/counter[8]_i_3_n_0
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.427    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.195    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.207    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.479%)  route 0.207ns (52.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.138 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.194    -0.197    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.139 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.139 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.284%)  route 0.265ns (58.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.265    -0.126    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.406%)  route 0.576ns (75.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.576     0.185    clk_div_1/counter_reg[1]
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.230 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.230    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.826    -0.771    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.503    -0.268    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.177    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.408    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_wiz_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.939ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.396ns (22.184%)  route 4.897ns (77.816%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 23.302 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.683     3.722    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X13Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           1.107     5.286    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.410 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.415     5.825    d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.949 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.724     6.673    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.577     7.374    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.498 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.717     8.215    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I3_O)        0.118     8.333 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.433     8.767    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.326     9.093 r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.922    10.015    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.545    23.302    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.699    
                         clock uncertainty           -0.302    23.397    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.954    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.954    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 12.939    

Slack (MET) :             13.173ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.138ns (18.789%)  route 4.919ns (81.211%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.680     3.719    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y37          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     4.237 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/Q
                         net (fo=2, routed)           1.110     5.348    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[144]
    SLICE_X14Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.472 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.619     6.091    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.467     6.682    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.279     8.085    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.124     8.209 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.485     8.693    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.959     9.776    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.540    23.297    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.694    
                         clock uncertainty           -0.302    23.392    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.949    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 13.173    

Slack (MET) :             13.344ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.396ns (23.696%)  route 4.495ns (76.304%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.683     3.722    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X13Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           1.107     5.286    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.410 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.415     5.825    d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.949 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.724     6.673    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.577     7.374    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.498 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.717     8.215    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I3_O)        0.118     8.333 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.433     8.767    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.326     9.093 r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.521     9.614    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.549    23.306    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.703    
                         clock uncertainty           -0.302    23.401    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.958    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.958    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                 13.344    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.197ns (37.310%)  route 3.691ns (62.690%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[31])
                                                      1.447     5.254 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[31]
                         net (fo=1, routed)           1.172     6.426    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[31]
    SLICE_X0Y49          LUT6 (Prop_lut6_I4_O)        0.124     6.550 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_8/O
                         net (fo=2, routed)           0.417     6.967    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_8_n_0
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124     7.091 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_5/O
                         net (fo=3, routed)           0.588     7.679    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[22]
    SLICE_X1Y45          LUT5 (Prop_lut5_I2_O)        0.150     7.829 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, routed)           1.026     8.855    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.352     9.207 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[2]_i_1/O
                         net (fo=2, routed)           0.489     9.696    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][2]
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510    23.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.283    23.079    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]
  -------------------------------------------------------------------
                         required time                         23.079    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.138ns (19.499%)  route 4.698ns (80.501%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.680     3.719    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y37          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     4.237 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/Q
                         net (fo=2, routed)           1.110     5.348    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[144]
    SLICE_X14Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.472 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.619     6.091    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.467     6.682    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.279     8.085    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.124     8.209 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.485     8.693    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.738     9.556    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.961    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.961    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.433ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.100ns (19.965%)  route 4.410ns (80.035%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.683     3.722    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X13Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           1.107     5.286    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.410 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.415     5.825    d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.949 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.724     6.673    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.577     7.374    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.498 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.865     8.363    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.148     8.511 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[3]_INST_0/O
                         net (fo=1, routed)           0.721     9.232    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[1]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.549    23.306    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.703    
                         clock uncertainty           -0.302    23.401    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.736    22.665    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 13.433    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.069ns (19.551%)  route 4.399ns (80.449%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 23.302 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.683     3.722    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X13Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           1.107     5.286    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.410 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.415     5.825    d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.949 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.724     6.673    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.577     7.374    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.498 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.779     8.277    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.117     8.394 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[1]_INST_0/O
                         net (fo=1, routed)           0.796     9.190    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[1]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.545    23.302    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.699    
                         clock uncertainty           -0.302    23.397    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.756    22.641    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 13.451    

Slack (MET) :             13.474ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 2.197ns (37.894%)  route 3.601ns (62.106%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[31])
                                                      1.447     5.254 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[31]
                         net (fo=1, routed)           1.172     6.426    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[31]
    SLICE_X0Y49          LUT6 (Prop_lut6_I4_O)        0.124     6.550 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_8/O
                         net (fo=2, routed)           0.417     6.967    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_8_n_0
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124     7.091 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_5/O
                         net (fo=3, routed)           0.588     7.679    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[22]
    SLICE_X1Y45          LUT5 (Prop_lut5_I2_O)        0.150     7.829 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0/O
                         net (fo=8, routed)           1.026     8.855    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_3__0_n_0
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.352     9.207 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[2]_i_1/O
                         net (fo=2, routed)           0.398     9.605    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[1]
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510    23.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.283    23.079    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.079    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 13.474    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 1.038ns (19.106%)  route 4.395ns (80.894%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.680     3.719    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y37          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     4.237 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/Q
                         net (fo=2, routed)           1.110     5.348    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[144]
    SLICE_X14Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.619     6.091    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.215 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.467     6.682    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.806 f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.347     8.152    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.148     8.300 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[3]_INST_0/O
                         net (fo=1, routed)           0.852     9.152    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[1]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.736    22.668    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.668    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.040ns (19.220%)  route 4.371ns (80.780%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.680     3.719    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y37          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     4.237 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[144]/Q
                         net (fo=2, routed)           1.110     5.348    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[144]
    SLICE_X14Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.619     6.091    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.215 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.467     6.682    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.806 f  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.129     7.934    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X8Y35          LUT3 (Prop_lut3_I1_O)        0.150     8.084 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[0]_INST_0/O
                         net (fo=1, routed)           1.046     9.130    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.540    23.297    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.694    
                         clock uncertainty           -0.302    23.392    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    22.656    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 13.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.863%)  route 0.160ns (53.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.558     1.388    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.160     1.689    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y35         FDSE (Hold_fdse_C_S)        -0.018     1.634    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.863%)  route 0.160ns (53.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.558     1.388    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.160     1.689    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y35         FDSE (Hold_fdse_C_S)        -0.018     1.634    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.863%)  route 0.160ns (53.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.558     1.388    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.160     1.689    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y35         FDSE (Hold_fdse_C_S)        -0.018     1.634    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.863%)  route 0.160ns (53.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.558     1.388    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.160     1.689    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X21Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y35         FDRE (Hold_fdre_C_R)        -0.018     1.634    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.218%)  route 0.288ns (60.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.558     1.388    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.529 f  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.288     1.817    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/p_0_in
    SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.862    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_i_1_n_0
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y35         FDSE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y35         FDSE (Hold_fdse_C_D)         0.091     1.743    d1/design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.563     1.393    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     1.534 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.590    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X17Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.831     1.779    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y39         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.393    
    SLICE_X17Y39         FDCE (Hold_fdce_C_D)         0.075     1.468    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.560     1.390    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y33         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.587    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X17Y33         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.826     1.774    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y33         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.384     1.390    
    SLICE_X17Y33         FDCE (Hold_fdce_C_D)         0.075     1.465    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.592    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.386     1.395    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.075     1.470    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.558     1.388    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.585    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X21Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.387     1.388    
    SLICE_X21Y36         FDCE (Hold_fdce_C_D)         0.075     1.463    d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.561     1.391    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.588    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X17Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.384     1.391    
    SLICE_X17Y34         FDCE (Hold_fdce_C_D)         0.075     1.466    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y37    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y42    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y43     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y35    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.029ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.681ns (17.423%)  route 3.228ns (82.577%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 48.617 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.351     3.048    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     3.172 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     3.172    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.483    48.617    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.646    49.263    
                         clock uncertainty           -0.091    49.172    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.201    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.201    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 46.029    

Slack (MET) :             46.903ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.903    

Slack (MET) :             46.903ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.903    

Slack (MET) :             46.903ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.903    

Slack (MET) :             46.903ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.903    

Slack (MET) :             46.903ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.903    

Slack (MET) :             46.903ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.903    

Slack (MET) :             46.929ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.929    

Slack (MET) :             46.929ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.929    

Slack (MET) :             46.929ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.231ns (65.211%)  route 0.123ns (34.789%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.318    clk_div_1/counter_reg[3]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  clk_div_1/counter[8]_i_3/O
                         net (fo=3, routed)           0.050    -0.222    clk_div_1/counter[8]_i_3_n_0
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.427    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.195    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.207    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.479%)  route 0.207ns (52.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.138 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.194    -0.197    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.139 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.139 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.284%)  route 0.265ns (58.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.265    -0.126    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.406%)  route 0.576ns (75.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.576     0.185    clk_div_1/counter_reg[1]
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.230 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.230    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.826    -0.771    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.503    -0.268    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.177    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.408    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_wiz_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.027ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.681ns (17.423%)  route 3.228ns (82.577%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 48.617 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.351     3.048    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     3.172 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     3.172    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.483    48.617    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.646    49.263    
                         clock uncertainty           -0.093    49.170    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.199    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.199    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 46.027    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.231ns (65.211%)  route 0.123ns (34.789%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.318    clk_div_1/counter_reg[3]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  clk_div_1/counter[8]_i_3/O
                         net (fo=3, routed)           0.050    -0.222    clk_div_1/counter[8]_i_3_n_0
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.093    -0.425    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.333    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.195    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.207    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.479%)  route 0.207ns (52.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.138 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.194    -0.197    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.139 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.139 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.284%)  route 0.265ns (58.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.265    -0.126    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.406%)  route 0.576ns (75.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.576     0.185    clk_div_1/counter_reg[1]
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.230 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.230    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.826    -0.771    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.503    -0.268    
                         clock uncertainty            0.093    -0.175    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.084    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.027ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.681ns (17.423%)  route 3.228ns (82.577%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 48.617 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.351     3.048    clk_div_1/out_clk_BUFG
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.124     3.172 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     3.172    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.483    48.617    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.646    49.263    
                         clock uncertainty           -0.093    49.170    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029    49.199    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.199    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 46.027    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.553%)  route 1.851ns (72.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.505     1.835    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             46.927ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.600%)  route 1.847ns (72.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  clk_div_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.883     0.619    clk_div_1/counter_reg[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.743 r  clk_div_1/internal_clk_i_2/O
                         net (fo=2, routed)           0.464     1.207    clk_div_1/internal_clk_i_2_n_0
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.331 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.500     1.831    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 46.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.231ns (65.211%)  route 0.123ns (34.789%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.318    clk_div_1/counter_reg[3]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  clk_div_1/counter[8]_i_3/O
                         net (fo=3, routed)           0.050    -0.222    clk_div_1/counter[8]_i_3_n_0
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    clk_div_1/p_0_in[6]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.093    -0.425    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092    -0.333    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.195    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[4]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.207    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.479%)  route 0.207ns (52.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.046    -0.138 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    clk_div_1/p_0_in[8]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.194    -0.197    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.184    clk_div_1/counter_reg[7]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.139 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[7]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.207    -0.184    clk_div_1/counter_reg[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.139 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.284%)  route 0.265ns (58.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.265    -0.126    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.406%)  route 0.576ns (75.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.576     0.185    clk_div_1/counter_reg[1]
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.230 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     0.230    clk_div_1/internal_clk_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.826    -0.771    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.503    -0.268    
                         clock uncertainty            0.093    -0.175    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091    -0.084    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.314    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.044ns  (logic 0.124ns (6.066%)  route 1.920ns (93.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.920     1.920    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.044    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.494     3.252    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.730%)  route 0.637ns (58.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/Q
                         net (fo=3, routed)           0.637     1.093    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.504     3.262    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.451%)  route 0.257ns (64.549%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/Q
                         net (fo=3, routed)           0.257     0.398    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.830     1.778    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.045ns (5.125%)  route 0.833ns (94.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.833     0.833    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.878 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.878    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.826     1.774    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y37         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 0.667ns (16.217%)  route 3.446ns (83.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.671     3.710    d1/design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     4.228 f  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.500     6.729    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.149     6.878 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.946     7.823    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.502     3.260    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.642ns (17.658%)  route 2.994ns (82.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.253     6.486    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.610 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.741     7.351    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y48          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510     3.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y48          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.642ns (17.658%)  route 2.994ns (82.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.253     6.486    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.610 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.741     7.351    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y48          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510     3.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y48          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.642ns (17.658%)  route 2.994ns (82.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.253     6.486    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.610 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.741     7.351    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y48          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510     3.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y48          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 0.672ns (18.753%)  route 2.911ns (81.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.253     6.486    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.154     6.640 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.659     7.299    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y37          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.506     3.264    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y37          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 0.672ns (18.753%)  route 2.911ns (81.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.253     6.486    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.154     6.640 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.659     7.299    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y37          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.506     3.264    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y37          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 0.672ns (18.753%)  route 2.911ns (81.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.253     6.486    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.154     6.640 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.659     7.299    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y37          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.506     3.264    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y37          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 0.667ns (21.553%)  route 2.428ns (78.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.780     6.013    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y34         LUT1 (Prop_lut1_I0_O)        0.149     6.162 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.648     6.810    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y34         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.497     3.255    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 0.667ns (21.553%)  route 2.428ns (78.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.780     6.013    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y34         LUT1 (Prop_lut1_I0_O)        0.149     6.162 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.648     6.810    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y34         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.497     3.255    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 0.667ns (21.553%)  route 2.428ns (78.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.676     3.715    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     4.233 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.780     6.013    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y34         LUT1 (Prop_lut1_I0_O)        0.149     6.162 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.648     6.810    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y34         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.497     3.255    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.388%)  route 0.350ns (62.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.171     1.727    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.951    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.832     1.780    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.388%)  route 0.350ns (62.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.171     1.727    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.951    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.832     1.780    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.388%)  route 0.350ns (62.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.171     1.727    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.951    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.832     1.780    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.213ns (37.431%)  route 0.356ns (62.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.171     1.727    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.776 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.185     1.961    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.213ns (37.431%)  route 0.356ns (62.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.171     1.727    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.776 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.185     1.961    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.213ns (37.431%)  route 0.356ns (62.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.171     1.727    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.776 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.185     1.961    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.863%)  route 0.491ns (70.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.312     1.868    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.913 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.092    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.863%)  route 0.491ns (70.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.312     1.868    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.913 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.092    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.863%)  route 0.491ns (70.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.312     1.868    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.913 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.092    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.861%)  route 0.491ns (70.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y45         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.316     1.872    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.917 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     2.092    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.831     1.779    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           506 Endpoints
Min Delay           506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.723ns  (logic 4.546ns (38.781%)  route 7.177ns (61.219%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[18]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[18]/Q
                         net (fo=2, routed)           1.109     1.633    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[19]
    SLICE_X12Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.757 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2/O
                         net (fo=1, routed)           0.648     2.405    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.529 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1/O
                         net (fo=3, routed)           1.101     3.630    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1_n_0
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.264     5.017    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124     5.141 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           3.055     8.197    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    11.723 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.723    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.486ns  (logic 4.635ns (40.353%)  route 6.851ns (59.647%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[18]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[18]/Q
                         net (fo=2, routed)           1.109     1.633    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[19]
    SLICE_X12Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.757 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2/O
                         net (fo=1, routed)           0.648     2.405    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.529 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1/O
                         net (fo=3, routed)           1.101     3.630    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1_n_0
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.261     5.015    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.139 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           2.733     7.871    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    11.486 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    11.486    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDI_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.821ns (50.836%)  route 4.662ns (49.164%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/Q
                         net (fo=2, routed)           0.964     1.488    d1/design_1_i/output_manager_0/inst/spi/p_0_in
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.638 r  d1/design_1_i/output_manager_0/inst/spi/sdi_INST_0/O
                         net (fo=2, routed)           1.027     2.666    tl/tl_impl/SDI
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.354     3.020 r  tl/tl_impl/SDI_b_INST_0/O
                         net (fo=1, routed)           2.671     5.690    SDI_b_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.793     9.483 r  SDI_b_OBUF_inst/O
                         net (fo=0)                   0.000     9.483    SDI_b
    U18                                                               r  SDI_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDI_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.783ns (50.463%)  route 4.695ns (49.537%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[24]/Q
                         net (fo=2, routed)           0.964     1.488    d1/design_1_i/output_manager_0/inst/spi/p_0_in
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.638 r  d1/design_1_i/output_manager_0/inst/spi/sdi_INST_0/O
                         net (fo=2, routed)           1.039     2.677    tl/tl_impl/SDI
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.354     3.031 r  tl/tl_impl/SDI_a_INST_0/O
                         net (fo=1, routed)           2.692     5.723    SDI_a_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.755     9.478 r  SDI_a_OBUF_inst/O
                         net (fo=0)                   0.000     9.478    SDI_a
    Y18                                                               r  SDI_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.400ns  (logic 4.274ns (45.464%)  route 5.126ns (54.536%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  d1/design_1_i/output_manager_0/inst/spi/tx_reg/Q
                         net (fo=10, routed)          0.993     1.517    d1/design_1_i/output_manager_0/inst/spi/tx_reg_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.641 r  d1/design_1_i/output_manager_0/inst/spi/LD_INST_0/O
                         net (fo=1, routed)           0.566     2.207    tl/LD
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.331 r  tl/en_a_INST_0/O
                         net (fo=2, routed)           3.568     5.898    ck_io7_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502     9.400 r  ck_io6_OBUF_inst/O
                         net (fo=0)                   0.000     9.400    ck_io6
    R17                                                               r  ck_io6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 4.337ns (48.402%)  route 4.623ns (51.598%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/Q
                         net (fo=24, routed)          1.721     2.177    tl/tl_impl/in_addr[3]
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.152     2.329 r  tl/tl_impl/dac_b[1]_INST_0/O
                         net (fo=1, routed)           2.903     5.231    ck_io_OBUF[5]
    V18                  OBUF (Prop_obuf_I_O)         3.729     8.961 r  ck_io_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.961    ck_io[5]
    V18                                                               r  ck_io[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.111ns (46.353%)  route 4.757ns (53.647%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/Q
                         net (fo=24, routed)          1.721     2.177    tl/tl_impl/in_addr[3]
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.124     2.301 r  tl/tl_impl/dac_b[0]_INST_0/O
                         net (fo=1, routed)           3.036     5.337    ck_io_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.531     8.868 r  ck_io_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.868    ck_io[4]
    V17                                                               r  ck_io[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 4.339ns (49.198%)  route 4.481ns (50.802%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/tx_reg/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  d1/design_1_i/output_manager_0/inst/spi/tx_reg/Q
                         net (fo=10, routed)          0.993     1.517    d1/design_1_i/output_manager_0/inst/spi/tx_reg_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.641 r  d1/design_1_i/output_manager_0/inst/spi/LD_INST_0/O
                         net (fo=1, routed)           0.566     2.207    tl/LD
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.331 r  tl/en_a_INST_0/O
                         net (fo=2, routed)           2.922     5.253    ck_io7_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     8.820 r  ck_io7_OBUF_inst/O
                         net (fo=0)                   0.000     8.820    ck_io7
    R14                                                               r  ck_io7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 4.379ns (50.834%)  route 4.236ns (49.166%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[1]/C
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/design_1_i/output_manager_0/inst/addr_reg[1]/Q
                         net (fo=20, routed)          1.865     2.321    tl/tl_impl/in_addr[1]
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.154     2.475 r  tl/tl_impl/dac_a[3]_INST_0/O
                         net (fo=1, routed)           2.370     4.846    ck_io_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.769     8.615 r  ck_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.615    ck_io[3]
    T15                                                               r  ck_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/polarity_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 4.403ns (51.969%)  route 4.069ns (48.031%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/polarity_reg[5]/C
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  d1/design_1_i/output_manager_0/inst/polarity_reg[5]/Q
                         net (fo=2, routed)           0.880     1.398    d1/design_1_i/output_manager_0/inst/nsw/negative_5_sn_1
    SLICE_X16Y30         LUT2 (Prop_lut2_I1_O)        0.150     1.548 r  d1/design_1_i/output_manager_0/inst/nsw/negative[5]_INST_0/O
                         net (fo=1, routed)           3.189     4.737    jb_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.735     8.472 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.472    jb[5]
    W16                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[26]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[26]/Q
                         net (fo=1, routed)           0.106     0.247    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[28]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[28]/Q
                         net (fo=1, routed)           0.106     0.247    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/Q
                         net (fo=1, routed)           0.106     0.247    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.779%)  route 0.116ns (45.221%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDSE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[0]/C
    SLICE_X14Y32         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=24, routed)          0.116     0.257    d1/design_1_i/output_manager_0/inst/ram_delay
    SLICE_X14Y32         FDRE                                         r  d1/design_1_i/output_manager_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131     0.259    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X8Y33          SRL16E                                       r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[6]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[6]/Q
                         net (fo=1, routed)           0.106     0.270    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[10]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[10]/Q
                         net (fo=1, routed)           0.108     0.272    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/Q
                         net (fo=1, routed)           0.108     0.272    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.226%)  route 0.128ns (46.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/Q
                         net (fo=2, routed)           0.128     0.274    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[1]
    SLICE_X10Y30         FDRE                                         r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[24]/C
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[24]/Q
                         net (fo=1, routed)           0.082     0.246    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b[24]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_out[24]
    SLICE_X7Y37          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 4.587ns (37.269%)  route 7.721ns (62.731%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.309 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964     8.272    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.330     8.602 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.739     9.341    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352     9.693 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.863    10.556    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    10.882 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.882    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.109 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, routed)           1.119    12.228    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.303    12.531 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.929 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.151 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.800    13.951    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    14.828 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.941    15.769    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_5
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.301    16.070 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    16.070    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[10]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 4.658ns (38.506%)  route 7.439ns (61.494%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.309 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964     8.272    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.330     8.602 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.739     9.341    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352     9.693 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.863    10.556    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    10.882 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.882    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.109 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, routed)           1.119    12.228    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.303    12.531 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.929 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.151 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.800    13.951    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    14.893 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.659    15.552    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_4
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.307    15.859 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_2/O
                         net (fo=1, routed)           0.000    15.859    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_2_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 4.244ns (36.833%)  route 7.278ns (63.167%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.309 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964     8.272    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.330     8.602 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.739     9.341    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352     9.693 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.863    10.556    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    10.882 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.882    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.109 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, routed)           1.119    12.228    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.303    12.531 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.929 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.151 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.800    13.951    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    14.480 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.499    14.979    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_6
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.306    15.285 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    15.285    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 3.994ns (34.879%)  route 7.457ns (65.121%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.309 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964     8.272    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.330     8.602 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.739     9.341    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352     9.693 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.863    10.556    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    10.882 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.882    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.109 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, routed)           1.119    12.228    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.303    12.531 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.883 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.818    13.701    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[8]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    14.259 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.659    14.918    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.295    15.213 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    15.213    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.004ns  (logic 3.901ns (35.451%)  route 7.103ns (64.549%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.309 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.964     8.272    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.330     8.602 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.739     9.341    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.352     9.693 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.863    10.556    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.326    10.882 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.882    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.109 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, routed)           1.119    12.228    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.303    12.531 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.531    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.779 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.324    13.103    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[7]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557    13.660 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.799    14.459    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_4
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.307    14.766 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    14.766    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 3.427ns (34.847%)  route 6.407ns (65.153%))
  Logic Levels:           11  (CARRY4=4 LUT2=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.186 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[1]
                         net (fo=2, routed)           0.974     8.159    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_6
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.331     8.490 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1/O
                         net (fo=2, routed)           0.653     9.144    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.332     9.476 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3/O
                         net (fo=1, routed)           0.000     9.476    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.724 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[3]
                         net (fo=2, routed)           0.842    10.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[5]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.306    10.872 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000    10.872    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.119 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.815    11.934    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.299    12.233 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    12.233    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.463 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.827    13.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_6
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.306    13.597 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    13.597    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 3.770ns (38.637%)  route 5.988ns (61.363%))
  Logic Levels:           11  (CARRY4=4 LUT2=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.186 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[1]
                         net (fo=2, routed)           0.974     8.159    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_6
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.331     8.490 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1/O
                         net (fo=2, routed)           0.653     9.144    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.332     9.476 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3/O
                         net (fo=1, routed)           0.000     9.476    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.724 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[3]
                         net (fo=2, routed)           0.842    10.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[5]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.306    10.872 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000    10.872    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.119 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.815    11.934    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.299    12.233 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    12.233    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.811 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.408    13.219    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.301    13.520 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    13.520    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 2.901ns (34.990%)  route 5.390ns (65.010%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.348     5.566    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.690 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.947     6.638    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.762    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_8_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.009 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[0]
                         net (fo=4, routed)           0.849     7.858    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.299     8.157 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_4/O
                         net (fo=1, routed)           0.000     8.157    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.405 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[2]
                         net (fo=2, routed)           1.122     9.527    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[4]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.302     9.829 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     9.829    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_3_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.077 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[3]
                         net (fo=3, routed)           0.828    10.905    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[4]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.306    11.211 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_4/O
                         net (fo=1, routed)           0.000    11.211    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_4_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.463 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.296    11.758    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.295    12.053 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.053    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 3.452ns (46.586%)  route 3.958ns (53.414%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=14, routed)          1.305     5.523    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[12]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     5.647 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.647    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.227 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[2]
                         net (fo=1, routed)           0.596     6.824    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_5
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549     7.373 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[0]
                         net (fo=2, routed)           0.592     7.965    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.299     8.264 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     8.264    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.844 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[2]
                         net (fo=3, routed)           0.822     9.666    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[3]
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.302     9.968 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     9.968    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.223 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.642    10.865    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_4
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.307    11.172 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    11.172    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 3.089ns (45.271%)  route 3.734ns (54.729%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.723     3.762    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     4.218 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=14, routed)          1.305     5.523    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[12]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     5.647 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.647    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.227 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[2]
                         net (fo=1, routed)           0.596     6.824    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_5
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549     7.373 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[0]
                         net (fo=2, routed)           0.592     7.965    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.299     8.264 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     8.264    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.491 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[1]
                         net (fo=3, routed)           0.602     9.093    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[2]
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.303     9.396 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     9.396    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.646 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.639    10.285    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.301    10.586 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.586    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/output_manager_0/inst/dr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.128ns (33.023%)  route 0.260ns (66.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.564     1.394    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.128     1.522 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.260     1.782    d1/design_1_i/output_manager_0/inst/data_ready
    SLICE_X12Y31         FDRE                                         r  d1/design_1_i/output_manager_0/inst/dr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/prev_data_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.128ns (25.698%)  route 0.370ns (74.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.564     1.394    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.128     1.522 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.370     1.892    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_ready
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/prev_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.271ns (37.932%)  route 0.443ns (62.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.564     1.394    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y34         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.128     1.522 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.361     1.883    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_ready
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.098     1.981 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_4/O
                         net (fo=1, routed)           0.082     2.063    d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_4_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     2.108 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_1/O
                         net (fo=1, routed)           0.000     2.108    d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.496ns (64.495%)  route 0.273ns (35.505%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=14, routed)          0.163     1.716    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.761    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.913 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.913    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.966 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.110     2.076    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.105     2.181 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.181    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.499ns (61.522%)  route 0.312ns (38.478%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.583     1.413    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.202     1.756    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[3]
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000     1.801    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.953 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.953    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.110     2.117    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.107     2.224 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     2.224    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.512ns (62.818%)  route 0.303ns (37.182%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=14, routed)          0.163     1.716    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.761    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.913 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.913    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.979 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.140     2.119    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.108     2.227 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.227    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.363ns (44.165%)  route 0.459ns (55.835%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.583     1.413    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.202     1.756    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[3]
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000     1.801    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.257     2.128    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.107     2.235 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.235    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.445ns (54.001%)  route 0.379ns (45.999%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=14, routed)          0.163     1.716    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.761    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     1.912 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.216     2.128    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_5
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.108     2.236 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.236    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.469ns (55.289%)  route 0.379ns (44.711%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=14, routed)          0.163     1.716    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.761    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.933 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.216     2.149    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_4
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.111     2.260 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.260    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.536ns (58.091%)  route 0.387ns (41.909%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=14, routed)          0.163     1.716    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.761    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.913 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.913    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.953 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.953    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.223     2.230    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_7
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.105     2.335 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.335    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 4.331ns (37.199%)  route 7.312ns (62.801%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.116     2.813    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.937 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.264     4.201    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124     4.325 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           3.055     7.380    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.906 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.906    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 4.420ns (38.749%)  route 6.986ns (61.251%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.116     2.813    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.937 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.261     4.198    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.322 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           2.733     7.055    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    10.670 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    10.670    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.968ns  (logic 1.572ns (39.616%)  route 2.396ns (60.384%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.557    -0.538    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.328    -0.068    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.042 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.698     0.656    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.701 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.519     1.220    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.265 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           0.851     2.116    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.431 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.431    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.056ns  (logic 1.484ns (36.593%)  route 2.572ns (63.407%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.557    -0.538    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.328    -0.068    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.042 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.698     0.656    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.701 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.523     1.224    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.269 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           1.022     2.291    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.518 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 4.331ns (37.199%)  route 7.312ns (62.801%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.116     2.813    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.937 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.264     4.201    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124     4.325 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           3.055     7.380    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.906 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.906    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 4.420ns (38.749%)  route 6.986ns (61.251%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.656    -0.737    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.877     0.596    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.697 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.116     2.813    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.937 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.261     4.198    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.322 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           2.733     7.055    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    10.670 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    10.670    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.968ns  (logic 1.572ns (39.616%)  route 2.396ns (60.384%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.557    -0.538    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.328    -0.068    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.042 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.698     0.656    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.701 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.519     1.220    tl/tl_impl/SCK
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.265 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           0.851     2.116    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.431 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.431    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.056ns  (logic 1.484ns (36.593%)  route 2.572ns (63.407%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.557    -0.538    clk_div_1/in_clk
    SLICE_X23Y50         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.328    -0.068    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.042 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.698     0.656    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.701 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.523     1.224    tl/tl_impl/SCK
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.269 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           1.022     2.291    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.518 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.254 f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.506    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.607 f  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.270    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.556 r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.957    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.392    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.254 f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.506    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.607 f  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.270    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.556 r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.957    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.392    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





