#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Copying /sw/rhel7/siemens/questa_sim-2022.4_1/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/syncvar_test.sv input/syncvar_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 11:40:30 on Jul 28,2024
# vlog -reportprogress 300 -work work input/syncvar.sv 
# -- Compiling module syncvar
# 
# Top level modules:
# 	syncvar
# End time: 11:40:30 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 11:40:30 on Jul 28,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/syncvar_test.sv input/syncvar_tb.sv 
# -- Compiling program syncvar_test
# -- Compiling module syncvar_tb
# 
# Top level modules:
# 	syncvar_tb
# End time: 11:40:31 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE syncvar
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 11:40:30 2024
#     Debug Symbol file exists
#     DU Coverage Signature: eU?5TomH9l0UmZ@Gbk=>j0
#     Verilog version: 8[_OoCNic?3J10e<l?@942
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab6_syncvar/workdir
#     Source modified time: Sun Jul 28 11:39:54 2024
#     HDL source file: input/syncvar.sv
#     Source file: input/syncvar.sv
#     Start location: input/syncvar.sv:1:27
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE syncvar_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 11:40:31 2024
#     Debug Symbol file exists
#     DU Coverage Signature: YPLM=M_UkBz43I?VFJD>]0
#     Verilog version: SlW1z2PNJYK3X^Q5GbSW>3
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab6_syncvar/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/syncvar_tb.sv
#     Source file: input/syncvar_tb.sv
#     Start location: input/syncvar_tb.sv:1:34
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM syncvar_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 11:40:31 2024
#     Debug Symbol file exists
#     DU Coverage Signature: =@KU<BHCV`PegVXM1[QBz1
#     Verilog version: KilcQABc_3o9eifEl]HzF1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab6_syncvar/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/syncvar_test.sv
#     Source file: input/syncvar_test.sv
#     Start location: input/syncvar_test.sv:1:0
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 11:40:31 on Jul 28,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb syncvar_tb -o syncvar_opt 
# 
# Top level modules:
# 	syncvar_tb
# 
# Analyzing design...
# -- Loading module syncvar_tb
# -- Loading module syncvar
# -- Loading program syncvar_test
# Optimizing 3 design-units (inlining 0/3 module instances):
# -- Optimizing module syncvar_tb(fast)
# -- Processing module syncvar_tb(fast) for debug
# -- Optimizing module syncvar(fast)
# -- Processing module syncvar(fast) for debug
# -- Optimizing program syncvar_test(fast)
# Optimized design name is syncvar_opt
# End time: 11:40:31 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug syncvar_opt 
# Start time: 11:40:31 on Jul 28,2024
# Loading sv_std.std
# Loading work.syncvar_tb(fast)
# Loading work.syncvar(fast)
# Loading work.syncvar_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# power on -r /${DESIGN_NAME}_tb/DUT/*
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# ** Note: implicit $finish from program    : input/syncvar_test.sv(20)
#    Time: 120 ns  Iteration: 1  Instance: /syncvar_tb/TEST
# End time: 11:40:36 on Jul 28,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
