+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 302,151.5 / 487,200 (62.0 %)      ;
; Total Combinational ALUTs           ; 411893                            ;
; Total Registers                     ; 814110                            ;
; Total DSP Blocks                    ; 1,408 / 4,510 (31.2 %)            ;
; Total Block Memory Bits             ; 27,063,852 / 145,612,800 (18.6 %) ;
; Total RAM Blocks                    ; 2,084 / 7,110 (29.3 %)            ;
; Total MLABs                         ; 1546.0                            ;
; AI Suite IP Fmax                    ; 536.19 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 535.0 MHz                         ;
+-------------------------------------+-----------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+----------------------------------------------------------------------------------+
; top                                                                                                               ; 414938              ; 637207        ; 1408        ; 27064796          ; Total                                                                            ;
; Total non AI Suite IPs                                                                                            ; 66019 (16%)         ; 146853 (23%)  ; 0 (0%)      ; 3285828 (12%)     ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                ; 348919 (84%)        ; 490354 (77%)  ; 1408 (100%) ; 23778968 (88%)    ; Total AI Suite IPs                                                               ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 348919 (100%)       ; 490354 (100%) ; 1408 (100%) ; 23778968 (100%)   ; dla_top_wrapper_32x32x4_i5x1_fp13agx_sb8192_poolk32_actk32_prelu_rclamp_sig_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 348919 (100%)       ; 490354 (100%) ; 1408 (100%) ; 23778968 (100%)   ; dla_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 63669 (18%)         ; 53802 (11%)   ; 256 (18%)   ; 1310720 (6%)      ; dla_aux_activation_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 58 (0%)             ; 588 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16040 (5%)          ; 12997 (3%)    ; 64 (5%)     ; 524288 (2%)       ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[1].dla_aux_activation_group_inst     ; 15856 (5%)          ; 12880 (3%)    ; 64 (5%)     ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[2].dla_aux_activation_group_inst     ; 15855 (5%)          ; 12884 (3%)    ; 64 (5%)     ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[3].dla_aux_activation_group_inst     ; 15856 (5%)          ; 12884 (3%)    ; 64 (5%)     ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler                                                       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_areset.reset_handler           ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 806 (0%)            ; 1360 (0%)     ; 0 (0%)      ; 148480 (1%)       ; dla_config_network                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8704 (0%)         ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 62 (0%)             ; 61 (0%)       ; 0 (0%)      ; 13312 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].u_fifo                        ; 25 (0%)             ; 534 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].u_fifo                        ; 22 (0%)             ; 530 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].u_fifo                        ; 22 (0%)             ; 530 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[3].u_fifo                        ; 22 (0%)             ; 530 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4571 (1%)           ; 10601 (2%)    ; 0 (0%)      ; 997376 (4%)       ; dla_dma                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 984 (0%)            ; 2053 (0%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 785 (0%)            ; 2748 (1%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 547 (0%)            ; 1777 (0%)     ; 0 (0%)      ; 165888 (1%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 932 (0%)            ; 1248 (0%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1244 (0%)           ; 2670 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 4465 (1%)           ; 4953 (1%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 76072 (22%)         ; 204770 (42%)  ; 1152 (82%)  ; 17062552 (72%)    ; dla_pe_array_system                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 2 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[1].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[2].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[3].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].gen_forward_input.u_delay     ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].gen_forward_input.u_delay     ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].gen_forward_input.u_delay     ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].gen_delay_inputs.u_delay           ; 1 (0%)              ; 28 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[1].gen_delay_inputs.u_delay           ; 1 (0%)              ; 28 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].gen_delay_inputs.u_delay           ; 1 (0%)              ; 28 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 203 (0%)            ; 245 (0%)      ; 0 (0%)      ; 2097152 (9%)      ; dla_exit_fifo                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 20645 (6%)          ; 44993 (9%)    ; 0 (0%)      ; 9603144 (40%)     ; dla_input_feeder                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 54944 (16%)         ; 148282 (30%)  ; 1152 (82%)  ; 0 (0%)            ; dla_pe_array                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 104 (0%)            ; 11097 (2%)    ; 0 (0%)      ; 5357568 (23%)     ; dla_filter_bias_scale_scratchpad                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 171 (0%)            ; 151 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 178446 (51%)        ; 172205 (35%)  ; 0 (0%)      ; 4194304 (18%)     ; dla_aux_pool_top                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 9 (0%)              ; 374 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 46771 (13%)         ; 43081 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[1].dla_aux_pool_group_inst                     ; 43886 (13%)         ; 42800 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[2].dla_aux_pool_group_inst                     ; 43890 (13%)         ; 42801 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[3].dla_aux_pool_group_inst                     ; 43887 (13%)         ; 42801 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler|dla_acl_reset_handler_inst                            ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_reset_handler                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar                                                      ; 95 (0%)             ; 2127 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_degroup                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst                                    ; 3596 (1%)           ; 6156 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_single.inp_pipe_inst           ; 2052 (1%)           ; 4099 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 17053 (5%)          ; 33603 (7%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].u_xbar                             ; 4263 (1%)           ; 8379 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[1].u_xbar                             ; 4262 (1%)           ; 8378 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].u_xbar                             ; 4262 (1%)           ; 8378 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[3].u_xbar                             ; 4262 (1%)           ; 8378 (2%)     ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs            ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs         ; M20Ks       ; Entity Name                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+----------------------------------------------------------------------------------+
; top                                                                                                               ; 302151.5        ; 411893              ; 814110        ; 1408        ; 27063852          ; 1546.0        ; 2084        ; Total                                                                            ;
; Total non AI Suite IPs                                                                                            ; 49986.0 (17%)   ; 67417 (16%)         ; 146006 (18%)  ; 0 (0%)      ; 3285204 (12%)     ; 56.0 (4%)     ; 373 (18%)   ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                ; 252165.5 (83%)  ; 344476 (84%)        ; 668104 (82%)  ; 1408 (100%) ; 23778648 (88%)    ; 1490.0 (96%)  ; 1711 (82%)  ; Total AI Suite IPs                                                               ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 252165.5 (100%) ; 344476 (100%)       ; 668104 (100%) ; 1408 (100%) ; 23778648 (100%)   ; 1490.0 (100%) ; 1711 (100%) ; dla_top_wrapper_32x32x4_i5x1_fp13agx_sb8192_poolk32_actk32_prelu_rclamp_sig_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 252165.5 (100%) ; 344476 (100%)       ; 668104 (100%) ; 1408 (100%) ; 23778648 (100%)   ; 1490.0 (100%) ; 1711 (100%) ; dla_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 43166.2 (17%)   ; 62110 (18%)         ; 87003 (13%)   ; 256 (18%)   ; 1310720 (6%)      ; 272.0 (18%)   ; 65 (4%)     ; dla_aux_activation_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 173.7 (0%)      ; 59 (0%)             ; 634 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_activation_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 11072.8 (4%)    ; 15715 (5%)          ; 21689 (3%)    ; 64 (5%)     ; 524288 (2%)       ; 68.0 (5%)     ; 26 (2%)     ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[1].dla_aux_activation_group_inst     ; 11009.7 (4%)    ; 15537 (5%)          ; 20672 (3%)    ; 64 (5%)     ; 262144 (1%)       ; 68.0 (5%)     ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[2].dla_aux_activation_group_inst     ; 10384.3 (4%)    ; 15348 (4%)          ; 20676 (3%)    ; 64 (5%)     ; 262144 (1%)       ; 68.0 (5%)     ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|gen_groups[3].dla_aux_activation_group_inst     ; 10389.3 (4%)    ; 15447 (4%)          ; 21046 (3%)    ; 64 (5%)     ; 262144 (1%)       ; 68.0 (5%)     ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.2 (0%)        ; 1 (0%)              ; 12 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.2 (0%)        ; 0 (0%)              ; 5 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.1 (0%)        ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.8 (0%)        ; 1 (0%)              ; 26 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler                                                       ; 1.1 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_areset.reset_handler           ; 1.9 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.0 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 629.9 (0%)      ; 823 (0%)            ; 1743 (0%)     ; 0 (0%)      ; 148480 (1%)       ; 0.0 (0%)      ; 11 (1%)     ; dla_config_network                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 40.6 (0%)       ; 67 (0%)             ; 180 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.7 (0%)       ; 59 (0%)             ; 106 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 34.1 (0%)       ; 58 (0%)             ; 119 (0%)      ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 36.5 (0%)       ; 60 (0%)             ; 85 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 34.2 (0%)       ; 54 (0%)             ; 77 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.1 (0%)       ; 63 (0%)             ; 89 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 34.3 (0%)       ; 55 (0%)             ; 74 (0%)       ; 0 (0%)      ; 8704 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 38.6 (0%)       ; 68 (0%)             ; 83 (0%)       ; 0 (0%)      ; 13312 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].u_fifo                        ; 273.6 (0%)      ; 24 (0%)             ; 60 (0%)       ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].u_fifo                        ; 271.9 (0%)      ; 22 (0%)             ; 38 (0%)       ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].u_fifo                        ; 271.7 (0%)      ; 22 (0%)             ; 28 (0%)       ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[3].u_fifo                        ; 272.7 (0%)      ; 22 (0%)             ; 21 (0%)       ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 84.6 (0%)       ; 106 (0%)            ; 172 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 88.6 (0%)       ; 108 (0%)            ; 172 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 86.8 (0%)       ; 106 (0%)            ; 170 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 322.1 (0%)      ; 65 (0%)             ; 139 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.7 (0%)       ; 41 (0%)             ; 82 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.6 (0%)       ; 39 (0%)             ; 47 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network_node                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 26.2 (0%)       ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.0 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.0 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_cdc_reset_async                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5095.0 (2%)     ; 4578 (1%)           ; 9567 (1%)     ; 0 (0%)      ; 997376 (4%)       ; 131.0 (9%)    ; 55 (3%)     ; dla_dma                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 925.9 (0%)      ; 984 (0%)            ; 2462 (0%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (0%)      ; 10 (1%)     ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1252.1 (0%)     ; 785 (0%)            ; 1911 (0%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (4%)     ; 14 (1%)     ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 803.9 (0%)      ; 551 (0%)            ; 1297 (0%)     ; 0 (0%)      ; 165888 (1%)       ; 32.0 (2%)     ; 9 (1%)      ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 726.3 (0%)      ; 938 (0%)            ; 1546 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (0%)      ; 2 (0%)      ; dla_dma_csr                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1306.6 (1%)     ; 1241 (0%)           ; 2271 (0%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (2%)     ; 20 (1%)     ; dla_dma_writer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 77.5 (0%)       ; 77 (0%)             ; 71 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)      ; 0 (0%)      ; dla_dma_read_arb                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)      ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; altdpram                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.1 (0%)       ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)        ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.3 (0%)        ; 7 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.5 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.6 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.5 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 3.0 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.5 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.6 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.9 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.8 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3268.8 (1%)     ; 4658 (1%)           ; 6206 (1%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; dla_interface_profiling_counters                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; altera_syncram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 80409.7 (32%)   ; 79477 (23%)         ; 273129 (41%)  ; 1152 (82%)  ; 17062232 (72%)    ; 956.0 (64%)   ; 908 (53%)   ; dla_pe_array_system                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3.6 (0%)        ; 4 (0%)              ; 191 (0%)      ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 8 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[1].feature_data_reg                 ; 0.0 (0%)        ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 7 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[2].feature_data_reg                 ; 0.0 (0%)        ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 7 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[3].feature_data_reg                 ; 0.0 (0%)        ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)      ; 8 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[0].gen_forward_input.u_delay     ; 0.2 (0%)        ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[1].gen_forward_input.u_delay     ; 0.2 (0%)        ; 0 (0%)              ; 2 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar|gen_multi.gen_group[2].gen_forward_input.u_delay     ; 0.2 (0%)        ; 0 (0%)              ; 1 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].gen_delay_inputs.u_delay           ; 7.6 (0%)        ; 1 (0%)              ; 50 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].gen_delay_inputs.u_delay           ; 0.5 (0%)        ; 1 (0%)              ; 28 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 130.1 (0%)      ; 204 (0%)            ; 442 (0%)      ; 0 (0%)      ; 2097152 (9%)      ; 0.0 (0%)      ; 104 (6%)    ; dla_exit_fifo                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 17330.1 (7%)    ; 21177 (6%)          ; 52604 (8%)    ; 0 (0%)      ; 9602824 (40%)     ; 334.0 (22%)   ; 486 (28%)   ; dla_input_feeder                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 60914.4 (24%)   ; 57778 (17%)         ; 210052 (31%)  ; 1152 (82%)  ; 0 (0%)            ; 622.0 (42%)   ; 0 (0%)      ; dla_pe_array                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 1885.2 (1%)     ; 102 (0%)            ; 9529 (1%)     ; 0 (0%)      ; 5357568 (23%)     ; 0.0 (0%)      ; 288 (17%)   ; dla_filter_bias_scale_scratchpad                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 146.1 (0%)      ; 211 (0%)            ; 311 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_sequencer                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 105538.0 (42%)  ; 171887 (50%)        ; 244222 (37%)  ; 0 (0%)      ; 4194304 (18%)     ; 1.0 (0%)      ; 668 (39%)   ; dla_aux_pool_top                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 77.9 (0%)       ; 9 (0%)              ; 397 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_pool_config_decoder                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 27463.2 (11%)   ; 45158 (13%)         ; 61562 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; 1.0 (0%)      ; 167 (10%)   ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[1].dla_aux_pool_group_inst                     ; 25973.2 (10%)   ; 42228 (12%)         ; 59780 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 167 (10%)   ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[2].dla_aux_pool_group_inst                     ; 26013.4 (10%)   ; 42243 (12%)         ; 61880 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 167 (10%)   ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|gen_groups[3].dla_aux_pool_group_inst                     ; 25991.2 (10%)   ; 42247 (12%)         ; 60336 (9%)    ; 0 (0%)      ; 1048576 (4%)      ; 0.0 (0%)      ; 167 (10%)   ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|reset_handler|dla_acl_reset_handler_inst                            ; 1.1 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_reset_handler                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|u_degroup_xbar                                                      ; 1092.2 (0%)     ; 93 (0%)             ; 151 (0%)      ; 0 (0%)      ; 0 (0%)            ; 104.0 (7%)    ; 0 (0%)      ; dla_degroup                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst                                    ; 1922.0 (1%)     ; 3598 (1%)           ; 6176 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_raw_feature_writer_input_inst|gen_single.inp_pipe_inst           ; 1023.5 (0%)     ; 2053 (1%)           ; 4108 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 10658.7 (4%)    ; 17105 (5%)          ; 39632 (6%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[0].u_xbar                             ; 2668.8 (1%)     ; 4280 (1%)           ; 9916 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[1].u_xbar                             ; 2660.2 (1%)     ; 4274 (1%)           ; 9386 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[2].u_xbar                             ; 2664.6 (1%)     ; 4286 (1%)           ; 9830 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_multi.gen_group[3].u_xbar                             ; 2655.0 (1%)     ; 4262 (1%)           ; 10416 (2%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 180.21 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 276.55 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 359.07 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 369.0 MHz  ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 421.94 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 425.35 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 536.19 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
