// Seed: 3486856489
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input id_3,
    input id_4
);
  reg id_5 = 1;
  reg id_6;
  assign id_1 = id_2;
  always #(1) begin
    id_1 <= id_3;
    id_1 = id_6;
    if (id_6) id_5 <= 1;
  end
endmodule
