INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/backprop_kernel.hw.xilinx_u280_xdma_201920_3
	Log files: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/backprop_kernel.hw.xilinx_u280_xdma_201920_3
INFO: [v++ 60-1548] Creating build summary session with primary output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo.compile_summary, at Tue Nov  8 00:28:59 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov  8 00:28:59 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/backprop_kernel.hw.xilinx_u280_xdma_201920_3/v++_compile_backprop_kernel.hw.xilinx_u280_xdma_201920_3_guidance.html', at Tue Nov  8 00:29:00 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'workload'

===>The following messages were generated while  performing high-level synthesis for kernel: workload Log file: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/backprop_kernel.hw.xilinx_u280_xdma_201920_3/workload/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_36_2.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_2.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 15, loop 'VITIS_LOOP_39_3'
INFO: [v++ 204-61] Pipelining loop 'Loop 3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/backprop_kernel.hw.xilinx_u280_xdma_201920_3/system_estimate_backprop_kernel.hw.xilinx_u280_xdma_201920_3.xtxt
INFO: [v++ 60-586] Created xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_196608/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 36s
INFO: [v++ 60-1653] Closing dispatch client.
