Generate a challenging problem involving a two-stage CMOS op-amp with Miller compensation.

Provide:

First stage differential pair

Second stage common-source

Compensation capacitor with nulling resistor

Load capacitance

Ask for:

Open-loop DC gain

Pole-zero locations

Phase margin

Required compensation capacitor for 60Â° phase margin

Slew rate

Include a labeled circuit diagram.