<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structCPUSS__PPU__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CPUSS_PPU_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >Power Policy Unit Registers for CPUSS (CPUSS_PPU) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acdfe384804dd8b858fd2266dff29dcae"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#acdfe384804dd8b858fd2266dff29dcae">PWPR</a></td></tr>
<tr class="separator:acdfe384804dd8b858fd2266dff29dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6048b063d3db7767b93eaa89e87491"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a7e6048b063d3db7767b93eaa89e87491">PMER</a></td></tr>
<tr class="separator:a7e6048b063d3db7767b93eaa89e87491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719b7081e835fd5749b1c4a085019f32"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a719b7081e835fd5749b1c4a085019f32">PWSR</a></td></tr>
<tr class="separator:a719b7081e835fd5749b1c4a085019f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c8d4693f48ebf552e1dce108fccf16"><td class="memItemLeft" align="right" valign="top"><a id="a77c8d4693f48ebf552e1dce108fccf16" name="a77c8d4693f48ebf552e1dce108fccf16"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b></td></tr>
<tr class="separator:a77c8d4693f48ebf552e1dce108fccf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7bd1fee863ef8036e2b38884d8b057"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#aaa7bd1fee863ef8036e2b38884d8b057">DISR</a></td></tr>
<tr class="separator:aaa7bd1fee863ef8036e2b38884d8b057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40e80bc7dc56b7191b60864042c5216"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#aa40e80bc7dc56b7191b60864042c5216">MISR</a></td></tr>
<tr class="separator:aa40e80bc7dc56b7191b60864042c5216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24db1bfd7a1f0c6b40f86c63721ad52"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#ab24db1bfd7a1f0c6b40f86c63721ad52">STSR</a></td></tr>
<tr class="separator:ab24db1bfd7a1f0c6b40f86c63721ad52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411245d67bc74069d7fb8c5784b03fa5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a411245d67bc74069d7fb8c5784b03fa5">UNLK</a></td></tr>
<tr class="separator:a411245d67bc74069d7fb8c5784b03fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1b0b86adbd406ff643540d4106e7e5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#aae1b0b86adbd406ff643540d4106e7e5">PWCR</a></td></tr>
<tr class="separator:aae1b0b86adbd406ff643540d4106e7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73284c74db62cca669ed6e090168be46"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a73284c74db62cca669ed6e090168be46">PTCR</a></td></tr>
<tr class="separator:a73284c74db62cca669ed6e090168be46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7df8b1665ee0d369534435eae9a553"><td class="memItemLeft" align="right" valign="top"><a id="afe7df8b1665ee0d369534435eae9a553" name="afe7df8b1665ee0d369534435eae9a553"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [2]</td></tr>
<tr class="separator:afe7df8b1665ee0d369534435eae9a553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6ceea62bb17d8b2d07e0fd9a42828d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a7c6ceea62bb17d8b2d07e0fd9a42828d">IMR</a></td></tr>
<tr class="separator:a7c6ceea62bb17d8b2d07e0fd9a42828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8323beb64ec5a94f683512c869da83e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#ad8323beb64ec5a94f683512c869da83e">AIMR</a></td></tr>
<tr class="separator:ad8323beb64ec5a94f683512c869da83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30354750aff10541f963947e55dc8751"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a30354750aff10541f963947e55dc8751">ISR</a></td></tr>
<tr class="separator:a30354750aff10541f963947e55dc8751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b0b0bd1c20093b79ba21979ea896bc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#aa5b0b0bd1c20093b79ba21979ea896bc">AISR</a></td></tr>
<tr class="separator:aa5b0b0bd1c20093b79ba21979ea896bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc3341b59a6fc1fc350a6ce340fb38f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#abbc3341b59a6fc1fc350a6ce340fb38f">IESR</a></td></tr>
<tr class="separator:abbc3341b59a6fc1fc350a6ce340fb38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0272a715cac1e5b26d5b813ce31eeed9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a0272a715cac1e5b26d5b813ce31eeed9">OPSR</a></td></tr>
<tr class="separator:a0272a715cac1e5b26d5b813ce31eeed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e75f89a32327417e5d3adba6a9a05e4"><td class="memItemLeft" align="right" valign="top"><a id="a0e75f89a32327417e5d3adba6a9a05e4" name="a0e75f89a32327417e5d3adba6a9a05e4"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [2]</td></tr>
<tr class="separator:a0e75f89a32327417e5d3adba6a9a05e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c64b34627968ced7d7d1c72f92828e6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a9c64b34627968ced7d7d1c72f92828e6">FUNRR</a></td></tr>
<tr class="separator:a9c64b34627968ced7d7d1c72f92828e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f01413f1ba67178190c892dfc48d476"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a8f01413f1ba67178190c892dfc48d476">FULRR</a></td></tr>
<tr class="separator:a8f01413f1ba67178190c892dfc48d476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d3806e2a3109c77407fc076b8ee4d2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#ad3d3806e2a3109c77407fc076b8ee4d2">MEMRR</a></td></tr>
<tr class="separator:ad3d3806e2a3109c77407fc076b8ee4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445aabc55986d937b0187e4aae9b0320"><td class="memItemLeft" align="right" valign="top"><a id="a445aabc55986d937b0187e4aae9b0320" name="a445aabc55986d937b0187e4aae9b0320"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [65]</td></tr>
<tr class="separator:a445aabc55986d937b0187e4aae9b0320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6541efd2e4967c14eea8eecba9ad12f9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a6541efd2e4967c14eea8eecba9ad12f9">EDTR0</a></td></tr>
<tr class="separator:a6541efd2e4967c14eea8eecba9ad12f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85820f1d2f9f9f90efc62d1863cfe1be"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a85820f1d2f9f9f90efc62d1863cfe1be">EDTR1</a></td></tr>
<tr class="separator:a85820f1d2f9f9f90efc62d1863cfe1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c26430df950b7dcbc9eb759b98bb69"><td class="memItemLeft" align="right" valign="top"><a id="aa8c26430df950b7dcbc9eb759b98bb69" name="aa8c26430df950b7dcbc9eb759b98bb69"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [2]</td></tr>
<tr class="separator:aa8c26430df950b7dcbc9eb759b98bb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3e1eeda60189ad341842f42b6bc01e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a2d3e1eeda60189ad341842f42b6bc01e">DCDR0</a></td></tr>
<tr class="separator:a2d3e1eeda60189ad341842f42b6bc01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a1ecfb9ae18aa7118c04e960fc7c0c"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a17a1ecfb9ae18aa7118c04e960fc7c0c">DCDR1</a></td></tr>
<tr class="separator:a17a1ecfb9ae18aa7118c04e960fc7c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9a495121b8efbec3c78fdea7c06559"><td class="memItemLeft" align="right" valign="top"><a id="adf9a495121b8efbec3c78fdea7c06559" name="adf9a495121b8efbec3c78fdea7c06559"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [910]</td></tr>
<tr class="separator:adf9a495121b8efbec3c78fdea7c06559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869bcbecacf94e127a6014f692e2c0e4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a869bcbecacf94e127a6014f692e2c0e4">IDR0</a></td></tr>
<tr class="separator:a869bcbecacf94e127a6014f692e2c0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c801b0722ad6f864cfbb8d6924a85"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#ad57c801b0722ad6f864cfbb8d6924a85">IDR1</a></td></tr>
<tr class="separator:ad57c801b0722ad6f864cfbb8d6924a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d53a7d6204c9080e80977091622900b"><td class="memItemLeft" align="right" valign="top"><a id="a1d53a7d6204c9080e80977091622900b" name="a1d53a7d6204c9080e80977091622900b"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [4]</td></tr>
<tr class="separator:a1d53a7d6204c9080e80977091622900b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520bc1fd4f740b1f7e96008b72ad0c67"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a520bc1fd4f740b1f7e96008b72ad0c67">IIDR</a></td></tr>
<tr class="separator:a520bc1fd4f740b1f7e96008b72ad0c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1410b234f211b249dfd1bc358e97d8"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a0f1410b234f211b249dfd1bc358e97d8">AIDR</a></td></tr>
<tr class="separator:a0f1410b234f211b249dfd1bc358e97d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7137aa76bfcffdcc5fc71e8be622d7a6"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a7137aa76bfcffdcc5fc71e8be622d7a6">PID4</a></td></tr>
<tr class="separator:a7137aa76bfcffdcc5fc71e8be622d7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b06993d274f13c01f31696d4f668f6"><td class="memItemLeft" align="right" valign="top"><a id="a10b06993d274f13c01f31696d4f668f6" name="a10b06993d274f13c01f31696d4f668f6"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [3]</td></tr>
<tr class="separator:a10b06993d274f13c01f31696d4f668f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe7693fc14a378672de717890db9a1a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a0fe7693fc14a378672de717890db9a1a">PID0</a></td></tr>
<tr class="separator:a0fe7693fc14a378672de717890db9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29149051bdeb63423ef253718277232f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a29149051bdeb63423ef253718277232f">PID1</a></td></tr>
<tr class="separator:a29149051bdeb63423ef253718277232f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9e3d9c0a159864660d1aa9442560ed"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#acc9e3d9c0a159864660d1aa9442560ed">PID2</a></td></tr>
<tr class="separator:acc9e3d9c0a159864660d1aa9442560ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b4dc8078a39879c30761d66748498f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a73b4dc8078a39879c30761d66748498f">PID3</a></td></tr>
<tr class="separator:a73b4dc8078a39879c30761d66748498f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7950e1bca13d47724d160c65b8940edd"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a7950e1bca13d47724d160c65b8940edd">ID0</a></td></tr>
<tr class="separator:a7950e1bca13d47724d160c65b8940edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2685a62b421f19a7a26cbfc8e63c8950"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a2685a62b421f19a7a26cbfc8e63c8950">ID1</a></td></tr>
<tr class="separator:a2685a62b421f19a7a26cbfc8e63c8950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae864ef99ab84a47873f2984b159aa18a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#ae864ef99ab84a47873f2984b159aa18a">ID2</a></td></tr>
<tr class="separator:ae864ef99ab84a47873f2984b159aa18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37975ed03e3557f4c9979070e3f6f5c3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUSS__PPU__Type.html#a37975ed03e3557f4c9979070e3f6f5c3">ID3</a></td></tr>
<tr class="separator:a37975ed03e3557f4c9979070e3f6f5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="acdfe384804dd8b858fd2266dff29dcae" name="acdfe384804dd8b858fd2266dff29dcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdfe384804dd8b858fd2266dff29dcae">&#9670;&nbsp;</a></span>PWPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::PWPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 Power Policy Register </p>

</div>
</div>
<a id="a7e6048b063d3db7767b93eaa89e87491" name="a7e6048b063d3db7767b93eaa89e87491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6048b063d3db7767b93eaa89e87491">&#9670;&nbsp;</a></span>PMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::PMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 Power Mode Emulation Register </p>

</div>
</div>
<a id="a719b7081e835fd5749b1c4a085019f32" name="a719b7081e835fd5749b1c4a085019f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719b7081e835fd5749b1c4a085019f32">&#9670;&nbsp;</a></span>PWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::PWSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 Power Status Register </p>

</div>
</div>
<a id="a77c8d4693f48ebf552e1dce108fccf16" name="a77c8d4693f48ebf552e1dce108fccf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c8d4693f48ebf552e1dce108fccf16">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa7bd1fee863ef8036e2b38884d8b057" name="aaa7bd1fee863ef8036e2b38884d8b057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7bd1fee863ef8036e2b38884d8b057">&#9670;&nbsp;</a></span>DISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::DISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000010 Device Interface Input Current Status Register </p>

</div>
</div>
<a id="aa40e80bc7dc56b7191b60864042c5216" name="aa40e80bc7dc56b7191b60864042c5216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40e80bc7dc56b7191b60864042c5216">&#9670;&nbsp;</a></span>MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000014 Miscellaneous Input Current Status Register </p>

</div>
</div>
<a id="ab24db1bfd7a1f0c6b40f86c63721ad52" name="ab24db1bfd7a1f0c6b40f86c63721ad52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24db1bfd7a1f0c6b40f86c63721ad52">&#9670;&nbsp;</a></span>STSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::STSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000018 Stored Status Register </p>

</div>
</div>
<a id="a411245d67bc74069d7fb8c5784b03fa5" name="a411245d67bc74069d7fb8c5784b03fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411245d67bc74069d7fb8c5784b03fa5">&#9670;&nbsp;</a></span>UNLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::UNLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000001C Unlock register </p>

</div>
</div>
<a id="aae1b0b86adbd406ff643540d4106e7e5" name="aae1b0b86adbd406ff643540d4106e7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1b0b86adbd406ff643540d4106e7e5">&#9670;&nbsp;</a></span>PWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::PWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000020 Power Configuration Register </p>

</div>
</div>
<a id="a73284c74db62cca669ed6e090168be46" name="a73284c74db62cca669ed6e090168be46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73284c74db62cca669ed6e090168be46">&#9670;&nbsp;</a></span>PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 Power Mode Transition Configuration Register </p>

</div>
</div>
<a id="afe7df8b1665ee0d369534435eae9a553" name="afe7df8b1665ee0d369534435eae9a553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7df8b1665ee0d369534435eae9a553">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c6ceea62bb17d8b2d07e0fd9a42828d" name="a7c6ceea62bb17d8b2d07e0fd9a42828d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6ceea62bb17d8b2d07e0fd9a42828d">&#9670;&nbsp;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000030 Interrupt Mask Register </p>

</div>
</div>
<a id="ad8323beb64ec5a94f683512c869da83e" name="ad8323beb64ec5a94f683512c869da83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8323beb64ec5a94f683512c869da83e">&#9670;&nbsp;</a></span>AIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::AIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000034 Additional Interrupt Mask Register </p>

</div>
</div>
<a id="a30354750aff10541f963947e55dc8751" name="a30354750aff10541f963947e55dc8751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30354750aff10541f963947e55dc8751">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 Interrupt Status Register </p>

</div>
</div>
<a id="aa5b0b0bd1c20093b79ba21979ea896bc" name="aa5b0b0bd1c20093b79ba21979ea896bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b0b0bd1c20093b79ba21979ea896bc">&#9670;&nbsp;</a></span>AISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::AISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C Additional Interrupt Status Register </p>

</div>
</div>
<a id="abbc3341b59a6fc1fc350a6ce340fb38f" name="abbc3341b59a6fc1fc350a6ce340fb38f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc3341b59a6fc1fc350a6ce340fb38f">&#9670;&nbsp;</a></span>IESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::IESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000040 Input Edge Sensitivity Register </p>

</div>
</div>
<a id="a0272a715cac1e5b26d5b813ce31eeed9" name="a0272a715cac1e5b26d5b813ce31eeed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0272a715cac1e5b26d5b813ce31eeed9">&#9670;&nbsp;</a></span>OPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::OPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000044 Operating Mode Active Edge Sensitivity Register </p>

</div>
</div>
<a id="a0e75f89a32327417e5d3adba6a9a05e4" name="a0e75f89a32327417e5d3adba6a9a05e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e75f89a32327417e5d3adba6a9a05e4">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c64b34627968ced7d7d1c72f92828e6" name="a9c64b34627968ced7d7d1c72f92828e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c64b34627968ced7d7d1c72f92828e6">&#9670;&nbsp;</a></span>FUNRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::FUNRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000050 Functional Retention RAM Configuration Register </p>

</div>
</div>
<a id="a8f01413f1ba67178190c892dfc48d476" name="a8f01413f1ba67178190c892dfc48d476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f01413f1ba67178190c892dfc48d476">&#9670;&nbsp;</a></span>FULRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::FULRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000054 Full Retention RAM Configuration Register </p>

</div>
</div>
<a id="ad3d3806e2a3109c77407fc076b8ee4d2" name="ad3d3806e2a3109c77407fc076b8ee4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d3806e2a3109c77407fc076b8ee4d2">&#9670;&nbsp;</a></span>MEMRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::MEMRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000058 Memory Retention RAM Configuration Register </p>

</div>
</div>
<a id="a445aabc55986d937b0187e4aae9b0320" name="a445aabc55986d937b0187e4aae9b0320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445aabc55986d937b0187e4aae9b0320">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6541efd2e4967c14eea8eecba9ad12f9" name="a6541efd2e4967c14eea8eecba9ad12f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6541efd2e4967c14eea8eecba9ad12f9">&#9670;&nbsp;</a></span>EDTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::EDTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000160 Power Mode Entry Delay Register 0 </p>

</div>
</div>
<a id="a85820f1d2f9f9f90efc62d1863cfe1be" name="a85820f1d2f9f9f90efc62d1863cfe1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85820f1d2f9f9f90efc62d1863cfe1be">&#9670;&nbsp;</a></span>EDTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CPUSS_PPU_Type::EDTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000164 Power Mode Entry Delay Register 1 </p>

</div>
</div>
<a id="aa8c26430df950b7dcbc9eb759b98bb69" name="aa8c26430df950b7dcbc9eb759b98bb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c26430df950b7dcbc9eb759b98bb69">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d3e1eeda60189ad341842f42b6bc01e" name="a2d3e1eeda60189ad341842f42b6bc01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3e1eeda60189ad341842f42b6bc01e">&#9670;&nbsp;</a></span>DCDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::DCDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000170 Device Control Delay Configuration Register 0 </p>

</div>
</div>
<a id="a17a1ecfb9ae18aa7118c04e960fc7c0c" name="a17a1ecfb9ae18aa7118c04e960fc7c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a1ecfb9ae18aa7118c04e960fc7c0c">&#9670;&nbsp;</a></span>DCDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::DCDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000174 Device Control Delay Configuration Register 1 </p>

</div>
</div>
<a id="adf9a495121b8efbec3c78fdea7c06559" name="adf9a495121b8efbec3c78fdea7c06559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9a495121b8efbec3c78fdea7c06559">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a869bcbecacf94e127a6014f692e2c0e4" name="a869bcbecacf94e127a6014f692e2c0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a869bcbecacf94e127a6014f692e2c0e4">&#9670;&nbsp;</a></span>IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::IDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FB0 PPU Identification Register 0 </p>

</div>
</div>
<a id="ad57c801b0722ad6f864cfbb8d6924a85" name="ad57c801b0722ad6f864cfbb8d6924a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c801b0722ad6f864cfbb8d6924a85">&#9670;&nbsp;</a></span>IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::IDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FB4 PPU Identification Register 1 </p>

</div>
</div>
<a id="a1d53a7d6204c9080e80977091622900b" name="a1d53a7d6204c9080e80977091622900b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d53a7d6204c9080e80977091622900b">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a520bc1fd4f740b1f7e96008b72ad0c67" name="a520bc1fd4f740b1f7e96008b72ad0c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520bc1fd4f740b1f7e96008b72ad0c67">&#9670;&nbsp;</a></span>IIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::IIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FC8 Implementation Identification Register </p>

</div>
</div>
<a id="a0f1410b234f211b249dfd1bc358e97d8" name="a0f1410b234f211b249dfd1bc358e97d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1410b234f211b249dfd1bc358e97d8">&#9670;&nbsp;</a></span>AIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::AIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FCC Architecture Identification Register </p>

</div>
</div>
<a id="a7137aa76bfcffdcc5fc71e8be622d7a6" name="a7137aa76bfcffdcc5fc71e8be622d7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7137aa76bfcffdcc5fc71e8be622d7a6">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FD0 Implementation Defined Identification Register (PID4) </p>

</div>
</div>
<a id="a10b06993d274f13c01f31696d4f668f6" name="a10b06993d274f13c01f31696d4f668f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b06993d274f13c01f31696d4f668f6">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe7693fc14a378672de717890db9a1a" name="a0fe7693fc14a378672de717890db9a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe7693fc14a378672de717890db9a1a">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FE0 Implementation Defined Identification Register (PID0) </p>

</div>
</div>
<a id="a29149051bdeb63423ef253718277232f" name="a29149051bdeb63423ef253718277232f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29149051bdeb63423ef253718277232f">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FE4 Implementation Defined Identification Register (PID1) </p>

</div>
</div>
<a id="acc9e3d9c0a159864660d1aa9442560ed" name="acc9e3d9c0a159864660d1aa9442560ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9e3d9c0a159864660d1aa9442560ed">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FE8 Implementation Defined Identification Register (PID2) </p>

</div>
</div>
<a id="a73b4dc8078a39879c30761d66748498f" name="a73b4dc8078a39879c30761d66748498f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b4dc8078a39879c30761d66748498f">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FEC Implementation Defined Identification Register (PID3) </p>

</div>
</div>
<a id="a7950e1bca13d47724d160c65b8940edd" name="a7950e1bca13d47724d160c65b8940edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7950e1bca13d47724d160c65b8940edd">&#9670;&nbsp;</a></span>ID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::ID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FF0 Implementation Defined Identification Register (ID0) </p>

</div>
</div>
<a id="a2685a62b421f19a7a26cbfc8e63c8950" name="a2685a62b421f19a7a26cbfc8e63c8950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2685a62b421f19a7a26cbfc8e63c8950">&#9670;&nbsp;</a></span>ID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::ID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FF4 Implementation Defined Identification Register (ID1) </p>

</div>
</div>
<a id="ae864ef99ab84a47873f2984b159aa18a" name="ae864ef99ab84a47873f2984b159aa18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae864ef99ab84a47873f2984b159aa18a">&#9670;&nbsp;</a></span>ID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::ID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FF8 Implementation Defined Identification Register (ID2) </p>

</div>
</div>
<a id="a37975ed03e3557f4c9979070e3f6f5c3" name="a37975ed03e3557f4c9979070e3f6f5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37975ed03e3557f4c9979070e3f6f5c3">&#9670;&nbsp;</a></span>ID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CPUSS_PPU_Type::ID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FFC Implementation Defined Identification Register (ID3) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
