$date
	Fri May 06 03:02:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab2_half_sub $end
$var wire 1 ! diff $end
$var wire 1 " bout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module M1 $end
$var wire 1 # a $end
$var wire 1 % a_not $end
$var wire 1 $ b $end
$var wire 1 " bout $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
x"
x!
$end
#2
0"
#4
0!
#20
1$
#22
1"
#24
1!
#40
0%
0$
1#
#42
0"
#60
1$
#64
0!
#80
