// Seed: 3681234557
module module_0 (
    id_1
);
  input wire id_1;
  wor id_2;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  wire id_18;
  nor primCall (
      id_6, id_3, id_14, id_2, id_17, id_15, id_7, id_8, id_13, id_11, id_12, id_9, id_16, id_10
  );
  wire id_19;
  assign id_9 = id_13;
endmodule
