<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Introduction</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part2.htm">Next &gt;</a></p><p class="s4" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark0">&zwnj;</a>Chapter - 1: Introduction<a name="bookmark2">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_006.png"/></span></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">This guide introduces the concept of the network hierarchy feature of the Speedster®7t family of FPGAs.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The Speedster7t family of FPGAs has a network hierarchy that enables extremely high-speed data flow between the FPGA core and the interfaces around the periphery as well as between logic within the FPGA itself. This on- chip network hierarchy supports a cross-sectional bidirectional bandwidth exceeding 20 Tbps. It supports a multitude of interface protocols including GDDR6, DDR4/5, 400G Ethernet, and PCI Express Gen5 data streams while greatly simplifying access to memory and high-speed protocols. The Achronix two-dimensional network on chip (2D NoC) provides for read/write transactions throughout the device as well as specialized support for 400G Ethernet streams in selected columns.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The 2D NoC extends both vertically and horizontally over the FPGA fabric until it reaches the peripheral portion of the 2D NoC. This structure provides an easy-to-use, high-bandwidth method to communicate between various initiators and responders on a Speedster7t FPGA, including specialized connections between the Ethernet subsystem and 2D NoC access points (NAPs) on select 2D NoC columns in the FPGA fabric. In addition, the 2D NoC provides a connection from the FPGA fabric and interface subsystems to the FPGA configuration unit (FCU). The FCU receives bitstreams and is used to configure the FPGA fabric as well as the various interface subsystems on the device. The 2D NoC also provides read and write access to the control and status register (CSR) space. The CSR space includes control registers and status registers for the interface subsystems.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The features of the 2D NoC described in this user guide generally pertain to the entire Speedster7t family of FPGAs. To simplify understanding specific connections and features of the 2D NoC, this user guide focuses on the 2D NoC as implemented in the Speedster7t AC7t1500 FPGA.</p><p class="s10" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Initiator Endpoints</p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_007.png"/></span> <span class="p">Up to 80 2D NoC access point (NAP) responders distributed throughout the FPGA core responding to the user-implemented initiator logic endpoint</span></p><p class="s11" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_008.png"/></span> <span class="p">All PCI Express Interfaces</span></p><p class="s11" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_009.png"/></span> <span class="p">FPGA configuration unit (FCU)</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s10" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Responder Endpoints</p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_010.png"/></span> <span class="p">Up to 80 NAP initiators distributed throughout the FPGA core communicating with the user-implemented responder logic endpoint</span></p><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_011.png"/></span><span class="s11"> </span>Up to 16x GDDR6 memory interfaces <span><img width="5" height="5" alt="image" src="Image_012.png"/></span><span class="s12"> </span>DDR4/5 controller</p><p class="s11" style="padding-left: 24pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_013.png"/></span> <span class="p">All PCI Express Interfaces</span></p><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_014.png"/></span><span class="s11"> </span>All control and status register (CSR) interfaces of all subsystem cores <span><img width="5" height="5" alt="image" src="Image_015.png"/></span><span class="s12"> </span>FCU (enables configuring of FPGA and interface subsystems)</p><p class="s10" style="padding-top: 6pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Packet Endpoints</p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_016.png"/></span> <span class="p">Up to 80 vertical and 80 horizontal NAP packet interfaces distributed throughout the FPGA core for fabric- to-fabric transactions</span></p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_017.png"/></span> <span class="p">Up to 32 of the 80 vertical NAPs can send and receive data to/from the Ethernet subsystems, each Ethernet controller connects to two dedicated 2D NoC columns</span></p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_018.png"/></span> <span class="p">Up to two Ethernet subsystems, supporting a mix of up to 4× 400 Gbps Ethernet or 16× 100 Gbps Ethernet</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part2.htm">2D NoC Features</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part2.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
