date tue jan gmt server apache content type text html content length last modified thu oct gmt homework homework due nov points assume dlx figure arithmetic functional units integer alu fp adder int fp multiplier int fp divider fully pipelined functional units completely independent e share stages functional units consume operands first ex stage argue n stages functional unit latency unit producing value unit different consuming value n however latency unit producing value store instruction consuming value memory data n hint answer book latencies true operands consumed first ex stage explain points solve problem points solve problem points solve problems b c g hints parts b assume classic pipeline figure latencies suggested assume possible forwarding part c notice scoreboarding described text mem stage conspicuously absent since need follow text assume memory accesses made ex cycle load store addition effective address calculation integer operation including loads take cycles id id ex wb absence stalls track branch suggested assume taken issue instructions next iteration possible scoreboarding forwarding assume via register file e write read value cycle thus consistent given latencies assume number ex stages multd addd convince point need information figure instruction execution status sgti reaches wb stage part g concentrate maximum rate issue instructions try get issues per cycle