/*
  Â© 2021 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.4;

device test;

/// DMLC-FLAG --no-compat=shared_logs_on_device

import "utility.dml";
import "simics/simulator-api.dml";

template map_target_tester {
    connect target is map_target;

    saved uint64 address = 123;
    saved uint64 size = 1;

    attribute value is (pseudo_attr) {
        param type = "i|n";

        method set(attr_value_t value) throws {
            target.write(address, size, SIM_attr_integer(value));
        }

        method get() -> (attr_value_t) {
            local uint64 val;
            try
                val = target.read(address, size);
            catch
                return SIM_make_attr_nil();
            return SIM_make_attr_uint64(val);
        }
    }

    attribute data is pseudo_attr {
        param type = "d|n";
        method set(attr_value_t value) throws {
            target.write_bytes(
                address, SIM_attr_data_size(value), SIM_attr_data(value));
        }

        method get() -> (attr_value_t) {
            local uint8 bytes[size];
            try
                target.read_bytes(address, size, bytes);
            catch
                return SIM_make_attr_nil();
            return SIM_make_attr_data(size, bytes);
        }
    }
}

group x is map_target_tester;
group y is map_target_tester {
    connect target is init_as_subobj {
        param classname = "set-memory";
        method init() {
            default();
            SIM_set_attribute_default(this.obj, "value",
                                      SIM_make_attr_uint64(42));
        }
    }
}
bank z {
    register r size 8 @ 0x100;
}
