/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-07-26T17:56:39Z */
#ifndef _PIC32CMGC00_GCLK_INSTANCE_
#define _PIC32CMGC00_GCLK_INSTANCE_


/* ========== Instance Parameter definitions for GCLK peripheral ========== */
#define GCLK_BRIDGE_ID                           (0)        /* H2PB Bridge ID */
#define GCLK_GEN_NUM                             (12)       /* -- */
#define GCLK_INSTANCE_ID                         (8)        /* Instance index for GCLK */
#define GCLK_IO_NUM                              (8)        /* derived, # of "1" in GCLK_GEN_IO_EXIST */
#define GCLK_MCLK_ID_APB                         (8)        /* Index for GCLK APB clock */
#define GCLK_MUXED_NUM                           (39)       /* Number of GCLK channels */
#define GCLK_PAC_ID                              (8)        /* Index for GCLK registers write protection */
#define GCLK_PERIPH_ID                           (4)        /* H2PB Peripheral ID */
#define GCLK_SOURCE_NUM                          (11)       /* -- */

#endif /* _PIC32CMGC00_GCLK_INSTANCE_ */
