#include <stdio.h>\n\nvoid read_performance_monitor_counters() {\n    // Enable performance counters for LLC (Last Level Cache)\n    asm volatile ("mcr p15, 0, %0, c9, c12, 0\n" : : "r" ((1 << 31) | (1 << 30) | (1 << 29))); // PMU Enable, Cycle Counter and Event Counter Control\n\n    // Select a cache-related event\n    asm volatile ("mcr p15, 0, %0, c9, c12, 1\n" : : "r" (0x83)); // L1I Cache Accesses counter selection register\n\n    unsigned int cycle_count;\n    unsigned int data;\n\n    // Read Cycle Counter\n    asm volatile ("mrc p15, 0, %0, c9, c12, 1\n" : "=r"(cycle_count));\n\n    // Read the cache event counter\n    asm volatile ("mrc p15, 0, %0, c9, c13, 2\n" : "=r"(data));\n\n    printf("Cycle Count: %u, Cache Accesses: %u\n", cycle_count, data);\n}\n\nint main() {\n    read_performance_monitor_counters();\n    return 0;\n}