// Seed: 564825921
module module_0 (
    output wand id_0,
    output supply1 id_1[-1 : 1]
    , id_5,
    input supply0 id_2,
    output supply1 id_3
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5
);
  wire [-1  -  ~  -1 'h0 : -1 'b0] id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_2
  );
endmodule
module module_2 (
    inout wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    output tri0 id_9,
    input tri id_10,
    output tri0 id_11
);
  wire id_13, id_14;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
