// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Tue Nov 26 15:14:02 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/vparizot/e155/parivo/parivo_fpga/hardware_test.sv"
// file 1 "c:/users/vparizot/e155/parivo/parivo_fpga/i2s.sv"
// file 2 "c:/users/vparizot/e155/parivo/parivo_fpga/parivo_rp/sb_mac16/rtl/sb_mac16.v"
// file 3 "c:/users/vparizot/e155/parivo/parivo_fpga/parivo_main.sv"
// file 4 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v"
// file 5 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd"
// file 6 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 7 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 8 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 9 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 10 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 11 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 12 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 13 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 14 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 15 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 16 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 17 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 18 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 19 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 20 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 21 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 22 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 23 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 24 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 25 "c:/lscc/radiant/2024.1/ip/common/adder/rtl/lscc_adder.v"
// file 26 "c:/lscc/radiant/2024.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 27 "c:/lscc/radiant/2024.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 28 "c:/lscc/radiant/2024.1/ip/common/counter/rtl/lscc_cntr.v"
// file 29 "c:/lscc/radiant/2024.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lscc/radiant/2024.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lscc/radiant/2024.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lscc/radiant/2024.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lscc/radiant/2024.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 36 "c:/lscc/radiant/2024.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 37 "c:/lscc/radiant/2024.1/ip/common/rom/rtl/lscc_rom.v"
// file 38 "c:/lscc/radiant/2024.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 39 "c:/lscc/radiant/2024.1/ip/pmi/pmi_add.v"
// file 40 "c:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v"
// file 41 "c:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v"
// file 42 "c:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v"
// file 43 "c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v"
// file 44 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v"
// file 45 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v"
// file 46 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v"
// file 47 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v"
// file 48 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v"
// file 49 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v"
// file 50 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v"
// file 51 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v"
// file 52 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v"
// file 53 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v"
// file 54 "c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v"
// file 55 "c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input sck, input sdi, output sdo, input load, 
            input ce, output ledTest, output clk_i);
    
    (* syn_ramstyle="registers", lineinfo="@3(36[15],36[23])" *) wire GND_net;
    (* syn_ramstyle="registers", syn_multstyle="DSP", lineinfo="@3(36[15],36[23])" *) wire VCC_net;
    (* is_clock=1, lineinfo="@3(22[19],22[24])" *) wire clk_i_c;
    
    wire reset_c, ledTest_c, reset_c_N_2;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(clk_i_c));
    defparam hf_osc.CLKHF_DIV = "0b10";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@3(18[25],18[28])" *) OB sdo_pad (.I(GND_net), .O(sdo));
    (* lineinfo="@3(15[24],15[29])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@3(22[19],22[24])" *) OB clk_i_pad (.I(clk_i_c), .O(clk_i));
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A))", lineinfo="@3(41[17],41[23])" *) LUT4 reset_c_I_0_1_lut (.A(reset_c), 
            .Z(reset_c_N_2));
    defparam reset_c_I_0_1_lut.INIT = "0x5555";
    (* ORIG_MODULE_NAME="SB_MAC16", LATTICE_IP_GENERATED="1", lineinfo="@3(50[11],50[132])" *) SB_MAC16 realmac (ledTest_c, 
            clk_i_c, reset_c_N_2);
    (* lineinfo="@3(21[19],21[26])" *) OB ledTest_pad (.I(ledTest_c), .O(ledTest));
    
endmodule

//
// Verilog Description of module SB_MAC16
//

(* ORIG_MODULE_NAME="SB_MAC16", LATTICE_IP_GENERATED="1" *) module SB_MAC16 (output ledTest_c, 
            input clk_i_c, input reset_c_N_2);
    
    (* is_clock=1, lineinfo="@3(22[19],22[24])" *) wire clk_i_c;
    
    (* lineinfo="@2(33[33],38[43])" *) \SB_MAC16_ipgen_lscc_mult_accumulate(A_WIDTH=16,B_WIDTH=16,ACC_WIDTH=33,B_SIGNED="off",USE_IREG="off",IMPL="DSP",FAMILY="iCE40UP") lscc_mult_accumulate_inst (ledTest_c, 
            clk_i_c, reset_c_N_2);
    
endmodule

//
// Verilog Description of module \SB_MAC16_ipgen_lscc_mult_accumulate(A_WIDTH=16,B_WIDTH=16,ACC_WIDTH=33,B_SIGNED="off",USE_IREG="off",IMPL="DSP",FAMILY="iCE40UP") 
//

module \SB_MAC16_ipgen_lscc_mult_accumulate(A_WIDTH=16,B_WIDTH=16,ACC_WIDTH=33,B_SIGNED="off",USE_IREG="off",IMPL="DSP",FAMILY="iCE40UP") (output ledTest_c, 
            input clk_i_c, input reset_c_N_2);
    
    (* is_clock=1, lineinfo="@3(22[19],22[24])" *) wire clk_i_c;
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire [64:0]AxB_se;
    wire [0:0]ledTest_c_N_1;
    
    wire n71, GND_net, VCC_net;
    
    (* lineinfo="@2(146[45],146[64])" *) FA2 result_o_6_7_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(AxB_se[0]), 
            .C1(ledTest_c), .D1(n71), .CI1(n71), .CO0(n71), .S1(ledTest_c_N_1[0]));
    defparam result_o_6_7_add_4_1.INIT0 = "0xc33c";
    defparam result_o_6_7_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@2(175[26],180[32])" *) \SB_MAC16_ipgen_lscc_multiplier(A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off",IMPL="DSP") u_lscc_multiplier (AxB_se[0], 
            clk_i_c, reset_c_N_2);
    (* syn_use_carry_chain=1, lineinfo="@2(146[45],146[64])" *) FD1P3XZ result_o_6_7__i1 (.D(ledTest_c_N_1[0]), 
            .SP(VCC_net), .CK(clk_i_c), .SR(reset_c_N_2), .Q(ledTest_c));
    defparam result_o_6_7__i1.REGSET = "RESET";
    defparam result_o_6_7__i1.SRMODE = "ASYNC";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \SB_MAC16_ipgen_lscc_multiplier(A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off",IMPL="DSP") 
//

module \SB_MAC16_ipgen_lscc_multiplier(A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off",IMPL="DSP") (output \AxB_se[0] , 
            input clk_i_c, input reset_c_N_2);
    
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[0] ;
    (* is_clock=1, lineinfo="@3(22[19],22[24])" *) wire clk_i_c;
    
    (* lineinfo="@2(314[48],319[64])" *) \SB_MAC16_ipgen_lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off") \genblk1.u_lscc_multiplier_dsp  (\AxB_se[0] , 
            clk_i_c, reset_c_N_2);
    
endmodule

//
// Verilog Description of module \SB_MAC16_ipgen_lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off") 
//

module \SB_MAC16_ipgen_lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,B_SIGNED="off",USE_IREG="off",USE_OREG="off") (output \AxB_se[0] , 
            input clk_i_c, input reset_c_N_2);
    
    (* syn_multstyle="DSP", lineinfo="@2(144[26],144[32])" *) wire \AxB_se[0] ;
    (* is_clock=1, lineinfo="@3(22[19],22[24])" *) wire clk_i_c;
    
    wire VCC_net;
    
    (* syn_multstyle="DSP", LSE_LINE_FILE_ID=72, LSE_LCOL=48, LSE_RCOL=64, LSE_LLINE=314, LSE_RLINE=319, lineinfo="@2(773[25],793[36])" *) FD1P3XZ \U_PIPELINES_GT_0.AxB_pipe[0]_i1  (.D(VCC_net), 
            .SP(VCC_net), .CK(clk_i_c), .SR(reset_c_N_2), .Q(\AxB_se[0] ));
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AxB_pipe[0]_i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule
