
Spectre (R) Circuit Simulator
Version 23.1.0.063 64bit -- 10 Jun 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: avantis1   Host: hpc3-14-11   HostID: F00A183A   PID: 1587713
Memory  available: 188.3767 GB  physical: 201.9309 GB
Linux   : Rocky Linux release 8.8 (Green Obsidian)
CPU Type: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
        Socket: Processors [Frequency]
        0:       0 [2400.0],  1 [2400.0],  2 [2950.9],  3 [2400.0],  4 [2400.0]
                 5 [2400.0],  6 [2400.0],  7 [3100.0],  8 [2661.0],  9 [2400.0]
                10 [2400.0], 11 [2400.0], 12 [2400.0], 13 [2400.0], 14 [2400.0]
                15 [2400.0], 16 [2400.0], 17 [2400.0], 18 [2400.0], 19 [2400.0]
        1:      20 [2400.0], 21 [2400.0], 22 [3100.0], 23 [2400.0], 24 [2400.0]
                25 [2400.0], 26 [2400.0], 27 [2823.1], 28 [2400.0], 29 [2400.0]
                30 [2400.0], 31 [2400.0], 32 [2400.0], 33 [2400.0], 34 [2400.0]
                35 [2400.0], 36 [3100.0], 37 [2400.0], 38 [2400.0], 39 [2400.0]
        
System load averages (1min, 5min, 15min) : 13.4 %, 13.6 %, 13.4 %
HPC is enabled
Affinity is set by user to processors:  6  7 11 15 16 17 

Simulating `input.scs' on hpc3-14-11 at 11:51:47 AM, Tue Apr 23, 2024 (process id: 1587713).
Current working directory: /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_final_01/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_1/netlist
Command line:
    /data/opt/apps/cadence/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf +aps -mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D303FC45B545A35B9735A61DB850EB71D2728C4F926CE879D15D9175FF34986CD60ABF07E240F137D344A540FE19A915BE4AA817B258F7629843A243E140A279D136C874D334981FF91BBB779052B000003644  \
        +dcopt -ahdllibdir  \
        /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_final_01/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: 1fD5F5dsikQ5PsXp
Licensing Information:
[11:51:47.013209] Configured Lic search path (22.01-s002): 5280@license.eecs.uci.edu

Licensing Information:
[11:51:47.409616] Periodic Lic check successful

Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_final_01/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_1/netlist/input.scs
Reading file:  /data/opt/apps/cadence/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /data/homezvol2/avantis1/16nm.sp
Time for NDB Parsing: CPU = 68.224 ms, elapsed = 175.115 ms.
Time accumulated: CPU = 159.275 ms, elapsed = 175.119 ms.
Peak resident memory used = 159 Mbytes.

Time for Elaboration: CPU = 16.929 ms, elapsed = 17.632 ms.
Time accumulated: CPU = 176.283 ms, elapsed = 192.828 ms.
Peak resident memory used = 166 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 3.094 ms, elapsed = 3.10707 ms.
Time accumulated: CPU = 179.457 ms, elapsed = 196.014 ms.
Peak resident memory used = 168 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
               gmin = 1e-12
             rforce = 0.1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
     dc_pivot_check = yes
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 103
              bsim4 202   
            vsource 2     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 1     


Notice from spectre during initial setup.
    1 vsources are shorted because their absolute value is less than or equal to 'vabsshort'.
    APS enabled.

Time for parsing: CPU = 6.001 ms, elapsed = 6.67214 ms.
Time accumulated: CPU = 185.528 ms, elapsed = 202.755 ms.
Peak resident memory used = 172 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

***********************************************
Transient Analysis `tran': time = (0 s -> 1 us)
***********************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    There are 1 IC nodes defined.

Trying Fast DC 0 for nodesets.

Notice from spectre during IC analysis, during transient analysis `tran'.
    Initial condition computed for node Vout101 is in error by 3.38683 uV.
        Decrease `rforce' to reduce error in computed initial conditions.  However, setting rforce too small may result in convergence difficulties or in the matrix becoming singular.

DC simulation time: CPU = 85.556 ms, elapsed = 85.834 ms.

Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 1 us
    step = 1 ns
    maxstep = 20 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = liberal
    method = trapgear2
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   1       (current)
                 save   102     (voltage)
                 ic     1       
                 nodeset        1       
                 save   1       (unitless)

    tran: time = 25 ns        (2.5 %), step = 1.417 ps     (142 u%)
    tran: time = 57.02 ns     (5.7 %), step = 1.417 ps     (142 u%)
    tran: time = 75 ns        (7.5 %), step = 1.417 ps     (142 u%)
    tran: time = 107.2 ns    (10.7 %), step = 1.415 ps     (142 u%)
    tran: time = 125 ns      (12.5 %), step = 1.415 ps     (142 u%)
    tran: time = 157 ns      (15.7 %), step = 1.481 ps     (148 u%)
    tran: time = 175 ns      (17.5 %), step = 1.415 ps     (142 u%)
    tran: time = 206.9 ns    (20.7 %), step = 1.481 ps     (148 u%)
    tran: time = 225 ns      (22.5 %), step = 1.461 ps     (146 u%)
    tran: time = 256.4 ns    (25.6 %), step = 1.417 ps     (142 u%)
    tran: time = 275 ns      (27.5 %), step = 1.461 ps     (146 u%)
    tran: time = 307.1 ns    (30.7 %), step = 1.417 ps     (142 u%)
    tran: time = 325 ns      (32.5 %), step = 1.461 ps     (146 u%)
    tran: time = 356.9 ns    (35.7 %), step = 1.417 ps     (142 u%)
    tran: time = 375 ns      (37.5 %), step = 1.481 ps     (148 u%)
    tran: time = 407 ns      (40.7 %), step = 1.461 ps     (146 u%)
    tran: time = 425 ns      (42.5 %), step = 1.481 ps     (148 u%)
    tran: time = 457.3 ns    (45.7 %), step = 1.417 ps     (142 u%)
    tran: time = 475 ns      (47.5 %), step = 1.481 ps     (148 u%)
    tran: time = 506 ns      (50.6 %), step = 1.417 ps     (142 u%)
    tran: time = 525 ns      (52.5 %), step = 1.417 ps     (142 u%)
    tran: time = 556.9 ns    (55.7 %), step = 1.417 ps     (142 u%)
    tran: time = 575 ns      (57.5 %), step = 1.417 ps     (142 u%)
    tran: time = 606.9 ns    (60.7 %), step = 1.415 ps     (142 u%)
    tran: time = 625 ns      (62.5 %), step = 1.417 ps     (142 u%)
    tran: time = 656.7 ns    (65.7 %), step = 1.461 ps     (146 u%)
    tran: time = 675 ns      (67.5 %), step = 1.415 ps     (142 u%)
    tran: time = 705.9 ns    (70.6 %), step = 1.415 ps     (142 u%)
    tran: time = 725 ns      (72.5 %), step = 1.415 ps     (142 u%)
    tran: time = 756.8 ns    (75.7 %), step = 1.415 ps     (142 u%)
    tran: time = 775 ns      (77.5 %), step = 1.415 ps     (142 u%)
    tran: time = 807 ns      (80.7 %), step = 1.415 ps     (142 u%)
    tran: time = 825 ns      (82.5 %), step = 1.461 ps     (146 u%)
    tran: time = 857 ns      (85.7 %), step = 1.461 ps     (146 u%)
    tran: time = 875 ns      (87.5 %), step = 1.461 ps     (146 u%)
    tran: time = 906.7 ns    (90.7 %), step = 1.461 ps     (146 u%)
    tran: time = 925 ns      (92.5 %), step = 1.461 ps     (146 u%)
    tran: time = 955.9 ns    (95.6 %), step = 1.415 ps     (142 u%)
    tran: time = 975 ns      (97.5 %), step = 1.481 ps     (148 u%)
Number of accepted tran steps =             692727

Maximum value achieved for any signal of each quantity: 
V: V(I52.Vout1) = 726.8 mV
I: I(V1:p) = 35.39 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         2 (100.0 %)     7 (100.0 %)     8 (100.0 %)    16 (1.7 %)
        22 (100.0 %)    27 (100.0 %)    31 (37.1 %)     36 (56.6 %)
        Total: 601.9%
Initial condition solution time: CPU = 85.59 ms, elapsed = 85.8691 ms.
Intrinsic tran analysis time:    CPU = 315.641 s, elapsed = 316.997 s.
Total time required for tran analysis `tran': CPU = 315.73 s (5m  15.7s), elapsed = 317.086 s (5m  17.1s), util. = 99.6%.
Time accumulated: CPU = 316.009 s (5m  16.0s), elapsed = 317.385 s (5m  17.4s).
Peak resident memory used = 631 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[11:57:05.226995] Cdslmd servers:5280@license.eecs.uci.edu
[11:57:05.227019] Feature usage summary:
[11:57:05.227019] Virtuoso_Multi_mode_Simulation


Aggregate audit (11:57:05 AM, Tue Apr 23, 2024):
Time used: CPU = 316 s (5m  16.0s), elapsed = 317 s (5m  17.4s), util. = 99.6%.
Time spent in licensing: elapsed = 20.7 ms.
Peak memory used = 631 Mbytes.
Simulation started at: 11:51:47 AM, Tue Apr 23, 2024, ended at: 11:57:05 AM, Tue Apr 23, 2024, with elapsed time (wall clock): 317 s (5m  17.4s).
spectre completes with 0 errors, 0 warnings, and 8 notices.


********* LOG ENDS **************
**                             **
