// Seed: 1551101019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_1 = id_13 - 1;
  integer id_15 = 1'b0;
  wire id_16;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    module_1,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_32;
  tri  id_33 = id_6 != 1;
  module_0(
      id_23, id_33, id_23, id_17, id_33, id_30, id_33, id_2, id_23, id_30, id_26, id_26, id_26
  );
  initial begin
    wait (1);
    id_11 <= 1;
  end
  id_34(
      .id_0(1), .id_1(1 + id_10), .id_2(id_18), .id_3(1'b0 - id_11), .id_4(id_11)
  );
endmodule
