library ieee;	   
use ieee.std_logic_1164.all; 


entity mux_2to1_1 is
	port(
	x0,x1,x2,x3	: in std_logic;
	s			: in std_logic_vector(1 downto 0);
	y			: out std_logic
	);
end mux_2to1_1;


architecture combinacional of mux_2to1_1 is 
begin
	process (s,x0,x1,x2,x3)
	begin
		case s is
			when "00"	=> y<=x0;
			when "01"	=> y<=x1;
			when "10"	=> y<=x2;
			when others	=> y<=x3;
		end case;
	end process;
end combinacional;