#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d20a89ddb60 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x5d20a89ddcf0 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x5d20a89ddd30 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000001>;
P_0x5d20a89ddd70 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x5d20a89dddb0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x5d20a89dddf0 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x5d20a89dde30 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x5d20a89dde70 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x5d20a89ddeb0 .param/str "TRACE_FILE" 0 2 37, "hello_cpp.LI.mem";
P_0x5d20a89ddef0 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000001>;
v0x5d20a8a2dde0_0 .var/i "address_file", 31 0;
v0x5d20a8a2dee0_0 .var "address_in", 31 0;
v0x5d20a8a2dfd0_0 .var "clk", 0 0;
v0x5d20a8a2e0a0_0 .var "data_in", 31 0;
v0x5d20a8a2e190_0 .net "data_out", 31 0, v0x5d20a8a2d300_0;  1 drivers
v0x5d20a8a2e280_0 .var "enable", 0 0;
v0x5d20a8a2e370_0 .net "hit", 0 0, L_0x5d20a8a2efc0;  1 drivers
v0x5d20a8a2e410_0 .var/i "miss_count", 31 0;
v0x5d20a8a2e4b0_0 .var "rst", 0 0;
v0x5d20a8a2e550_0 .var/i "scan_file", 31 0;
v0x5d20a8a2e630_0 .var/i "total_count", 31 0;
E_0x5d20a89d2540 .event negedge, v0x5d20a8a2a9c0_0;
S_0x5d20a89f1030 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x5d20a89ddb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5d20a89befb0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x5d20a89beff0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000001>;
P_0x5d20a89bf030 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x5d20a89bf070 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x5d20a89bf0b0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x5d20a89bf0f0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x5d20a89bf130 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x5d20a89bf170 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000001>;
v0x5d20a8a2ce90_0 .net *"_ivl_3", 7 0, L_0x5d20a8a2f100;  1 drivers
v0x5d20a8a2cf70_0 .net "address_in", 31 0, v0x5d20a8a2dee0_0;  1 drivers
v0x5d20a8a2d050_0 .net "clk", 0 0, v0x5d20a8a2dfd0_0;  1 drivers
v0x5d20a8a2d170 .array "data", 0 0;
v0x5d20a8a2d170_0 .net v0x5d20a8a2d170 0, 31 0, L_0x5d20a8a05160; 1 drivers
v0x5d20a8a2d210_0 .net "data_in", 31 0, v0x5d20a8a2e0a0_0;  1 drivers
v0x5d20a8a2d300_0 .var "data_out", 31 0;
v0x5d20a8a2d3c0_0 .net "enable", 0 0, v0x5d20a8a2e280_0;  1 drivers
v0x5d20a8a2d490_0 .var "enables", 0 0;
v0x5d20a8a2d560_0 .net "hit_out", 0 0, L_0x5d20a8a2efc0;  alias, 1 drivers
v0x5d20a8a2d600_0 .var "hits", 0 0;
v0x5d20a8a2d6f0_0 .net "match", 0 0, v0x5d20a8a2cd60_0;  1 drivers
v0x5d20a8a2d790_0 .net "rst", 0 0, v0x5d20a8a2e4b0_0;  1 drivers
v0x5d20a8a2d880_0 .net "set_idx", 6 0, L_0x5d20a8a2f1f0;  1 drivers
v0x5d20a8a2d990_0 .net "tag", 20 0, L_0x5d20a8a2f2e0;  1 drivers
v0x5d20a8a2da50 .array "tags", 0 0;
v0x5d20a8a2da50_0 .net v0x5d20a8a2da50 0, 20 0, L_0x5d20a8a0d9c0; 1 drivers
v0x5d20a8a2daf0 .array "valids", 0 0;
v0x5d20a8a2daf0_0 .net v0x5d20a8a2daf0 0, 0 0, L_0x5d20a8a0c660; 1 drivers
v0x5d20a8a2db90_0 .var/i "w", 31 0;
v0x5d20a8a2dc30_0 .net "way", 0 0, L_0x5d20a8a2e710;  1 drivers
E_0x5d20a89d3f60 .event anyedge, v0x5d20a8a2a8e0_0, v0x5d20a89ce350_0;
E_0x5d20a89d6f50 .event anyedge, v0x5d20a8a2aa80_0, v0x5d20a8a2c540_0;
L_0x5d20a8a2efc0 .reduce/or v0x5d20a8a2d600_0;
L_0x5d20a8a2f100 .part v0x5d20a8a2dee0_0, 4, 8;
L_0x5d20a8a2f1f0 .part L_0x5d20a8a2f100, 0, 7;
L_0x5d20a8a2f2e0 .part v0x5d20a8a2dee0_0, 11, 21;
S_0x5d20a89fbeb0 .scope generate, "genblk1" "genblk1" 3 71, 3 71 0, S_0x5d20a89f1030;
 .timescale -9 -12;
S_0x5d20a89fc090 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x5d20a89fbeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 1 "way_in";
    .port_info 5 /OUTPUT 1 "next_out";
P_0x5d20a89c0d70 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000001>;
P_0x5d20a89c0db0 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000111>;
P_0x5d20a89c0df0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000001>;
v0x5d20a8a0db20_0 .net "clk", 0 0, v0x5d20a8a2dfd0_0;  alias, 1 drivers
v0x5d20a8a05300 .array/i "counts", 127 0, 31 0;
v0x5d20a89ce350_0 .net "enable", 0 0, v0x5d20a8a2e280_0;  alias, 1 drivers
v0x5d20a8a2a510_0 .var/i "i", 31 0;
v0x5d20a8a2a5f0_0 .var/i "j", 31 0;
v0x5d20a8a2a720_0 .var "min_idx", 6 0;
v0x5d20a8a2a800_0 .var "new_idx", 6 0;
v0x5d20a8a2a8e0_0 .net "next_out", 0 0, L_0x5d20a8a2e710;  alias, 1 drivers
v0x5d20a8a2a9c0_0 .net "rst", 0 0, v0x5d20a8a2e4b0_0;  alias, 1 drivers
v0x5d20a8a2aa80_0 .net "set_in", 6 0, L_0x5d20a8a2f1f0;  alias, 1 drivers
v0x5d20a8a2ab60_0 .var/i "tick", 31 0;
v0x5d20a8a2ac40_0 .net "way_in", 0 0, v0x5d20a8a2cd60_0;  alias, 1 drivers
E_0x5d20a89bb320 .event anyedge, v0x5d20a89ce350_0, v0x5d20a8a2ac40_0, v0x5d20a8a2aa80_0;
E_0x5d20a8a034b0 .event posedge, v0x5d20a8a0db20_0;
L_0x5d20a8a2e710 .part v0x5d20a8a2a800_0, 0, 1;
S_0x5d20a8a2ade0 .scope generate, "genblk2[0]" "genblk2[0]" 3 90, 3 90 0, S_0x5d20a89f1030;
 .timescale -9 -12;
P_0x5d20a8a2afb0 .param/l "i" 1 3 90, +C4<00>;
S_0x5d20a8a2b070 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5d20a8a2ade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5d20a8a2b250 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5d20a8a2b290 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5d20a8a2b2d0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5d20a8a0c660 .functor BUFZ 1, L_0x5d20a8a2e7b0, C4<0>, C4<0>, C4<0>;
L_0x5d20a8a0d9c0 .functor BUFZ 21, L_0x5d20a8a2eaa0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5d20a8a05160 .functor BUFZ 32, L_0x5d20a8a2ed00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d20a8a2b440_0 .net *"_ivl_0", 0 0, L_0x5d20a8a2e7b0;  1 drivers
v0x5d20a8a2b6e0_0 .net *"_ivl_10", 8 0, L_0x5d20a8a2eb40;  1 drivers
L_0x7ba4cddcd060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d20a8a2b7c0_0 .net *"_ivl_13", 1 0, L_0x7ba4cddcd060;  1 drivers
v0x5d20a8a2b8b0_0 .net *"_ivl_16", 31 0, L_0x5d20a8a2ed00;  1 drivers
v0x5d20a8a2b990_0 .net *"_ivl_18", 8 0, L_0x5d20a8a2eda0;  1 drivers
v0x5d20a8a2bac0_0 .net *"_ivl_2", 8 0, L_0x5d20a8a2e8a0;  1 drivers
L_0x7ba4cddcd0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d20a8a2bba0_0 .net *"_ivl_21", 1 0, L_0x7ba4cddcd0a8;  1 drivers
L_0x7ba4cddcd018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d20a8a2bc80_0 .net *"_ivl_5", 1 0, L_0x7ba4cddcd018;  1 drivers
v0x5d20a8a2bd60_0 .net *"_ivl_8", 20 0, L_0x5d20a8a2eaa0;  1 drivers
v0x5d20a8a2be40_0 .var/i "block", 31 0;
v0x5d20a8a2bf20_0 .net "clk", 0 0, v0x5d20a8a2dfd0_0;  alias, 1 drivers
v0x5d20a8a2bfc0 .array "data", 0 127, 31 0;
v0x5d20a8a2c060_0 .net "data_in", 31 0, v0x5d20a8a2e0a0_0;  alias, 1 drivers
v0x5d20a8a2c140_0 .net "data_out", 31 0, L_0x5d20a8a05160;  alias, 1 drivers
v0x5d20a8a2c220_0 .net "enable", 0 0, v0x5d20a8a2d490_0;  1 drivers
v0x5d20a8a2c2e0_0 .net "index_in", 6 0, L_0x5d20a8a2f1f0;  alias, 1 drivers
v0x5d20a8a2c3d0_0 .net "rst", 0 0, v0x5d20a8a2e4b0_0;  alias, 1 drivers
v0x5d20a8a2c4a0 .array "tag", 0 127, 20 0;
v0x5d20a8a2c540_0 .net "tag_in", 20 0, L_0x5d20a8a2f2e0;  alias, 1 drivers
v0x5d20a8a2c600_0 .net "tag_out", 20 0, L_0x5d20a8a0d9c0;  alias, 1 drivers
v0x5d20a8a2c6e0 .array "valid", 0 127, 0 0;
v0x5d20a8a2c780_0 .net "valid_out", 0 0, L_0x5d20a8a0c660;  alias, 1 drivers
E_0x5d20a89d21d0 .event posedge, v0x5d20a8a2c220_0;
L_0x5d20a8a2e7b0 .array/port v0x5d20a8a2c6e0, L_0x5d20a8a2e8a0;
L_0x5d20a8a2e8a0 .concat [ 7 2 0 0], L_0x5d20a8a2f1f0, L_0x7ba4cddcd018;
L_0x5d20a8a2eaa0 .array/port v0x5d20a8a2c4a0, L_0x5d20a8a2eb40;
L_0x5d20a8a2eb40 .concat [ 7 2 0 0], L_0x5d20a8a2f1f0, L_0x7ba4cddcd060;
L_0x5d20a8a2ed00 .array/port v0x5d20a8a2bfc0, L_0x5d20a8a2eda0;
L_0x5d20a8a2eda0 .concat [ 7 2 0 0], L_0x5d20a8a2f1f0, L_0x7ba4cddcd0a8;
S_0x5d20a8a2c960 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x5d20a89f1030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
P_0x5d20a8a0cc70 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000001>;
P_0x5d20a8a0ccb0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000001>;
v0x5d20a8a2cc60_0 .net "in", 0 0, v0x5d20a8a2d600_0;  1 drivers
v0x5d20a8a2cd60_0 .var "out", 0 0;
E_0x5d20a89c2190 .event anyedge, v0x5d20a8a2cc60_0;
    .scope S_0x5d20a89fc090;
T_0 ;
    %wait E_0x5d20a8a034b0;
    %load/vec4 v0x5d20a8a2a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2ab60_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5d20a8a2a800_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2a510_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5d20a8a2a510_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2a5f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5d20a8a2a5f0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5d20a8a2a510_0;
    %pad/s 33;
    %load/vec4 v0x5d20a8a2a5f0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5d20a8a05300, 4, 0;
    %load/vec4 v0x5d20a8a2a5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2a5f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x5d20a8a2a510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2a510_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d20a8a2ab60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2ab60_0, 0, 32;
    %load/vec4 v0x5d20a8a2ac40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x5d20a8a2ab60_0;
    %load/vec4 v0x5d20a8a2aa80_0;
    %pad/u 9;
    %pad/u 10;
    %load/vec4 v0x5d20a8a2ac40_0;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5d20a8a05300, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d20a89fc090;
T_1 ;
    %wait E_0x5d20a89bb320;
    %load/vec4 v0x5d20a89ce350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5d20a8a2ac40_0;
    %pad/u 7;
    %store/vec4 v0x5d20a8a2a800_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5d20a8a2a720_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2a510_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5d20a8a2a510_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5d20a8a2aa80_0;
    %pad/u 9;
    %pad/u 10;
    %load/vec4 v0x5d20a8a2a510_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5d20a8a05300, 4;
    %load/vec4 v0x5d20a8a2aa80_0;
    %pad/u 9;
    %pad/u 10;
    %load/vec4 v0x5d20a8a2a720_0;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5d20a8a05300, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x5d20a8a2a510_0;
    %pad/s 7;
    %store/vec4 v0x5d20a8a2a720_0, 0, 7;
T_1.4 ;
    %load/vec4 v0x5d20a8a2a510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2a510_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x5d20a8a2ab60_0;
    %load/vec4 v0x5d20a8a2aa80_0;
    %pad/u 9;
    %pad/u 10;
    %load/vec4 v0x5d20a8a2a720_0;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a05300, 0, 4;
    %load/vec4 v0x5d20a8a2a720_0;
    %assign/vec4 v0x5d20a8a2a800_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5d20a8a2b070;
T_2 ;
    %wait E_0x5d20a8a034b0;
    %load/vec4 v0x5d20a8a2c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2be40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5d20a8a2be40_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5d20a8a2be40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a2c6e0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5d20a8a2be40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a2c4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5d20a8a2be40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a2bfc0, 0, 4;
    %load/vec4 v0x5d20a8a2be40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2be40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d20a8a2b070;
T_3 ;
    %wait E_0x5d20a89d21d0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5d20a8a2c2e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a2c6e0, 0, 4;
    %load/vec4 v0x5d20a8a2c540_0;
    %load/vec4 v0x5d20a8a2c2e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a2c4a0, 0, 4;
    %load/vec4 v0x5d20a8a2c060_0;
    %load/vec4 v0x5d20a8a2c2e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d20a8a2bfc0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d20a8a2c960;
T_4 ;
    %wait E_0x5d20a89c2190;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d20a8a2cd60_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x5d20a8a2cd60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.2, 5;
    %load/vec4 v0x5d20a8a2cc60_0;
    %load/vec4 v0x5d20a8a2cd60_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %load/vec4 v0x5d20a8a2cd60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x5d20a8a2cd60_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5d20a89f1030;
T_5 ;
    %wait E_0x5d20a8a034b0;
    %load/vec4 v0x5d20a8a2d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d20a8a2d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d20a8a2d490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d20a8a2d300_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5d20a8a2d3c0_0;
    %ix/getv 4, v0x5d20a8a2dc30_0;
    %shiftl 4;
    %assign/vec4 v0x5d20a8a2d490_0, 0;
    %load/vec4 v0x5d20a8a2d3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x5d20a8a2dc30_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5d20a8a2d6f0_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5d20a8a2d170, 4;
    %assign/vec4 v0x5d20a8a2d300_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2db90_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x5d20a8a2db90_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x5d20a8a2d990_0;
    %ix/getv/s 4, v0x5d20a8a2db90_0;
    %load/vec4a v0x5d20a8a2da50, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_5.6, 6;
    %ix/getv/s 4, v0x5d20a8a2db90_0;
    %load/vec4a v0x5d20a8a2daf0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_5.6;
    %ix/getv/s 4, v0x5d20a8a2db90_0;
    %store/vec4 v0x5d20a8a2d600_0, 4, 1;
    %load/vec4 v0x5d20a8a2db90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2db90_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d20a89f1030;
T_6 ;
    %wait E_0x5d20a89d6f50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2db90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5d20a8a2db90_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5d20a8a2d990_0;
    %ix/getv/s 4, v0x5d20a8a2db90_0;
    %load/vec4a v0x5d20a8a2da50, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_6.2, 6;
    %ix/getv/s 4, v0x5d20a8a2db90_0;
    %load/vec4a v0x5d20a8a2daf0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.2;
    %ix/getv/s 4, v0x5d20a8a2db90_0;
    %store/vec4 v0x5d20a8a2d600_0, 4, 1;
    %load/vec4 v0x5d20a8a2db90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d20a8a2db90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5d20a89f1030;
T_7 ;
    %wait E_0x5d20a89d3f60;
    %load/vec4 v0x5d20a8a2d3c0_0;
    %ix/getv 4, v0x5d20a8a2dc30_0;
    %shiftl 4;
    %assign/vec4 v0x5d20a8a2d490_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5d20a89ddb60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2e410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d20a8a2e630_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x5d20a89ddb60;
T_9 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d20a89f1030 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5d20a89ddb60;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d20a8a2dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d20a8a2e4b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d20a8a2dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d20a8a2e4b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d20a8a2dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d20a8a2e4b0_0, 0, 1;
T_10.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5d20a8a2dfd0_0;
    %inv;
    %store/vec4 v0x5d20a8a2dfd0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5d20a89ddb60;
T_11 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x5d20a89ddeb0, "r" {0 0 0};
    %store/vec4 v0x5d20a8a2dde0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x5d20a8a2dde0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x5d20a8a2dde0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_11.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5d20a89ddb60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d20a8a2e280_0, 0;
    %wait E_0x5d20a89d2540;
T_12.0 ;
    %vpi_func 2 108 "$feof" 32, v0x5d20a8a2dde0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.1, 4;
    %vpi_call 2 109 "$display", "Performance data for %s", P_0x5d20a89ddeb0 {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x5d20a8a2e410_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x5d20a8a2e630_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x5d20a8a2e410_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5d20a8a2e630_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x5d20a89bf170 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x5d20a89bf0f0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x5d20a89bf130 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x5d20a89ddd30 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x5d20a89dddf0 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_12.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x5d20a8a2dde0_0, "%x\012", v0x5d20a8a2dee0_0 {0 0 0};
    %store/vec4 v0x5d20a8a2e550_0, 0, 32;
    %wait E_0x5d20a8a034b0;
    %load/vec4 v0x5d20a8a2e630_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5d20a8a2e630_0, 0;
    %load/vec4 v0x5d20a8a2e370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.3, 6;
    %load/vec4 v0x5d20a8a2e410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5d20a8a2e410_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x5d20a8a2e0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d20a8a2e280_0, 0;
T_12.3 ;
    %wait E_0x5d20a8a034b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d20a8a2e280_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
