<stg><name>DCT_Loop_2_proc</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="2">
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="3">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader9:0  %rowidx = phi i4 [ 0, %newFuncRoot ], [ %rowidx_1, %.preheader ]

]]></node>
<StgValue><ssdm name="rowidx"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:1  %exitcond4 = icmp eq i4 %rowidx, -8

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:3  %rowidx_1 = add i4 %rowidx, 1

]]></node>
<StgValue><ssdm name="rowidx_1"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %exitcond4, label %.exitStub, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp = trunc i4 %rowidx to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:2  %idx = or i6 %tmp_2, 2

]]></node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %idx_cast = zext i6 %idx to i7

]]></node>
<StgValue><ssdm name="idx_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %rowidx, i3 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:5  %p_addr_cast = zext i7 %tmp_1 to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %colidx = phi i4 [ %colidx_1, %0 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="colidx"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="4">
<![CDATA[
.preheader:1  %colidx_cast = zext i4 %colidx to i7

]]></node>
<StgValue><ssdm name="colidx_cast"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond3 = icmp eq i4 %colidx, -8

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %colidx_1 = add i4 %colidx, 1

]]></node>
<StgValue><ssdm name="colidx_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond3, label %.preheader9, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_5 = add i7 %idx_cast, %colidx_cast

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_6 = zext i7 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Xbuff_addr = getelementptr inbounds [66 x float]* %Xbuff, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="Xbuff_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="7">
<![CDATA[
:3  %Xbuff_load = load float* %Xbuff_addr, align 4

]]></node>
<StgValue><ssdm name="Xbuff_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="4">
<![CDATA[
:4  %tmp_7_trn_cast = zext i4 %colidx to i8

]]></node>
<StgValue><ssdm name="tmp_7_trn_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %p_addr1 = add i8 %tmp_7_trn_cast, %p_addr_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="7">
<![CDATA[
:3  %Xbuff_load = load float* %Xbuff_addr, align 4

]]></node>
<StgValue><ssdm name="Xbuff_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="8">
<![CDATA[
:6  %tmp_3 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Xmat_addr = getelementptr [64 x float]* %Xmat, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="Xmat_addr"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store float %Xbuff_load, float* %Xmat_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="Xbuff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Xbuff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="Xmat" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Xmat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="stg_44" to="rowidx" fromId="44" toId="6">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="46" from="stg_5" to="rowidx" fromId="5" toId="6">
</dataflow>
<dataflow id="47" from="rowidx_1" to="rowidx" fromId="9" toId="6">
<BackEdge/>
<condition id="25">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="stg_24" to="rowidx" fromId="24" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="49" from="rowidx" to="exitcond4" fromId="6" toId="7">
</dataflow>
<dataflow id="51" from="stg_50" to="exitcond4" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="stg_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="stg_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="stg_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="58" from="rowidx" to="rowidx_1" fromId="6" toId="9">
</dataflow>
<dataflow id="60" from="stg_59" to="rowidx_1" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="exitcond4" to="stg_10" fromId="7" toId="10">
</dataflow>
<dataflow id="62" from="rowidx" to="tmp" fromId="6" toId="11">
</dataflow>
<dataflow id="64" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_2" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="tmp" to="tmp_2" fromId="11" toId="12">
</dataflow>
<dataflow id="67" from="stg_66" to="tmp_2" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="tmp_2" to="idx" fromId="12" toId="13">
</dataflow>
<dataflow id="70" from="stg_69" to="idx" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="idx" to="idx_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="73" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_1" fromId="72" toId="15">
</dataflow>
<dataflow id="74" from="rowidx" to="tmp_1" fromId="6" toId="15">
</dataflow>
<dataflow id="75" from="stg_66" to="tmp_1" fromId="66" toId="15">
</dataflow>
<dataflow id="76" from="tmp_1" to="p_addr_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="77" from="colidx_1" to="colidx" fromId="23" toId="19">
<BackEdge/>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="78" from="stg_35" to="colidx" fromId="35" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="79" from="stg_44" to="colidx" fromId="44" toId="19">
<condition id="27">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="stg_17" to="colidx" fromId="17" toId="19">
</dataflow>
<dataflow id="81" from="colidx" to="colidx_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="colidx" to="exitcond3" fromId="19" toId="21">
</dataflow>
<dataflow id="83" from="stg_50" to="exitcond3" fromId="50" toId="21">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="52" toId="22">
</dataflow>
<dataflow id="85" from="stg_54" to="empty_4" fromId="54" toId="22">
</dataflow>
<dataflow id="86" from="stg_54" to="empty_4" fromId="54" toId="22">
</dataflow>
<dataflow id="87" from="stg_54" to="empty_4" fromId="54" toId="22">
</dataflow>
<dataflow id="88" from="colidx" to="colidx_1" fromId="19" toId="23">
</dataflow>
<dataflow id="89" from="stg_59" to="colidx_1" fromId="59" toId="23">
</dataflow>
<dataflow id="90" from="exitcond3" to="stg_24" fromId="21" toId="24">
</dataflow>
<dataflow id="91" from="idx_cast" to="tmp_5" fromId="14" toId="25">
</dataflow>
<dataflow id="92" from="colidx_cast" to="tmp_5" fromId="20" toId="25">
</dataflow>
<dataflow id="93" from="tmp_5" to="tmp_6" fromId="25" toId="26">
</dataflow>
<dataflow id="94" from="Xbuff" to="Xbuff_addr" fromId="42" toId="27">
</dataflow>
<dataflow id="96" from="stg_95" to="Xbuff_addr" fromId="95" toId="27">
</dataflow>
<dataflow id="97" from="tmp_6" to="Xbuff_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="98" from="Xbuff_addr" to="Xbuff_load" fromId="27" toId="28">
</dataflow>
<dataflow id="99" from="colidx" to="tmp_7_trn_cast" fromId="19" toId="29">
</dataflow>
<dataflow id="100" from="tmp_7_trn_cast" to="p_addr1" fromId="29" toId="30">
</dataflow>
<dataflow id="101" from="p_addr_cast" to="p_addr1" fromId="16" toId="30">
</dataflow>
<dataflow id="102" from="Xbuff_addr" to="Xbuff_load" fromId="27" toId="31">
</dataflow>
<dataflow id="103" from="p_addr1" to="tmp_3" fromId="30" toId="32">
</dataflow>
<dataflow id="104" from="Xmat" to="Xmat_addr" fromId="43" toId="33">
</dataflow>
<dataflow id="105" from="stg_95" to="Xmat_addr" fromId="95" toId="33">
</dataflow>
<dataflow id="106" from="tmp_3" to="Xmat_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="107" from="Xbuff_load" to="stg_34" fromId="31" toId="34">
</dataflow>
<dataflow id="108" from="Xmat_addr" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="109" from="exitcond4" to="stg_2" fromId="7" toId="2">
</dataflow>
<dataflow id="110" from="exitcond3" to="stg_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
