<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.10.16.21:36:09"
 outputDirectory="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEBA6U23I7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_INT_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_INT_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_INT_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="200000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_int" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_int_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="kbandinput_1_csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="KBandIPsubAffine.slw" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="kbandinput_1_csr_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="kbandoutput_csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="KBandIPsubAffine.slw" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="kbandoutput_csr_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="m0_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="m0_readdata" direction="input" role="readdata" width="128" />
   <port
       name="m0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="m0_burstcount" direction="output" role="burstcount" width="5" />
   <port name="m0_writedata" direction="output" role="writedata" width="128" />
   <port name="m0_address" direction="output" role="address" width="30" />
   <port name="m0_write" direction="output" role="write" width="1" />
   <port name="m0_read" direction="output" role="read" width="1" />
   <port name="m0_byteenable" direction="output" role="byteenable" width="16" />
   <port name="m0_debugaccess" direction="output" role="debugaccess" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sfpga" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="262144" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="sfpga_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="sfpga_readdata" direction="output" role="readdata" width="64" />
   <port
       name="sfpga_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="sfpga_burstcount" direction="input" role="burstcount" width="1" />
   <port name="sfpga_writedata" direction="input" role="writedata" width="64" />
   <port name="sfpga_address" direction="input" role="address" width="18" />
   <port name="sfpga_write" direction="input" role="write" width="1" />
   <port name="sfpga_read" direction="input" role="read" width="1" />
   <port name="sfpga_byteenable" direction="input" role="byteenable" width="8" />
   <port
       name="sfpga_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="slw" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="131072" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="slw_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="slw_readdata" direction="output" role="readdata" width="32" />
   <port
       name="slw_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="slw_burstcount" direction="input" role="burstcount" width="1" />
   <port name="slw_writedata" direction="input" role="writedata" width="32" />
   <port name="slw_address" direction="input" role="address" width="17" />
   <port name="slw_write" direction="input" role="write" width="1" />
   <port name="slw_read" direction="input" role="read" width="1" />
   <port name="slw_byteenable" direction="input" role="byteenable" width="4" />
   <port name="slw_debugaccess" direction="input" role="debugaccess" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="KBandIPsubAffine:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_INT_CLOCK_DOMAIN=-1,AUTO_CLK_INT_CLOCK_RATE=-1,AUTO_CLK_INT_RESET_DOMAIN=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1539743753,AUTO_M0_ADDRESS_MAP=,AUTO_M0_ADDRESS_WIDTH=AddressWidth = -1,AUTO_UNIQUE_ID=(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=5,DATA_WIDTH=128,HDL_ADDR_WIDTH=30,LINEWRAPBURSTS=0,MAX_BURST_SIZE=16,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(KBand21affine:1.0:NoCell=256,bitsOUT=128,dimADN=3,dimH=5,dimLUT=4,dimSymbol=32,widthu=3)(altera_msgdma:16.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem_LW.s1&apos; start=&apos;0x0&apos; end=&apos;0x10000&apos; /&gt;&lt;slave name=&apos;DDR.s0&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=4096,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:16.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=4096,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:16.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=13,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_msgdma:16.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem_FPGA_Slave.s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;slave name=&apos;DDR.s0&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=128,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:16.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=128,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_write_master:16.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=16,BYTE_ENABLE_WIDTH_LOG2=4,DATA_WIDTH=128,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=20,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=16,NUMBER_OF_SYMBOLS_LOG2=4,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(clock_source:16.1:clockFrequency=200000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=18,AUTO_ADDRESS_WIDTH=18,BURSTCOUNT_WIDTH=1,DATA_WIDTH=64,HDL_ADDR_WIDTH=18,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=18,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=17,AUTO_ADDRESS_WIDTH=17,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=17,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=17,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=KBandIPsubAffine_onchip_mem_FPGA_Slave,blockType=AUTO,copyInitFile=false,dataWidth=128,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=KBandIPsubAffine_onchip_mem_FPGA_Slave.hex,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_addr_width2=14,derived_set_data_width=128,derived_set_data_width2=128,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=262144,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=KBandIPsubAffine_onchip_mem_LW,blockType=AUTO,copyInitFile=false,dataWidth=128,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=KBandIPsubAffine_onchip_mem_LW.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_addr_width2=12,derived_set_data_width=128,derived_set_data_width2=128,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=200000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(avalon:16.1:arbitrationPriority=1,baseAddress=0x00010040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x00010080,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x00010060,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x000100e0,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="KBandIPsubAffine"
   kind="KBandIPsubAffine"
   version="1.0"
   name="KBandIPsubAffine">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1539743753" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_INT_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_INT_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_INT_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M0_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/KBandIPsubAffine.vhd"
       type="VHDL" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/kbandipsubaffine_ddr.vhd"
       type="VHDL" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/kbandipsubaffine_mm_bridge_fpga_slave.vhd"
       type="VHDL" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/kbandipsubaffine_mm_bridge_lw.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIP21affine.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_KBandInput_1.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_KBandOutput.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_LW.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_LW.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_pio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBand21affine_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 0 starting:KBandIPsubAffine "KBandIPsubAffine"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_LW.m0 and mm_bridge_LW_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KBandInput_1.mm_read and KBandInput_1_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KBandOutput.mm_write and KBandOutput_mm_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_FPGA_Slave.m0 and mm_bridge_FPGA_Slave_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KBandOutput_csr_translator.avalon_anti_slave_0 and KBandOutput.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KBandInput_1_csr_translator.avalon_anti_slave_0 and KBandInput_1.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KBandOutput_descriptor_slave_translator.avalon_anti_slave_0 and KBandOutput.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KBandInput_1_descriptor_slave_translator.avalon_anti_slave_0 and KBandInput_1.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_mem_LW_s1_translator.avalon_anti_slave_0 and onchip_mem_LW.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces DDR_s0_translator.avalon_anti_slave_0 and DDR.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_mem_FPGA_Slave_s1_translator.avalon_anti_slave_0 and onchip_mem_FPGA_Slave.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>176</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>54</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>56</b> modules, <b>220</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>79</b> modules, <b>266</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>91</b> modules, <b>302</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>91</b> modules, <b>304</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>93</b> modules, <b>396</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>14</b> modules, <b>48</b> connections]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>KBand21affine</b> "<b>submodules/KBandIP21</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_msgdma</b> "<b>submodules/KBandIPsubAffine_KBandInput_1</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_msgdma</b> "<b>submodules/KBandIPsubAffine_KBandOutput</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/KBandIPsubAffine_onchip_mem_LW</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/KBandIPsubAffine_pio_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine"><![CDATA["<b>KBandIPsubAffine</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 13 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="DDR"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>DDR</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 12 starting:KBand21affine "submodules/KBandIP21"</message>
   <message level="Info" culprit="KBand21affine"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>KBand21affine</b> "<b>KBand21affine</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 11 starting:altera_msgdma "submodules/KBandIPsubAffine_KBandInput_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="KBandInput_1"><![CDATA["<b>KBandInput_1</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="KBandInput_1"><![CDATA["<b>KBandInput_1</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="KBandInput_1"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_msgdma</b> "<b>KBandInput_1</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 93 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 92 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 12 starting:altera_msgdma "submodules/KBandIPsubAffine_KBandOutput"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="KBandOutput"><![CDATA["<b>KBandOutput</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="KBandOutput"><![CDATA["<b>KBandOutput</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="KBandOutput"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_msgdma</b> "<b>KBandOutput</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 93 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 90 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>KBandOutput</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 11 starting:altera_avalon_onchip_memory2 "submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave"</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave">Starting RTL generation for module 'KBandIPsubAffine_onchip_mem_FPGA_Slave'</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=KBandIPsubAffine_onchip_mem_FPGA_Slave --dir=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0003_onchip_mem_FPGA_Slave_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0003_onchip_mem_FPGA_Slave_gen//KBandIPsubAffine_onchip_mem_FPGA_Slave_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave">Done RTL generation for module 'KBandIPsubAffine_onchip_mem_FPGA_Slave'</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem_FPGA_Slave</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/KBandIPsubAffine_onchip_mem_LW"</message>
   <message level="Info" culprit="onchip_mem_LW">Starting RTL generation for module 'KBandIPsubAffine_onchip_mem_LW'</message>
   <message level="Info" culprit="onchip_mem_LW">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=KBandIPsubAffine_onchip_mem_LW --dir=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0004_onchip_mem_LW_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0004_onchip_mem_LW_gen//KBandIPsubAffine_onchip_mem_LW_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_mem_LW">Done RTL generation for module 'KBandIPsubAffine_onchip_mem_LW'</message>
   <message level="Info" culprit="onchip_mem_LW"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem_LW</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 9 starting:altera_avalon_pio "submodules/KBandIPsubAffine_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'KBandIPsubAffine_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=KBandIPsubAffine_pio_0 --dir=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0005_pio_0_gen//KBandIPsubAffine_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'KBandIPsubAffine_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 8 starting:altera_mm_interconnect "submodules/KBandIPsubAffine_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.062s/0.099s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.036s/0.081s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.014s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>92</b> modules, <b>301</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 89 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_LW_m0_translator</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="KBandOutput_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>KBandOutput_csr_translator</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 77 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_LW_m0_agent</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 73 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="KBandOutput_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>KBandOutput_csr_agent</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 72 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="KBandOutput_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>KBandOutput_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 57 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 56 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 55 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 54 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 53 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 51 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 49 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 47 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 46 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 45 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_LW_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 43 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 42 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 41 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 40 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 39 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 37 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 35 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 31 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 29 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 23 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 22 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 21 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 20 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 19 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 7 starting:altera_avalon_st_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 1 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 6 starting:altera_avalon_st_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 0 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 97 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=5,DATA_WIDTH=128,HDL_ADDR_WIDTH=30,LINEWRAPBURSTS=0,MAX_BURST_SIZE=16,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="KBandIPsubAffine:.:DDR"
   kind="altera_avalon_mm_bridge"
   version="16.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="16" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine"
     as="DDR,mm_bridge_FPGA_Slave,mm_bridge_LW,DDR,mm_bridge_FPGA_Slave,mm_bridge_LW" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 13 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="DDR"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>DDR</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="KBand21affine:1.0:NoCell=256,bitsOUT=128,dimADN=3,dimH=5,dimLUT=4,dimSymbol=32,widthu=3"
   instancePathKey="KBandIPsubAffine:.:KBand21affine"
   kind="KBand21affine"
   version="1.0"
   name="KBandIP21">
  <parameter name="NoCell" value="256" />
  <parameter name="widthu" value="3" />
  <parameter name="dimSymbol" value="32" />
  <parameter name="dimADN" value="3" />
  <parameter name="dimLUT" value="4" />
  <parameter name="dimH" value="5" />
  <parameter name="bitsOUT" value="128" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIP21affine.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBand21affine_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine" as="KBand21affine" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 12 starting:KBand21affine "submodules/KBandIP21"</message>
   <message level="Info" culprit="KBand21affine"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>KBand21affine</b> "<b>KBand21affine</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:16.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem_LW.s1&apos; start=&apos;0x0&apos; end=&apos;0x10000&apos; /&gt;&lt;slave name=&apos;DDR.s0&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=4096,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:16.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=4096,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:16.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=13,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="KBandIPsubAffine:.:KBandInput_1"
   kind="altera_msgdma"
   version="16.1"
   name="KBandIPsubAffine_KBandInput_1">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="4096" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem_LW.s1&apos; start=&apos;0x0&apos; end=&apos;0x10000&apos; /&gt;&lt;slave name=&apos;DDR.s0&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_KBandInput_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="KBandIPsubAffine" as="KBandInput_1" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 11 starting:altera_msgdma "submodules/KBandIPsubAffine_KBandInput_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="KBandInput_1"><![CDATA["<b>KBandInput_1</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="KBandInput_1"><![CDATA["<b>KBandInput_1</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="KBandInput_1"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_msgdma</b> "<b>KBandInput_1</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 93 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 92 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:16.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem_FPGA_Slave.s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;slave name=&apos;DDR.s0&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=128,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:16.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=128,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_write_master:16.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=16,BYTE_ENABLE_WIDTH_LOG2=4,DATA_WIDTH=128,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=20,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=16,NUMBER_OF_SYMBOLS_LOG2=4,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="KBandIPsubAffine:.:KBandOutput"
   kind="altera_msgdma"
   version="16.1"
   name="KBandIPsubAffine_KBandOutput">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="128" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="524288" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem_FPGA_Slave.s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;slave name=&apos;DDR.s0&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_KBandOutput.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="KBandIPsubAffine" as="KBandOutput" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 12 starting:altera_msgdma "submodules/KBandIPsubAffine_KBandOutput"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="KBandOutput"><![CDATA["<b>KBandOutput</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="KBandOutput"><![CDATA["<b>KBandOutput</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="KBandOutput"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_msgdma</b> "<b>KBandOutput</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 93 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 90 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>KBandOutput</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=KBandIPsubAffine_onchip_mem_FPGA_Slave,blockType=AUTO,copyInitFile=false,dataWidth=128,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=KBandIPsubAffine_onchip_mem_FPGA_Slave.hex,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_addr_width2=14,derived_set_data_width=128,derived_set_data_width2=128,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=262144,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="KBandIPsubAffine:.:onchip_mem_FPGA_Slave"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="KBandIPsubAffine_onchip_mem_FPGA_Slave">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="KBandIPsubAffine_onchip_mem_FPGA_Slave" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="14" />
  <parameter name="dataWidth" value="128" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="14" />
  <parameter
     name="derived_init_file_name"
     value="KBandIPsubAffine_onchip_mem_FPGA_Slave.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="128" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="128" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="262144" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine" as="onchip_mem_FPGA_Slave" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 11 starting:altera_avalon_onchip_memory2 "submodules/KBandIPsubAffine_onchip_mem_FPGA_Slave"</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave">Starting RTL generation for module 'KBandIPsubAffine_onchip_mem_FPGA_Slave'</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=KBandIPsubAffine_onchip_mem_FPGA_Slave --dir=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0003_onchip_mem_FPGA_Slave_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0003_onchip_mem_FPGA_Slave_gen//KBandIPsubAffine_onchip_mem_FPGA_Slave_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave">Done RTL generation for module 'KBandIPsubAffine_onchip_mem_FPGA_Slave'</message>
   <message level="Info" culprit="onchip_mem_FPGA_Slave"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem_FPGA_Slave</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=KBandIPsubAffine_onchip_mem_LW,blockType=AUTO,copyInitFile=false,dataWidth=128,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=KBandIPsubAffine_onchip_mem_LW.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_addr_width2=12,derived_set_data_width=128,derived_set_data_width2=128,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="KBandIPsubAffine:.:onchip_mem_LW"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="KBandIPsubAffine_onchip_mem_LW">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="KBandIPsubAffine_onchip_mem_LW" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="128" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter
     name="derived_init_file_name"
     value="KBandIPsubAffine_onchip_mem_LW.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="128" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="128" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="65536" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_LW.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_onchip_mem_LW.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine" as="onchip_mem_LW" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/KBandIPsubAffine_onchip_mem_LW"</message>
   <message level="Info" culprit="onchip_mem_LW">Starting RTL generation for module 'KBandIPsubAffine_onchip_mem_LW'</message>
   <message level="Info" culprit="onchip_mem_LW">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=KBandIPsubAffine_onchip_mem_LW --dir=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0004_onchip_mem_LW_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0004_onchip_mem_LW_gen//KBandIPsubAffine_onchip_mem_LW_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_mem_LW">Done RTL generation for module 'KBandIPsubAffine_onchip_mem_LW'</message>
   <message level="Info" culprit="onchip_mem_LW"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem_LW</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=200000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="KBandIPsubAffine:.:pio_0"
   kind="altera_avalon_pio"
   version="16.1"
   name="KBandIPsubAffine_pio_0">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="200000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_pio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine" as="pio_0" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 9 starting:altera_avalon_pio "submodules/KBandIPsubAffine_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'KBandIPsubAffine_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=KBandIPsubAffine_pio_0 --dir=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7821_5898072413808492211.dir/0005_pio_0_gen//KBandIPsubAffine_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'KBandIPsubAffine_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_LW_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {SYNC_RESET} {0};add_instance {KBandInput_1_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {SYNC_RESET} {0};add_instance {KBandOutput_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_DATA_W} {128};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {SYNC_RESET} {0};add_instance {mm_bridge_FPGA_Slave_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {SYNC_RESET} {0};add_instance {KBandOutput_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {KBandOutput_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandOutput_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READ} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandOutput_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KBandInput_1_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READ} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KBandOutput_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KBandInput_1_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_mem_LW_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DDR_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR_s0_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {DDR_s0_translator} {AV_DATA_W} {128};set_instance_parameter_value {DDR_s0_translator} {UAV_DATA_W} {128};set_instance_parameter_value {DDR_s0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR_s0_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {DDR_s0_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {DDR_s0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {DDR_s0_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {DDR_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {DDR_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READ} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DDR_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR_s0_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {DDR_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DDR_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {DDR_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_mem_FPGA_Slave_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_LW_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_QOS_H} {91};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_QOS_L} {91};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KBandOutput_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010040&quot;
   end=&quot;0x00000000000010060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;KBandInput_1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;KBandOutput_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010080&quot;
   end=&quot;0x00000000000010090&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010060&quot;
   end=&quot;0x00000000000010070&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000100e0&quot;
   end=&quot;0x000000000000100f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_LW_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ID} {3};set_instance_parameter_value {mm_bridge_LW_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_LW_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_LW_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {USE_WRITERESPONSE} {0};add_instance {KBandInput_1_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_QOS_H} {91};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_QOS_L} {91};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {KBandInput_1_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ID} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {KBandInput_1_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {KBandInput_1_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {KBandOutput_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_QOS_H} {199};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_QOS_L} {199};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_SIDEBAND_H} {197};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_SIDEBAND_L} {197};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {196};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {196};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_CACHE_H} {213};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_CACHE_L} {210};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_THREAD_ID_H} {206};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_THREAD_ID_L} {206};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_H} {127};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {KBandOutput_mm_write_agent} {ST_DATA_W} {219};set_instance_parameter_value {KBandOutput_mm_write_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_mm_write_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandOutput_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {KBandOutput_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {ID} {1};set_instance_parameter_value {KBandOutput_mm_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {KBandOutput_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {KBandOutput_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {mm_bridge_FPGA_Slave_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_QOS_H} {127};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_QOS_L} {127};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_SIDEBAND_H} {125};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_SIDEBAND_L} {125};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_SIDEBAND_H} {124};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_SIDEBAND_L} {124};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_TYPE_H} {123};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_TYPE_L} {122};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_CACHE_H} {141};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_CACHE_L} {138};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_SIZE_H} {121};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_SIZE_L} {119};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_EXCLUSIVE} {108};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_LOCK} {107};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BEGIN_BURST} {126};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_PROTECTION_H} {137};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_PROTECTION_L} {135};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURSTWRAP_H} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURSTWRAP_L} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTE_CNT_H} {117};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTE_CNT_L} {109};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_H} {102};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_COMPRESSED_READ} {103};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_POSTED} {104};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_WRITE} {105};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_READ} {106};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_SRC_ID_L} {128};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DEST_ID_H} {133};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ST_DATA_W} {147};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ID} {2};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {USE_WRITERESPONSE} {0};add_instance {KBandOutput_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandOutput_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {KBandOutput_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandOutput_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandOutput_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {KBandOutput_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandOutput_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {KBandOutput_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandOutput_csr_agent} {ID} {3};set_instance_parameter_value {KBandOutput_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_agent} {ECC_ENABLE} {0};add_instance {KBandOutput_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KBandInput_1_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandInput_1_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {KBandInput_1_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {ID} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {ECC_ENABLE} {0};add_instance {KBandInput_1_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KBandOutput_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ID} {4};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {KBandOutput_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KBandInput_1_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {KBandInput_1_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_mem_LW_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_LW_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_LW_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_LW_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {onchip_mem_LW_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ID} {6};set_instance_parameter_value {onchip_mem_LW_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_mem_LW_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_0_s1_agent} {ID} {7};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {DDR_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR_s0_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {DDR_s0_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {DDR_s0_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {DDR_s0_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {DDR_s0_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {DDR_s0_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {DDR_s0_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {DDR_s0_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {DDR_s0_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {DDR_s0_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {DDR_s0_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {DDR_s0_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {DDR_s0_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {DDR_s0_agent} {PKT_DATA_H} {127};set_instance_parameter_value {DDR_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {DDR_s0_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {DDR_s0_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {DDR_s0_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {DDR_s0_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {DDR_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR_s0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {DDR_s0_agent} {ST_DATA_W} {219};set_instance_parameter_value {DDR_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR_s0_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {DDR_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {DDR_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR_s0_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {DDR_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR_s0_agent} {ID} {0};set_instance_parameter_value {DDR_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR_s0_agent} {ECC_ENABLE} {0};add_instance {DDR_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_mem_FPGA_Slave_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ID} {5};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 1 3 2 4 7 };set_instance_parameter_value {router} {CHANNEL_ID} {010000 000010 000001 001000 000100 100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both write write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000 0x10040 0x10060 0x10080 0x100e0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 0x10020 0x10060 0x10070 0x10090 0x100f0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {66};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router} {PKT_TRANS_READ} {70};set_instance_parameter_value {router} {ST_DATA_W} {111};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {6 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x40000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000 0x80000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {66};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {5 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x40000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 0x80000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {174};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_002} {ST_DATA_W} {219};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {102};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {137};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {135};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {133};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {105};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {106};set_instance_parameter_value {router_003} {ST_DATA_W} {147};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {3 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {66};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {3 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {66};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_005} {ST_DATA_W} {111};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {174};set_instance_parameter_value {router_006} {PKT_ADDR_L} {144};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_006} {ST_DATA_W} {219};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {3 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {174};set_instance_parameter_value {router_007} {PKT_ADDR_L} {144};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_007} {ST_DATA_W} {219};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {3 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {174};set_instance_parameter_value {router_008} {PKT_ADDR_L} {144};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_008} {ST_DATA_W} {219};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {3 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {66};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_009} {ST_DATA_W} {111};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {174};set_instance_parameter_value {router_010} {PKT_ADDR_L} {144};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_010} {ST_DATA_W} {219};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {174};set_instance_parameter_value {router_011} {PKT_ADDR_L} {144};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_011} {ST_DATA_W} {219};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_LW_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_SRC_ID_L} {92};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {REORDER} {0};add_instance {KBandInput_1_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {219};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {219};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {107};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};add_instance {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {102};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {117};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {109};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {103};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {105};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {121};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {119};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {108};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {123};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {122};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {102};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {117};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {109};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {103};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {121};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {119};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {108};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {123};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {122};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_LW_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_LW_m0_translator.avalon_universal_master_0} {mm_bridge_LW_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_LW_m0_translator.avalon_universal_master_0/mm_bridge_LW_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_LW_m0_translator.avalon_universal_master_0/mm_bridge_LW_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_LW_m0_translator.avalon_universal_master_0/mm_bridge_LW_m0_agent.av} {defaultConnection} {false};add_connection {KBandInput_1_mm_read_translator.avalon_universal_master_0} {KBandInput_1_mm_read_agent.av} {avalon};set_connection_parameter_value {KBandInput_1_mm_read_translator.avalon_universal_master_0/KBandInput_1_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {KBandInput_1_mm_read_translator.avalon_universal_master_0/KBandInput_1_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {KBandInput_1_mm_read_translator.avalon_universal_master_0/KBandInput_1_mm_read_agent.av} {defaultConnection} {false};add_connection {KBandOutput_mm_write_translator.avalon_universal_master_0} {KBandOutput_mm_write_agent.av} {avalon};set_connection_parameter_value {KBandOutput_mm_write_translator.avalon_universal_master_0/KBandOutput_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {KBandOutput_mm_write_translator.avalon_universal_master_0/KBandOutput_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {KBandOutput_mm_write_translator.avalon_universal_master_0/KBandOutput_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {KBandOutput_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/KBandOutput_mm_write_agent.rp} {qsys_mm.response};add_connection {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0} {mm_bridge_FPGA_Slave_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0/mm_bridge_FPGA_Slave_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0/mm_bridge_FPGA_Slave_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0/mm_bridge_FPGA_Slave_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {mm_bridge_FPGA_Slave_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/mm_bridge_FPGA_Slave_m0_agent.rp} {qsys_mm.response};add_connection {KBandOutput_csr_agent.m0} {KBandOutput_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandOutput_csr_agent.m0/KBandOutput_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandOutput_csr_agent.m0/KBandOutput_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandOutput_csr_agent.m0/KBandOutput_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandOutput_csr_agent.rf_source} {KBandOutput_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandOutput_csr_agent_rsp_fifo.out} {KBandOutput_csr_agent.rf_sink} {avalon_streaming};add_connection {KBandOutput_csr_agent.rdata_fifo_src} {KBandOutput_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {KBandOutput_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/KBandOutput_csr_agent.cp} {qsys_mm.command};add_connection {KBandInput_1_csr_agent.m0} {KBandInput_1_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandInput_1_csr_agent.m0/KBandInput_1_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandInput_1_csr_agent.m0/KBandInput_1_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandInput_1_csr_agent.m0/KBandInput_1_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandInput_1_csr_agent.rf_source} {KBandInput_1_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandInput_1_csr_agent_rsp_fifo.out} {KBandInput_1_csr_agent.rf_sink} {avalon_streaming};add_connection {KBandInput_1_csr_agent.rdata_fifo_src} {KBandInput_1_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {KBandInput_1_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/KBandInput_1_csr_agent.cp} {qsys_mm.command};add_connection {KBandOutput_descriptor_slave_agent.m0} {KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandOutput_descriptor_slave_agent.m0/KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandOutput_descriptor_slave_agent.m0/KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandOutput_descriptor_slave_agent.m0/KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandOutput_descriptor_slave_agent.rf_source} {KBandOutput_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandOutput_descriptor_slave_agent_rsp_fifo.out} {KBandOutput_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {KBandOutput_descriptor_slave_agent.rdata_fifo_src} {KBandOutput_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {KBandOutput_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/KBandOutput_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {KBandInput_1_descriptor_slave_agent.m0} {KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandInput_1_descriptor_slave_agent.m0/KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandInput_1_descriptor_slave_agent.m0/KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandInput_1_descriptor_slave_agent.m0/KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandInput_1_descriptor_slave_agent.rf_source} {KBandInput_1_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandInput_1_descriptor_slave_agent_rsp_fifo.out} {KBandInput_1_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {KBandInput_1_descriptor_slave_agent.rdata_fifo_src} {KBandInput_1_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {KBandInput_1_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/KBandInput_1_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {onchip_mem_LW_s1_agent.m0} {onchip_mem_LW_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_mem_LW_s1_agent.m0/onchip_mem_LW_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_mem_LW_s1_agent.m0/onchip_mem_LW_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_mem_LW_s1_agent.m0/onchip_mem_LW_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_mem_LW_s1_agent.rf_source} {onchip_mem_LW_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_mem_LW_s1_agent_rsp_fifo.out} {onchip_mem_LW_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_mem_LW_s1_agent.rdata_fifo_src} {onchip_mem_LW_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {onchip_mem_LW_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_mem_LW_s1_agent.cp} {qsys_mm.command};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {DDR_s0_agent.m0} {DDR_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR_s0_agent.m0/DDR_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR_s0_agent.m0/DDR_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR_s0_agent.m0/DDR_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR_s0_agent.rf_source} {DDR_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR_s0_agent_rsp_fifo.out} {DDR_s0_agent.rf_sink} {avalon_streaming};add_connection {DDR_s0_agent.rdata_fifo_src} {DDR_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {DDR_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/DDR_s0_agent.cp} {qsys_mm.command};add_connection {onchip_mem_FPGA_Slave_s1_agent.m0} {onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_mem_FPGA_Slave_s1_agent.m0/onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_mem_FPGA_Slave_s1_agent.m0/onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_mem_FPGA_Slave_s1_agent.m0/onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_mem_FPGA_Slave_s1_agent.rf_source} {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.out} {onchip_mem_FPGA_Slave_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_mem_FPGA_Slave_s1_agent.rdata_fifo_src} {onchip_mem_FPGA_Slave_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {onchip_mem_FPGA_Slave_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/onchip_mem_FPGA_Slave_s1_agent.cp} {qsys_mm.command};add_connection {mm_bridge_LW_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {KBandOutput_mm_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {KBandOutput_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {mm_bridge_FPGA_Slave_m0_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_FPGA_Slave_m0_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {KBandOutput_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {KBandOutput_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {KBandInput_1_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {KBandOutput_descriptor_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {KBandOutput_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {KBandInput_1_descriptor_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {onchip_mem_LW_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {onchip_mem_LW_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {pio_0_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {DDR_s0_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {DDR_s0_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {onchip_mem_FPGA_Slave_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {onchip_mem_FPGA_Slave_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_LW_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_LW_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_LW_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_LW_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_LW_m0_limiter.rsp_src} {mm_bridge_LW_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_limiter.rsp_src/mm_bridge_LW_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {KBandInput_1_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/KBandInput_1_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {KBandInput_1_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/KBandInput_1_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {KBandInput_1_mm_read_limiter.rsp_src} {KBandInput_1_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_limiter.rsp_src/KBandInput_1_mm_read_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {cmd_demux.src2} {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.src} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.src} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.src/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.src} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.src/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.src} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.src} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.src/cmd_mux_007.sink1} {qsys_mm.command};add_connection {rsp_demux_002.src0} {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.src} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.src/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.src} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src1} {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.src} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.src/rsp_mux_003.sink0} {qsys_mm.response};add_connection {mm_bridge_LW_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {KBandInput_1_mm_read_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_mm_write_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_FPGA_Slave_m0_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_csr_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_csr_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_mm_write_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_FPGA_Slave_m0_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_csr_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_csr_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_limiter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_mm_write_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_FPGA_Slave_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_mm_write_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_FPGA_Slave_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_LW_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_LW_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_LW_reset_reset_bridge.in_reset};add_interface {KBandInput_1_mm_read} {avalon} {slave};set_interface_property {KBandInput_1_mm_read} {EXPORT_OF} {KBandInput_1_mm_read_translator.avalon_anti_master_0};add_interface {KBandOutput_mm_write} {avalon} {slave};set_interface_property {KBandOutput_mm_write} {EXPORT_OF} {KBandOutput_mm_write_translator.avalon_anti_master_0};add_interface {mm_bridge_FPGA_Slave_m0} {avalon} {slave};set_interface_property {mm_bridge_FPGA_Slave_m0} {EXPORT_OF} {mm_bridge_FPGA_Slave_m0_translator.avalon_anti_master_0};add_interface {mm_bridge_LW_m0} {avalon} {slave};set_interface_property {mm_bridge_LW_m0} {EXPORT_OF} {mm_bridge_LW_m0_translator.avalon_anti_master_0};add_interface {DDR_s0} {avalon} {master};set_interface_property {DDR_s0} {EXPORT_OF} {DDR_s0_translator.avalon_anti_slave_0};add_interface {KBandInput_1_csr} {avalon} {master};set_interface_property {KBandInput_1_csr} {EXPORT_OF} {KBandInput_1_csr_translator.avalon_anti_slave_0};add_interface {KBandInput_1_descriptor_slave} {avalon} {master};set_interface_property {KBandInput_1_descriptor_slave} {EXPORT_OF} {KBandInput_1_descriptor_slave_translator.avalon_anti_slave_0};add_interface {KBandOutput_csr} {avalon} {master};set_interface_property {KBandOutput_csr} {EXPORT_OF} {KBandOutput_csr_translator.avalon_anti_slave_0};add_interface {KBandOutput_descriptor_slave} {avalon} {master};set_interface_property {KBandOutput_descriptor_slave} {EXPORT_OF} {KBandOutput_descriptor_slave_translator.avalon_anti_slave_0};add_interface {onchip_mem_FPGA_Slave_s1} {avalon} {master};set_interface_property {onchip_mem_FPGA_Slave_s1} {EXPORT_OF} {onchip_mem_FPGA_Slave_s1_translator.avalon_anti_slave_0};add_interface {onchip_mem_LW_s1} {avalon} {master};set_interface_property {onchip_mem_LW_s1} {EXPORT_OF} {onchip_mem_LW_s1_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR.s0} {0};set_module_assignment {interconnect_id.KBandInput_1.csr} {1};set_module_assignment {interconnect_id.KBandInput_1.descriptor_slave} {2};set_module_assignment {interconnect_id.KBandInput_1.mm_read} {0};set_module_assignment {interconnect_id.KBandOutput.csr} {3};set_module_assignment {interconnect_id.KBandOutput.descriptor_slave} {4};set_module_assignment {interconnect_id.KBandOutput.mm_write} {1};set_module_assignment {interconnect_id.mm_bridge_FPGA_Slave.m0} {2};set_module_assignment {interconnect_id.mm_bridge_LW.m0} {3};set_module_assignment {interconnect_id.onchip_mem_FPGA_Slave.s1} {5};set_module_assignment {interconnect_id.onchip_mem_LW.s1} {6};set_module_assignment {interconnect_id.pio_0.s1} {7};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=17,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=16,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=5,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=9,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KBandOutput_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010040&quot;
   end=&quot;0x00000000000010060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;KBandInput_1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;KBandOutput_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010080&quot;
   end=&quot;0x00000000000010090&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010060&quot;
   end=&quot;0x00000000000010070&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000100e0&quot;
   end=&quot;0x000000000000100f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=88,PKT_ADDR_SIDEBAND_L=88,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BURST_TYPE_H=87,PKT_BURST_TYPE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=89,PKT_DATA_SIDEBAND_L=89,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=91,PKT_QOS_L=91,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_EXCLUSIVE=72,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=88,PKT_ADDR_SIDEBAND_L=88,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BURST_TYPE_H=87,PKT_BURST_TYPE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=89,PKT_DATA_SIDEBAND_L=89,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=91,PKT_QOS_L=91,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_EXCLUSIVE=72,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_ADDR_SIDEBAND_H=196,PKT_ADDR_SIDEBAND_L=196,PKT_BEGIN_BURST=198,PKT_BURSTWRAP_H=190,PKT_BURSTWRAP_L=190,PKT_BURST_SIZE_H=193,PKT_BURST_SIZE_L=191,PKT_BURST_TYPE_H=195,PKT_BURST_TYPE_L=194,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=189,PKT_BYTE_CNT_L=181,PKT_CACHE_H=213,PKT_CACHE_L=210,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=197,PKT_DATA_SIDEBAND_L=197,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_QOS_H=199,PKT_QOS_L=199,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=202,PKT_SRC_ID_L=200,PKT_THREAD_ID_H=206,PKT_THREAD_ID_L=206,PKT_TRANS_COMPRESSED_READ=175,PKT_TRANS_EXCLUSIVE=180,PKT_TRANS_LOCK=179,PKT_TRANS_POSTED=176,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=219,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),PKT_ADDR_H=102,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=124,PKT_ADDR_SIDEBAND_L=124,PKT_BEGIN_BURST=126,PKT_BURSTWRAP_H=118,PKT_BURSTWRAP_L=118,PKT_BURST_SIZE_H=121,PKT_BURST_SIZE_L=119,PKT_BURST_TYPE_H=123,PKT_BURST_TYPE_L=122,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=117,PKT_BYTE_CNT_L=109,PKT_CACHE_H=141,PKT_CACHE_L=138,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=125,PKT_DATA_SIDEBAND_L=125,PKT_DEST_ID_H=133,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=146,PKT_ORI_BURST_SIZE_L=144,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_QOS_H=127,PKT_QOS_L=127,PKT_RESPONSE_STATUS_H=143,PKT_RESPONSE_STATUS_L=142,PKT_SRC_ID_H=130,PKT_SRC_ID_L=128,PKT_THREAD_ID_H=134,PKT_THREAD_ID_L=134,PKT_TRANS_COMPRESSED_READ=103,PKT_TRANS_EXCLUSIVE=108,PKT_TRANS_LOCK=107,PKT_TRANS_POSTED=104,PKT_TRANS_READ=106,PKT_TRANS_WRITE=105,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=147,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_BEGIN_BURST=198,PKT_BURSTWRAP_H=190,PKT_BURSTWRAP_L=190,PKT_BURST_SIZE_H=193,PKT_BURST_SIZE_L=191,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=189,PKT_BYTE_CNT_L=181,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=202,PKT_SRC_ID_L=200,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=175,PKT_TRANS_LOCK=179,PKT_TRANS_POSTED=176,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_BEGIN_BURST=198,PKT_BURSTWRAP_H=190,PKT_BURSTWRAP_L=190,PKT_BURST_SIZE_H=193,PKT_BURST_SIZE_L=191,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=189,PKT_BYTE_CNT_L=181,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=202,PKT_SRC_ID_L=200,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=175,PKT_TRANS_LOCK=179,PKT_TRANS_POSTED=176,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_BEGIN_BURST=198,PKT_BURSTWRAP_H=190,PKT_BURSTWRAP_L=190,PKT_BURST_SIZE_H=193,PKT_BURST_SIZE_L=191,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=189,PKT_BYTE_CNT_L=181,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=202,PKT_SRC_ID_L=200,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=175,PKT_TRANS_LOCK=179,PKT_TRANS_POSTED=176,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=256,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_BEGIN_BURST=198,PKT_BURSTWRAP_H=190,PKT_BURSTWRAP_L=190,PKT_BURST_SIZE_H=193,PKT_BURST_SIZE_L=191,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=189,PKT_BYTE_CNT_L=181,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=202,PKT_SRC_ID_L=200,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=175,PKT_TRANS_LOCK=179,PKT_TRANS_POSTED=176,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_BEGIN_BURST=198,PKT_BURSTWRAP_H=190,PKT_BURSTWRAP_L=190,PKT_BURST_SIZE_H=193,PKT_BURST_SIZE_L=191,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=189,PKT_BYTE_CNT_L=181,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=202,PKT_SRC_ID_L=200,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=175,PKT_TRANS_LOCK=179,PKT_TRANS_POSTED=176,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=010000,000010,000001,001000,000100,100000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,1,3,2,4,7,END_ADDRESS=0x10000,0x10020,0x10060,0x10070,0x10090,0x100f0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=6:010000:0x0:0x10000:both:1:0:0:1,1:000010:0x10000:0x10020:both:1:0:0:1,3:000001:0x10040:0x10060:both:1:0:0:1,2:001000:0x10060:0x10070:write:1:0:0:1,4:000100:0x10080:0x10090:write:1:0:0:1,7:100000:0x100e0:0x100f0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000,0x10040,0x10060,0x10080,0x100e0,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,write,write,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,0,END_ADDRESS=0x10000,0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=6:01:0x0:0x10000:both:1:0:0:1,0:10:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,0,END_ADDRESS=0x40000,0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=5:10:0x0:0x40000:both:1:0:0:1,0:01:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x40000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=102,PKT_ADDR_L=72,PKT_DEST_ID_H=133,PKT_DEST_ID_L=131,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_TRANS_READ=106,PKT_TRANS_WRITE=105,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x0:0x40000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=147,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=read,write)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=write,both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_POSTED=68,PKT_TRANS_WRITE=69,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=8)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_POSTED=68,PKT_TRANS_WRITE=69,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=8)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=8)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=8)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=107,ST_CHANNEL_W=8,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=102,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=118,IN_PKT_BURSTWRAP_L=118,IN_PKT_BURST_SIZE_H=121,IN_PKT_BURST_SIZE_L=119,IN_PKT_BURST_TYPE_H=123,IN_PKT_BURST_TYPE_L=122,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=117,IN_PKT_BYTE_CNT_L=109,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=103,IN_PKT_TRANS_EXCLUSIVE=108,IN_PKT_TRANS_WRITE=105,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=174,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=190,IN_PKT_BURSTWRAP_L=190,IN_PKT_BURST_SIZE_H=193,IN_PKT_BURST_SIZE_L=191,IN_PKT_BURST_TYPE_H=195,IN_PKT_BURST_TYPE_L=194,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=189,IN_PKT_BYTE_CNT_L=181,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=175,IN_PKT_TRANS_EXCLUSIVE=180,IN_PKT_TRANS_WRITE=177,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=66,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=73,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=67,OUT_PKT_TRANS_EXCLUSIVE=72,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=174,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=190,IN_PKT_BURSTWRAP_L=190,IN_PKT_BURST_SIZE_H=193,IN_PKT_BURST_SIZE_L=191,IN_PKT_BURST_TYPE_H=195,IN_PKT_BURST_TYPE_L=194,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=189,IN_PKT_BYTE_CNT_L=181,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=175,IN_PKT_TRANS_EXCLUSIVE=180,IN_PKT_TRANS_WRITE=177,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=66,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=73,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=67,OUT_PKT_TRANS_EXCLUSIVE=72,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=174,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=190,IN_PKT_BURSTWRAP_L=190,IN_PKT_BURST_SIZE_H=193,IN_PKT_BURST_SIZE_L=191,IN_PKT_BURST_TYPE_H=195,IN_PKT_BURST_TYPE_L=194,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=189,IN_PKT_BYTE_CNT_L=181,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=175,IN_PKT_TRANS_EXCLUSIVE=180,IN_PKT_TRANS_WRITE=177,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=66,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=73,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=67,OUT_PKT_TRANS_EXCLUSIVE=72,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=174,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=190,IN_PKT_BURSTWRAP_L=190,IN_PKT_BURST_SIZE_H=193,IN_PKT_BURST_SIZE_L=191,IN_PKT_BURST_TYPE_H=195,IN_PKT_BURST_TYPE_L=194,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=189,IN_PKT_BYTE_CNT_L=181,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=175,IN_PKT_TRANS_EXCLUSIVE=180,IN_PKT_TRANS_WRITE=177,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=66,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=73,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=67,OUT_PKT_TRANS_EXCLUSIVE=72,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=174,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=190,IN_PKT_BURSTWRAP_L=190,IN_PKT_BURST_SIZE_H=193,IN_PKT_BURST_SIZE_L=191,IN_PKT_BURST_TYPE_H=195,IN_PKT_BURST_TYPE_L=194,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=189,IN_PKT_BYTE_CNT_L=181,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=175,IN_PKT_TRANS_EXCLUSIVE=180,IN_PKT_TRANS_WRITE=177,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=66,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=73,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=67,OUT_PKT_TRANS_EXCLUSIVE=72,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=174,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=190,IN_PKT_BURSTWRAP_L=190,IN_PKT_BURST_SIZE_H=193,IN_PKT_BURST_SIZE_L=191,IN_PKT_BURST_TYPE_H=195,IN_PKT_BURST_TYPE_L=194,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=189,IN_PKT_BYTE_CNT_L=181,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=175,IN_PKT_TRANS_EXCLUSIVE=180,IN_PKT_TRANS_WRITE=177,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=102,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=121,OUT_PKT_BURST_SIZE_L=119,OUT_PKT_BURST_TYPE_H=123,OUT_PKT_BURST_TYPE_L=122,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=117,OUT_PKT_BYTE_CNT_L=109,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=103,OUT_PKT_TRANS_EXCLUSIVE=108,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=200000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_LW_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_LW_m0_translator} {SYNC_RESET} {0};add_instance {KBandInput_1_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandInput_1_mm_read_translator} {SYNC_RESET} {0};add_instance {KBandOutput_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_DATA_W} {128};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandOutput_mm_write_translator} {SYNC_RESET} {0};add_instance {mm_bridge_FPGA_Slave_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_translator} {SYNC_RESET} {0};add_instance {KBandOutput_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {KBandOutput_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandOutput_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READ} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandOutput_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandOutput_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandOutput_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KBandInput_1_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READ} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandInput_1_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KBandOutput_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KBandInput_1_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_mem_LW_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_mem_LW_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DDR_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR_s0_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {DDR_s0_translator} {AV_DATA_W} {128};set_instance_parameter_value {DDR_s0_translator} {UAV_DATA_W} {128};set_instance_parameter_value {DDR_s0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR_s0_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {DDR_s0_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {DDR_s0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {DDR_s0_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {DDR_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {DDR_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READ} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DDR_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {DDR_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR_s0_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {DDR_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DDR_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {DDR_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_mem_FPGA_Slave_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_LW_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_QOS_H} {91};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_QOS_L} {91};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {mm_bridge_LW_m0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KBandOutput_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010040&quot;
   end=&quot;0x00000000000010060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;KBandInput_1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;KBandOutput_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010080&quot;
   end=&quot;0x00000000000010090&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010060&quot;
   end=&quot;0x00000000000010070&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000100e0&quot;
   end=&quot;0x000000000000100f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_LW_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_LW_m0_agent} {ID} {3};set_instance_parameter_value {mm_bridge_LW_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_LW_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_LW_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_LW_m0_agent} {USE_WRITERESPONSE} {0};add_instance {KBandInput_1_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_QOS_H} {91};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_QOS_L} {91};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandInput_1_mm_read_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {KBandInput_1_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {KBandInput_1_mm_read_agent} {ID} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {KBandInput_1_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {KBandInput_1_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {KBandOutput_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_QOS_H} {199};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_QOS_L} {199};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_SIDEBAND_H} {197};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_SIDEBAND_L} {197};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {196};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {196};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_CACHE_H} {213};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_CACHE_L} {210};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_THREAD_ID_H} {206};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_THREAD_ID_L} {206};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_H} {127};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {KBandOutput_mm_write_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {KBandOutput_mm_write_agent} {ST_DATA_W} {219};set_instance_parameter_value {KBandOutput_mm_write_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_mm_write_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandOutput_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {KBandOutput_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {ID} {1};set_instance_parameter_value {KBandOutput_mm_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {KBandOutput_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {KBandOutput_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {mm_bridge_FPGA_Slave_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_QOS_H} {127};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_QOS_L} {127};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_SIDEBAND_H} {125};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_SIDEBAND_L} {125};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_SIDEBAND_H} {124};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_SIDEBAND_L} {124};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_TYPE_H} {123};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_TYPE_L} {122};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_CACHE_H} {141};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_CACHE_L} {138};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_SIZE_H} {121};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURST_SIZE_L} {119};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_EXCLUSIVE} {108};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_LOCK} {107};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BEGIN_BURST} {126};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_PROTECTION_H} {137};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_PROTECTION_L} {135};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURSTWRAP_H} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BURSTWRAP_L} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTE_CNT_H} {117};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTE_CNT_L} {109};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_H} {102};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_COMPRESSED_READ} {103};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_POSTED} {104};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_WRITE} {105};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_TRANS_READ} {106};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_SRC_ID_L} {128};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DEST_ID_H} {133};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ST_DATA_W} {147};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {ID} {2};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_agent} {USE_WRITERESPONSE} {0};add_instance {KBandOutput_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandOutput_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandOutput_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {KBandOutput_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandOutput_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandOutput_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {KBandOutput_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandOutput_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {KBandOutput_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandOutput_csr_agent} {ID} {3};set_instance_parameter_value {KBandOutput_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_csr_agent} {ECC_ENABLE} {0};add_instance {KBandOutput_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandOutput_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KBandInput_1_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandInput_1_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandInput_1_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {KBandInput_1_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {KBandInput_1_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {ID} {1};set_instance_parameter_value {KBandInput_1_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_csr_agent} {ECC_ENABLE} {0};add_instance {KBandInput_1_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandInput_1_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KBandOutput_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ID} {4};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {KBandOutput_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandOutput_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KBandInput_1_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {KBandInput_1_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KBandInput_1_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_mem_LW_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_LW_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_LW_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_LW_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {onchip_mem_LW_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ID} {6};set_instance_parameter_value {onchip_mem_LW_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_mem_LW_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_mem_LW_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_0_s1_agent} {ID} {7};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {DDR_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR_s0_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {DDR_s0_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {DDR_s0_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {DDR_s0_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {DDR_s0_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {DDR_s0_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {DDR_s0_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {DDR_s0_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {DDR_s0_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {DDR_s0_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {DDR_s0_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {DDR_s0_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {DDR_s0_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {DDR_s0_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {DDR_s0_agent} {PKT_DATA_H} {127};set_instance_parameter_value {DDR_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {DDR_s0_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {DDR_s0_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {DDR_s0_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {DDR_s0_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {DDR_s0_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {DDR_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR_s0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {DDR_s0_agent} {ST_DATA_W} {219};set_instance_parameter_value {DDR_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR_s0_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {DDR_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {DDR_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR_s0_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {DDR_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR_s0_agent} {ID} {0};set_instance_parameter_value {DDR_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR_s0_agent} {ECC_ENABLE} {0};add_instance {DDR_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_mem_FPGA_Slave_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BEGIN_BURST} {198};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_POSTED} {176};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_TRANS_READ} {178};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_SRC_ID_L} {200};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ID} {5};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 1 3 2 4 7 };set_instance_parameter_value {router} {CHANNEL_ID} {010000 000010 000001 001000 000100 100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both write write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000 0x10040 0x10060 0x10080 0x100e0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 0x10020 0x10060 0x10070 0x10090 0x100f0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {66};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router} {PKT_TRANS_READ} {70};set_instance_parameter_value {router} {ST_DATA_W} {111};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {6 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x40000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000 0x80000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {66};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {5 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x40000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 0x80000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {174};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_002} {ST_DATA_W} {219};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {102};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {137};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {135};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {133};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {105};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {106};set_instance_parameter_value {router_003} {ST_DATA_W} {147};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {3 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {66};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {3 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {66};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_005} {ST_DATA_W} {111};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {174};set_instance_parameter_value {router_006} {PKT_ADDR_L} {144};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_006} {ST_DATA_W} {219};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {3 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {174};set_instance_parameter_value {router_007} {PKT_ADDR_L} {144};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_007} {ST_DATA_W} {219};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {3 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {174};set_instance_parameter_value {router_008} {PKT_ADDR_L} {144};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_008} {ST_DATA_W} {219};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {3 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {66};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_009} {ST_DATA_W} {111};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {174};set_instance_parameter_value {router_010} {PKT_ADDR_L} {144};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_010} {ST_DATA_W} {219};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {174};set_instance_parameter_value {router_011} {PKT_ADDR_L} {144};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {177};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {178};set_instance_parameter_value {router_011} {ST_DATA_W} {219};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_LW_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_SRC_ID_L} {92};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_limiter} {REORDER} {0};add_instance {KBandInput_1_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_SRC_ID_L} {92};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {219};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {219};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {219};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {219};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {179};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {107};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};add_instance {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {102};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {117};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {109};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {103};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {105};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {118};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {121};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {119};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {108};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {123};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {122};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {174};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {174};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {189};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {181};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {175};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {177};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {190};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {193};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {191};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {180};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {195};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {194};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {102};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {117};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {109};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {103};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {121};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {119};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {108};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {123};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {122};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_LW_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_LW_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_LW_m0_translator.avalon_universal_master_0} {mm_bridge_LW_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_LW_m0_translator.avalon_universal_master_0/mm_bridge_LW_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_LW_m0_translator.avalon_universal_master_0/mm_bridge_LW_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_LW_m0_translator.avalon_universal_master_0/mm_bridge_LW_m0_agent.av} {defaultConnection} {false};add_connection {KBandInput_1_mm_read_translator.avalon_universal_master_0} {KBandInput_1_mm_read_agent.av} {avalon};set_connection_parameter_value {KBandInput_1_mm_read_translator.avalon_universal_master_0/KBandInput_1_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {KBandInput_1_mm_read_translator.avalon_universal_master_0/KBandInput_1_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {KBandInput_1_mm_read_translator.avalon_universal_master_0/KBandInput_1_mm_read_agent.av} {defaultConnection} {false};add_connection {KBandOutput_mm_write_translator.avalon_universal_master_0} {KBandOutput_mm_write_agent.av} {avalon};set_connection_parameter_value {KBandOutput_mm_write_translator.avalon_universal_master_0/KBandOutput_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {KBandOutput_mm_write_translator.avalon_universal_master_0/KBandOutput_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {KBandOutput_mm_write_translator.avalon_universal_master_0/KBandOutput_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {KBandOutput_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/KBandOutput_mm_write_agent.rp} {qsys_mm.response};add_connection {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0} {mm_bridge_FPGA_Slave_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0/mm_bridge_FPGA_Slave_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0/mm_bridge_FPGA_Slave_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_FPGA_Slave_m0_translator.avalon_universal_master_0/mm_bridge_FPGA_Slave_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {mm_bridge_FPGA_Slave_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/mm_bridge_FPGA_Slave_m0_agent.rp} {qsys_mm.response};add_connection {KBandOutput_csr_agent.m0} {KBandOutput_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandOutput_csr_agent.m0/KBandOutput_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandOutput_csr_agent.m0/KBandOutput_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandOutput_csr_agent.m0/KBandOutput_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandOutput_csr_agent.rf_source} {KBandOutput_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandOutput_csr_agent_rsp_fifo.out} {KBandOutput_csr_agent.rf_sink} {avalon_streaming};add_connection {KBandOutput_csr_agent.rdata_fifo_src} {KBandOutput_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {KBandOutput_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/KBandOutput_csr_agent.cp} {qsys_mm.command};add_connection {KBandInput_1_csr_agent.m0} {KBandInput_1_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandInput_1_csr_agent.m0/KBandInput_1_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandInput_1_csr_agent.m0/KBandInput_1_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandInput_1_csr_agent.m0/KBandInput_1_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandInput_1_csr_agent.rf_source} {KBandInput_1_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandInput_1_csr_agent_rsp_fifo.out} {KBandInput_1_csr_agent.rf_sink} {avalon_streaming};add_connection {KBandInput_1_csr_agent.rdata_fifo_src} {KBandInput_1_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {KBandInput_1_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/KBandInput_1_csr_agent.cp} {qsys_mm.command};add_connection {KBandOutput_descriptor_slave_agent.m0} {KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandOutput_descriptor_slave_agent.m0/KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandOutput_descriptor_slave_agent.m0/KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandOutput_descriptor_slave_agent.m0/KBandOutput_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandOutput_descriptor_slave_agent.rf_source} {KBandOutput_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandOutput_descriptor_slave_agent_rsp_fifo.out} {KBandOutput_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {KBandOutput_descriptor_slave_agent.rdata_fifo_src} {KBandOutput_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {KBandOutput_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/KBandOutput_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {KBandInput_1_descriptor_slave_agent.m0} {KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KBandInput_1_descriptor_slave_agent.m0/KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KBandInput_1_descriptor_slave_agent.m0/KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KBandInput_1_descriptor_slave_agent.m0/KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KBandInput_1_descriptor_slave_agent.rf_source} {KBandInput_1_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {KBandInput_1_descriptor_slave_agent_rsp_fifo.out} {KBandInput_1_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {KBandInput_1_descriptor_slave_agent.rdata_fifo_src} {KBandInput_1_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {KBandInput_1_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/KBandInput_1_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {onchip_mem_LW_s1_agent.m0} {onchip_mem_LW_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_mem_LW_s1_agent.m0/onchip_mem_LW_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_mem_LW_s1_agent.m0/onchip_mem_LW_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_mem_LW_s1_agent.m0/onchip_mem_LW_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_mem_LW_s1_agent.rf_source} {onchip_mem_LW_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_mem_LW_s1_agent_rsp_fifo.out} {onchip_mem_LW_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_mem_LW_s1_agent.rdata_fifo_src} {onchip_mem_LW_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {onchip_mem_LW_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_mem_LW_s1_agent.cp} {qsys_mm.command};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {DDR_s0_agent.m0} {DDR_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR_s0_agent.m0/DDR_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR_s0_agent.m0/DDR_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR_s0_agent.m0/DDR_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR_s0_agent.rf_source} {DDR_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR_s0_agent_rsp_fifo.out} {DDR_s0_agent.rf_sink} {avalon_streaming};add_connection {DDR_s0_agent.rdata_fifo_src} {DDR_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {DDR_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/DDR_s0_agent.cp} {qsys_mm.command};add_connection {onchip_mem_FPGA_Slave_s1_agent.m0} {onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_mem_FPGA_Slave_s1_agent.m0/onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_mem_FPGA_Slave_s1_agent.m0/onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_mem_FPGA_Slave_s1_agent.m0/onchip_mem_FPGA_Slave_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_mem_FPGA_Slave_s1_agent.rf_source} {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.out} {onchip_mem_FPGA_Slave_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_mem_FPGA_Slave_s1_agent.rdata_fifo_src} {onchip_mem_FPGA_Slave_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {onchip_mem_FPGA_Slave_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/onchip_mem_FPGA_Slave_s1_agent.cp} {qsys_mm.command};add_connection {mm_bridge_LW_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {KBandOutput_mm_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {KBandOutput_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {mm_bridge_FPGA_Slave_m0_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_FPGA_Slave_m0_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {KBandOutput_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {KBandOutput_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {KBandInput_1_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {KBandOutput_descriptor_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {KBandOutput_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {KBandInput_1_descriptor_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {onchip_mem_LW_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {onchip_mem_LW_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {pio_0_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {DDR_s0_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {DDR_s0_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {onchip_mem_FPGA_Slave_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {onchip_mem_FPGA_Slave_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_LW_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_LW_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_LW_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_LW_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_LW_m0_limiter.rsp_src} {mm_bridge_LW_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_limiter.rsp_src/mm_bridge_LW_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {KBandInput_1_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/KBandInput_1_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {KBandInput_1_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/KBandInput_1_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {KBandInput_1_mm_read_limiter.rsp_src} {KBandInput_1_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_limiter.rsp_src/KBandInput_1_mm_read_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {cmd_demux.src2} {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.src} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.src} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.src/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.src} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.src/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.src} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.src} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.src/cmd_mux_007.sink1} {qsys_mm.command};add_connection {rsp_demux_002.src0} {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.src} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.src/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.src} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src1} {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.src} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.src/rsp_mux_003.sink0} {qsys_mm.response};add_connection {mm_bridge_LW_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {KBandInput_1_mm_read_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_mm_write_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_FPGA_Slave_m0_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_csr_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_csr_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_translator.reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_mm_write_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_FPGA_Slave_m0_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_csr_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_csr_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_agent.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_limiter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_LW_reset_reset_bridge.out_reset} {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_mm_write_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_FPGA_Slave_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_mm_write_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_FPGA_Slave_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_LW_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_LW_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_LW_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_LW_reset_reset_bridge.in_reset};add_interface {KBandInput_1_mm_read} {avalon} {slave};set_interface_property {KBandInput_1_mm_read} {EXPORT_OF} {KBandInput_1_mm_read_translator.avalon_anti_master_0};add_interface {KBandOutput_mm_write} {avalon} {slave};set_interface_property {KBandOutput_mm_write} {EXPORT_OF} {KBandOutput_mm_write_translator.avalon_anti_master_0};add_interface {mm_bridge_FPGA_Slave_m0} {avalon} {slave};set_interface_property {mm_bridge_FPGA_Slave_m0} {EXPORT_OF} {mm_bridge_FPGA_Slave_m0_translator.avalon_anti_master_0};add_interface {mm_bridge_LW_m0} {avalon} {slave};set_interface_property {mm_bridge_LW_m0} {EXPORT_OF} {mm_bridge_LW_m0_translator.avalon_anti_master_0};add_interface {DDR_s0} {avalon} {master};set_interface_property {DDR_s0} {EXPORT_OF} {DDR_s0_translator.avalon_anti_slave_0};add_interface {KBandInput_1_csr} {avalon} {master};set_interface_property {KBandInput_1_csr} {EXPORT_OF} {KBandInput_1_csr_translator.avalon_anti_slave_0};add_interface {KBandInput_1_descriptor_slave} {avalon} {master};set_interface_property {KBandInput_1_descriptor_slave} {EXPORT_OF} {KBandInput_1_descriptor_slave_translator.avalon_anti_slave_0};add_interface {KBandOutput_csr} {avalon} {master};set_interface_property {KBandOutput_csr} {EXPORT_OF} {KBandOutput_csr_translator.avalon_anti_slave_0};add_interface {KBandOutput_descriptor_slave} {avalon} {master};set_interface_property {KBandOutput_descriptor_slave} {EXPORT_OF} {KBandOutput_descriptor_slave_translator.avalon_anti_slave_0};add_interface {onchip_mem_FPGA_Slave_s1} {avalon} {master};set_interface_property {onchip_mem_FPGA_Slave_s1} {EXPORT_OF} {onchip_mem_FPGA_Slave_s1_translator.avalon_anti_slave_0};add_interface {onchip_mem_LW_s1} {avalon} {master};set_interface_property {onchip_mem_LW_s1} {EXPORT_OF} {onchip_mem_LW_s1_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR.s0} {0};set_module_assignment {interconnect_id.KBandInput_1.csr} {1};set_module_assignment {interconnect_id.KBandInput_1.descriptor_slave} {2};set_module_assignment {interconnect_id.KBandInput_1.mm_read} {0};set_module_assignment {interconnect_id.KBandOutput.csr} {3};set_module_assignment {interconnect_id.KBandOutput.descriptor_slave} {4};set_module_assignment {interconnect_id.KBandOutput.mm_write} {1};set_module_assignment {interconnect_id.mm_bridge_FPGA_Slave.m0} {2};set_module_assignment {interconnect_id.mm_bridge_LW.m0} {3};set_module_assignment {interconnect_id.onchip_mem_FPGA_Slave.s1} {5};set_module_assignment {interconnect_id.onchip_mem_LW.s1} {6};set_module_assignment {interconnect_id.pio_0.s1} {7};" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="KBandIPsubAffine" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 8 starting:altera_mm_interconnect "submodules/KBandIPsubAffine_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>277</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.062s/0.099s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.036s/0.081s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.014s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>92</b> modules, <b>301</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 89 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_LW_m0_translator</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="KBandOutput_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>KBandOutput_csr_translator</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 77 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_LW_m0_agent</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 73 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="KBandOutput_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>KBandOutput_csr_agent</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 72 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="KBandOutput_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>KBandOutput_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 57 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 56 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 55 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 54 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 53 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 51 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 49 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 47 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 46 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 45 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_LW_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 43 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 42 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 41 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 40 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 39 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 37 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 35 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 31 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 29 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 23 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 22 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 21 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 20 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 19 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 7 starting:altera_avalon_st_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 1 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 6 starting:altera_avalon_st_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 0 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="KBandIPsubAffine:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 97 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>KBandIPsubAffine</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:16.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=4096,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only"
   instancePathKey="KBandIPsubAffine:.:KBandInput_1:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="16.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="4096" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_KBandInput_1" as="dispatcher_internal" />
  <instantiator instantiator="KBandIPsubAffine_KBandOutput" as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 93 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:16.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=13,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="KBandIPsubAffine:.:KBandInput_1:.:read_mstr_internal"
   kind="dma_read_master"
   version="16.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_KBandInput_1" as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 92 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>KBandInput_1</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:16.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=16,BYTE_ENABLE_WIDTH_LOG2=4,DATA_WIDTH=128,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=20,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=16,NUMBER_OF_SYMBOLS_LOG2=4,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="KBandIPsubAffine:.:KBandOutput:.:write_mstr_internal"
   kind="dma_write_master"
   version="16.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_KBandOutput" as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 90 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>KBandOutput</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=17,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:mm_bridge_LW_m0_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="mm_bridge_LW_m0_translator,KBandInput_1_mm_read_translator,KBandOutput_mm_write_translator,mm_bridge_FPGA_Slave_m0_translator" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 89 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_LW_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:KBandOutput_csr_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="KBandOutput_csr_translator,KBandInput_1_csr_translator,KBandOutput_descriptor_slave_translator,KBandInput_1_descriptor_slave_translator,onchip_mem_LW_s1_translator,pio_0_s1_translator,DDR_s0_translator,onchip_mem_FPGA_Slave_s1_translator" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="KBandOutput_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>KBandOutput_csr_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KBandOutput_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010040&quot;
   end=&quot;0x00000000000010060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;KBandInput_1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;KBandOutput_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010080&quot;
   end=&quot;0x00000000000010090&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;KBandInput_1_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010060&quot;
   end=&quot;0x00000000000010070&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_mem_LW_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000100e0&quot;
   end=&quot;0x000000000000100f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=88,PKT_ADDR_SIDEBAND_L=88,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BURST_TYPE_H=87,PKT_BURST_TYPE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=89,PKT_DATA_SIDEBAND_L=89,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=91,PKT_QOS_L=91,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_EXCLUSIVE=72,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:mm_bridge_LW_m0_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="mm_bridge_LW_m0_agent,KBandInput_1_mm_read_agent,KBandOutput_mm_write_agent,mm_bridge_FPGA_Slave_m0_agent" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 77 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_LW_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:KBandOutput_csr_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="KBandOutput_csr_agent,KBandInput_1_csr_agent,KBandOutput_descriptor_slave_agent,KBandInput_1_descriptor_slave_agent,onchip_mem_LW_s1_agent,pio_0_s1_agent,DDR_s0_agent,onchip_mem_FPGA_Slave_s1_agent" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 73 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="KBandOutput_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>KBandOutput_csr_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:KBandOutput_csr_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="KBandOutput_csr_agent_rsp_fifo,KBandInput_1_csr_agent_rsp_fifo,KBandOutput_descriptor_slave_agent_rsp_fifo,KBandInput_1_descriptor_slave_agent_rsp_fifo,onchip_mem_LW_s1_agent_rsp_fifo,pio_0_s1_agent_rsp_fifo,DDR_s0_agent_rsp_fifo,onchip_mem_FPGA_Slave_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 72 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="KBandOutput_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>KBandOutput_csr_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=010000,000010,000001,001000,000100,100000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,1,3,2,4,7,END_ADDRESS=0x10000,0x10020,0x10060,0x10070,0x10090,0x100f0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=6:010000:0x0:0x10000:both:1:0:0:1,1:000010:0x10000:0x10020:both:1:0:0:1,3:000001:0x10040:0x10060:both:1:0:0:1,2:001000:0x10060:0x10070:write:1:0:0:1,4:000100:0x10080:0x10090:write:1:0:0:1,7:100000:0x100e0:0x100f0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000,0x10040,0x10060,0x10080,0x100e0,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,write,write,both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x10000,0x10040,0x10060,0x10080,0x100e0" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="6:010000:0x0:0x10000:both:1:0:0:1,1:000010:0x10000:0x10020:both:1:0:0:1,3:000001:0x10040:0x10060:both:1:0:0:1,2:001000:0x10060:0x10070:write:1:0:0:1,4:000100:0x10080:0x10090:write:1:0:0:1,7:100000:0x100e0:0x100f0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010000,000010,000001,001000,000100,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,write,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter
     name="END_ADDRESS"
     value="0x10000,0x10020,0x10060,0x10070,0x10090,0x100f0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="6,1,3,2,4,7" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 57 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,0,END_ADDRESS=0x10000,0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=6:01:0x0:0x10000:both:1:0:0:1,0:10:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter name="START_ADDRESS" value="0x0,0x40000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="6:01:0x0:0x10000:both:1:0:0:1,0:10:0x40000000:0x80000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x10000,0x80000000" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="6,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 56 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,0,END_ADDRESS=0x40000,0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=5:10:0x0:0x40000:both:1:0:0:1,0:01:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="178" />
  <parameter name="START_ADDRESS" value="0x0,0x40000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:10:0x0:0x40000:both:1:0:0:1,0:01:0x40000000:0x80000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="174" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x40000,0x80000000" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="177" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="5,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 55 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x40000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=102,PKT_ADDR_L=72,PKT_DEST_ID_H=133,PKT_DEST_ID_L=131,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_TRANS_READ=106,PKT_TRANS_WRITE=105,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x0:0x40000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=147,TYPE_OF_TRANSACTION=both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="106" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="5:1:0x0:0x40000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="102" />
  <parameter name="PKT_DEST_ID_H" value="133" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="137" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="135" />
  <parameter name="PKT_TRANS_WRITE" value="105" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 54 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=111,TYPE_OF_TRANSACTION=both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="3:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="router_004,router_005,router_009" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 53 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="178" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="3:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="174" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="177" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="router_006,router_007" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 51 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="178" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="174" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="177" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 49 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_010"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_010">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="178" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="174" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="177" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router_010" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 47 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=174,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=203,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=178,PKT_TRANS_WRITE=177,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=8,ST_DATA_W=219,TYPE_OF_TRANSACTION=write,both"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:router_011"
   kind="altera_merlin_router"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_router_011">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="178" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="174" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="177" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="router_011" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 46 starting:altera_merlin_router "submodules/KBandIPsubAffine_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DEST_ID_H=97,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_POSTED=68,PKT_TRANS_WRITE=69,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=8,ST_DATA_W=111,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=8"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:mm_bridge_LW_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="mm_bridge_LW_m0_limiter,KBandInput_1_mm_read_limiter" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 45 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_LW_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_LW_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=8"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 43 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=8"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 42 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="cmd_demux_002,rsp_demux_004,rsp_demux_006,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 41 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=147,VALID_WIDTH=1"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 40 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 39 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="179" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 37 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="179" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="cmd_mux_004,cmd_mux_006,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 35 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 31 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=219,VALID_WIDTH=1"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 29 starting:altera_merlin_demultiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 23 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=8,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 22 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=179,ST_CHANNEL_W=8,ST_DATA_W=219,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="179" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 21 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=107,ST_CHANNEL_W=8,ST_DATA_W=147,USE_EXTERNAL_ARB=0"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:131) src_id(130:128) qos(127) begin_burst(126) data_sideband(125) addr_sideband(124) burst_type(123:122) burst_size(121:119) burstwrap(118) byte_cnt(117:109) trans_exclusive(108) trans_lock(107) trans_read(106) trans_write(105) trans_posted(104) trans_compressed_read(103) addr(102:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="107" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="KBandIPsubAffine_mm_interconnect_0" as="rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 20 starting:altera_merlin_multiplexer "submodules/KBandIPsubAffine_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=174,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=193,OUT_PKT_BURST_SIZE_L=191,OUT_PKT_BURST_TYPE_H=195,OUT_PKT_BURST_TYPE_L=194,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=189,OUT_PKT_BYTE_CNT_L=181,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=175,OUT_PKT_TRANS_EXCLUSIVE=180,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="218" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="216" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="110" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:203) src_id(202:200) qos(199) begin_burst(198) data_sideband(197) addr_sideband(196) burst_type(195:194) burst_size(193:191) burstwrap(190) byte_cnt(189:181) trans_exclusive(180) trans_lock(179) trans_read(178) trans_write(177) trans_posted(176) trans_compressed_read(175) addr(174:144) byteen(143:128) data(127:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:95) src_id(94:92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="108" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter,mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter,mm_bridge_LW_m0_to_onchip_mem_LW_s1_cmd_width_adapter,KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter,KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter,mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter,KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter,KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter,onchip_mem_LW_s1_to_mm_bridge_LW_m0_rsp_width_adapter,onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter,DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter,onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 19 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_005" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 7 starting:altera_avalon_st_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 1 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0"
     as="avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_006,avalon_st_adapter_007" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 6 starting:altera_avalon_st_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 0 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 1 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="KBandIPsubAffine:.:mm_interconnect_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="KBandIPsubAffine">queue size: 0 starting:error_adapter "submodules/KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
