# DDR3, DDR4, LPDDR3 Fabric Core Updates

-   Support for ZQCS command
-   Re-initialization enabled to restart DDR training
-   Fast simulation training IP
-   Removal of ODT activation setting on read
-   Support for CK/CA additive offset “0” value in the configurator for the DDR3/DDR4/LPDDR3 controller. Additionally, the Read ODT option has been removed from the configurator

**Parent topic:**[PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC](GUID-5A137013-E2A7-41AC-92A1-32885E70D782.md)

