FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 94;
0"NC";
1"Z7_SFP_SOUT_N";
2"CLK_Z7_PL_125M_B112_N";
3"Z7_PL_GTP_MGTRREF";
4"Z7_PL_GTP_MGTRREF";
5"Z7_SFP_SOUT_P";
6"V_Z7_1V2_MGTAVTT";
7"CLK_Z7_PL_125M_B112_P";
8"Z7_SFP_SIN_N";
9"Z7_SFP_SIN_P";
%"XC7Z015_1CLG485C"
"5","(-6150,4650)","0","kvm_matrix_lib","I1";
;
PIN_TEXT"MGTPTXN3_112"
VALUE"XC7Z015_1CLG485C"
CDS_LMAN_SYM_OUTLINE"-125,525,650,-125"
CDS_LIB"kvm_matrix_lib";
"Y4"0;
"AB3"0;
"Y6"8;
"AB7"0;
"Y8"0;
"AB9"0;
"U5"0;
"V5"0;
"U7"3;
"W4"0;
"AA3"0;
"W6"9;
"AA7"0;
"W8"0;
"AA9"0;
"V9"2;
"U9"7;
"AB5"0;
"AA5"0;
"Y2"1;
"W2"5;
%"R"
"1","(-5950,3800)","0","kvm_matrix_lib","I2";
;
$LOCATION"?"
VALUE"100"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CODE"07090231";
"A"4;
"B"6;
END.
