Fitter report for CORDIC
Thu Mar 10 20:40:32 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Mar 10 20:40:32 2016       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CORDIC                                      ;
; Top-level Entity Name              ; CORDIC                                      ;
; Family                             ; Cyclone III                                 ;
; Device                             ; EP3C16F484C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,587 / 15,408 ( 17 % )                     ;
;     Total combinational functions  ; 2,458 / 15,408 ( 16 % )                     ;
;     Dedicated logic registers      ; 1,029 / 15,408 ( 7 % )                      ;
; Total registers                    ; 1029                                        ;
; Total pins                         ; 129 / 347 ( 37 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 129 / 516,096 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 23 / 112 ( 21 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.9%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; result[31] ; Incomplete set of assignments ;
; result[30] ; Incomplete set of assignments ;
; result[29] ; Incomplete set of assignments ;
; result[28] ; Incomplete set of assignments ;
; result[27] ; Incomplete set of assignments ;
; result[26] ; Incomplete set of assignments ;
; result[25] ; Incomplete set of assignments ;
; result[24] ; Incomplete set of assignments ;
; result[23] ; Incomplete set of assignments ;
; result[22] ; Incomplete set of assignments ;
; result[21] ; Incomplete set of assignments ;
; result[20] ; Incomplete set of assignments ;
; result[19] ; Incomplete set of assignments ;
; result[18] ; Incomplete set of assignments ;
; result[17] ; Incomplete set of assignments ;
; result[16] ; Incomplete set of assignments ;
; result[15] ; Incomplete set of assignments ;
; result[14] ; Incomplete set of assignments ;
; result[13] ; Incomplete set of assignments ;
; result[12] ; Incomplete set of assignments ;
; result[11] ; Incomplete set of assignments ;
; result[10] ; Incomplete set of assignments ;
; result[9]  ; Incomplete set of assignments ;
; result[8]  ; Incomplete set of assignments ;
; result[7]  ; Incomplete set of assignments ;
; result[6]  ; Incomplete set of assignments ;
; result[5]  ; Incomplete set of assignments ;
; result[4]  ; Incomplete set of assignments ;
; result[3]  ; Incomplete set of assignments ;
; result[2]  ; Incomplete set of assignments ;
; result[1]  ; Incomplete set of assignments ;
; result[0]  ; Incomplete set of assignments ;
; theta[31]  ; Incomplete set of assignments ;
; testp1[31] ; Incomplete set of assignments ;
; testp1[30] ; Incomplete set of assignments ;
; testp1[29] ; Incomplete set of assignments ;
; testp1[28] ; Incomplete set of assignments ;
; testp1[27] ; Incomplete set of assignments ;
; testp1[26] ; Incomplete set of assignments ;
; testp1[25] ; Incomplete set of assignments ;
; testp1[24] ; Incomplete set of assignments ;
; testp1[23] ; Incomplete set of assignments ;
; testp1[22] ; Incomplete set of assignments ;
; testp1[21] ; Incomplete set of assignments ;
; testp1[20] ; Incomplete set of assignments ;
; testp1[19] ; Incomplete set of assignments ;
; testp1[18] ; Incomplete set of assignments ;
; testp1[17] ; Incomplete set of assignments ;
; testp1[16] ; Incomplete set of assignments ;
; testp1[15] ; Incomplete set of assignments ;
; testp1[14] ; Incomplete set of assignments ;
; testp1[13] ; Incomplete set of assignments ;
; testp1[12] ; Incomplete set of assignments ;
; testp1[11] ; Incomplete set of assignments ;
; testp1[10] ; Incomplete set of assignments ;
; testp1[9]  ; Incomplete set of assignments ;
; testp1[8]  ; Incomplete set of assignments ;
; testp1[7]  ; Incomplete set of assignments ;
; testp1[6]  ; Incomplete set of assignments ;
; testp1[5]  ; Incomplete set of assignments ;
; testp1[4]  ; Incomplete set of assignments ;
; testp1[3]  ; Incomplete set of assignments ;
; testp1[2]  ; Incomplete set of assignments ;
; testp1[1]  ; Incomplete set of assignments ;
; testp1[0]  ; Incomplete set of assignments ;
; testp2[31] ; Incomplete set of assignments ;
; testp2[30] ; Incomplete set of assignments ;
; testp2[29] ; Incomplete set of assignments ;
; testp2[28] ; Incomplete set of assignments ;
; testp2[27] ; Incomplete set of assignments ;
; testp2[26] ; Incomplete set of assignments ;
; testp2[25] ; Incomplete set of assignments ;
; testp2[24] ; Incomplete set of assignments ;
; testp2[23] ; Incomplete set of assignments ;
; testp2[22] ; Incomplete set of assignments ;
; testp2[21] ; Incomplete set of assignments ;
; testp2[20] ; Incomplete set of assignments ;
; testp2[19] ; Incomplete set of assignments ;
; testp2[18] ; Incomplete set of assignments ;
; testp2[17] ; Incomplete set of assignments ;
; testp2[16] ; Incomplete set of assignments ;
; testp2[15] ; Incomplete set of assignments ;
; testp2[14] ; Incomplete set of assignments ;
; testp2[13] ; Incomplete set of assignments ;
; testp2[12] ; Incomplete set of assignments ;
; testp2[11] ; Incomplete set of assignments ;
; testp2[10] ; Incomplete set of assignments ;
; testp2[9]  ; Incomplete set of assignments ;
; testp2[8]  ; Incomplete set of assignments ;
; testp2[7]  ; Incomplete set of assignments ;
; testp2[6]  ; Incomplete set of assignments ;
; testp2[5]  ; Incomplete set of assignments ;
; testp2[4]  ; Incomplete set of assignments ;
; testp2[3]  ; Incomplete set of assignments ;
; testp2[2]  ; Incomplete set of assignments ;
; testp2[1]  ; Incomplete set of assignments ;
; testp2[0]  ; Incomplete set of assignments ;
; theta[30]  ; Incomplete set of assignments ;
; theta[29]  ; Incomplete set of assignments ;
; theta[28]  ; Incomplete set of assignments ;
; theta[27]  ; Incomplete set of assignments ;
; theta[26]  ; Incomplete set of assignments ;
; theta[25]  ; Incomplete set of assignments ;
; theta[24]  ; Incomplete set of assignments ;
; theta[23]  ; Incomplete set of assignments ;
; theta[22]  ; Incomplete set of assignments ;
; theta[14]  ; Incomplete set of assignments ;
; theta[13]  ; Incomplete set of assignments ;
; theta[12]  ; Incomplete set of assignments ;
; theta[11]  ; Incomplete set of assignments ;
; theta[10]  ; Incomplete set of assignments ;
; theta[9]   ; Incomplete set of assignments ;
; theta[8]   ; Incomplete set of assignments ;
; theta[7]   ; Incomplete set of assignments ;
; theta[21]  ; Incomplete set of assignments ;
; theta[20]  ; Incomplete set of assignments ;
; theta[19]  ; Incomplete set of assignments ;
; theta[18]  ; Incomplete set of assignments ;
; theta[17]  ; Incomplete set of assignments ;
; theta[16]  ; Incomplete set of assignments ;
; theta[15]  ; Incomplete set of assignments ;
; theta[1]   ; Incomplete set of assignments ;
; theta[3]   ; Incomplete set of assignments ;
; theta[2]   ; Incomplete set of assignments ;
; theta[0]   ; Incomplete set of assignments ;
; theta[6]   ; Incomplete set of assignments ;
; theta[5]   ; Incomplete set of assignments ;
; theta[4]   ; Incomplete set of assignments ;
; clk        ; Incomplete set of assignments ;
+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[16]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[17]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[17]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[18]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[18]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[19]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[19]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[20]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[20]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[21]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[21]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[22]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[22]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[23]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[23]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[24]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[24]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[25]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[25]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[26]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[26]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[27]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[27]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[28]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[28]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[29]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[29]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[30]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[30]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[31]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[31]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[32]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[32]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[33]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[33]    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                  ; Q                ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[0]~0   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[1]~1   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[2]~2   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[3]~3   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[4]~4   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[5]~5   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[6]~6   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[7]~7   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[8]~8   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[9]~9   ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[10]~10 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[11]~11 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[12]~12 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[13]~13 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[14]~14 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[15]~15 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[16]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ; DATAB            ;                       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|e1_dffe_1[16]~16 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3880 ) ; 0.00 % ( 0 / 3880 )        ; 0.00 % ( 0 / 3880 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3880 ) ; 0.00 % ( 0 / 3880 )        ; 0.00 % ( 0 / 3880 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3870 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/DSD/DSD/students_material/system_template_de0/system_template_de0/CORDIC/output_files/CORDIC.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,587 / 15,408 ( 17 % )  ;
;     -- Combinational with no register       ; 1558                     ;
;     -- Register only                        ; 129                      ;
;     -- Combinational with a register        ; 900                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 986                      ;
;     -- 3 input functions                    ; 989                      ;
;     -- <=2 input functions                  ; 483                      ;
;     -- Register only                        ; 129                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1927                     ;
;     -- arithmetic mode                      ; 531                      ;
;                                             ;                          ;
; Total registers*                            ; 1,029 / 17,068 ( 6 % )   ;
;     -- Dedicated logic registers            ; 1,029 / 15,408 ( 7 % )   ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 189 / 963 ( 20 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 129 / 347 ( 37 % )       ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 1                        ;
; M9Ks                                        ; 3 / 56 ( 5 % )           ;
; Total block memory bits                     ; 129 / 516,096 ( < 1 % )  ;
; Total block memory implementation bits      ; 27,648 / 516,096 ( 5 % ) ;
; Embedded Multiplier 9-bit elements          ; 23 / 112 ( 21 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 1 / 20 ( 5 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 6%             ;
; Peak interconnect usage (total/H/V)         ; 18% / 17% / 19%          ;
; Maximum fan-out                             ; 1047                     ;
; Highest non-global fan-out                  ; 85                       ;
; Total fan-out                               ; 10541                    ;
; Average fan-out                             ; 2.71                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2587 / 15408 ( 17 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 1558                  ; 0                              ;
;     -- Register only                        ; 129                   ; 0                              ;
;     -- Combinational with a register        ; 900                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 986                   ; 0                              ;
;     -- 3 input functions                    ; 989                   ; 0                              ;
;     -- <=2 input functions                  ; 483                   ; 0                              ;
;     -- Register only                        ; 129                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1927                  ; 0                              ;
;     -- arithmetic mode                      ; 531                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1029                  ; 0                              ;
;     -- Dedicated logic registers            ; 1029 / 15408 ( 7 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 189 / 963 ( 20 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 129                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 23 / 112 ( 21 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 129                   ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                              ;
; M9K                                         ; 3 / 56 ( 5 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 11045                 ; 5                              ;
;     -- Registered Connections               ; 2851                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 33                    ; 0                              ;
;     -- Output Ports                         ; 96                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk       ; G2    ; 1        ; 0            ; 14           ; 0            ; 1047                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[0]  ; E9    ; 8        ; 11           ; 29           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[10] ; C3    ; 8        ; 3            ; 29           ; 28           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[11] ; A4    ; 8        ; 5            ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[12] ; E4    ; 1        ; 0            ; 26           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[13] ; H7    ; 1        ; 0            ; 25           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[14] ; B3    ; 8        ; 3            ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[15] ; C2    ; 1        ; 0            ; 26           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[16] ; E3    ; 1        ; 0            ; 26           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[17] ; F7    ; 8        ; 1            ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[18] ; G7    ; 8        ; 1            ; 29           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[19] ; G8    ; 8        ; 5            ; 29           ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[1]  ; G9    ; 8        ; 9            ; 29           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[20] ; E5    ; 8        ; 1            ; 29           ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[21] ; H5    ; 1        ; 0            ; 27           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[22] ; B4    ; 8        ; 5            ; 29           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[23] ; F8    ; 8        ; 5            ; 29           ; 21           ; 85                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[24] ; H2    ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[25] ; AB4   ; 3        ; 7            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[26] ; J4    ; 1        ; 0            ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[27] ; H1    ; 1        ; 0            ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[28] ; J3    ; 1        ; 0            ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[29] ; K7    ; 1        ; 0            ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[2]  ; A8    ; 8        ; 14           ; 29           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[30] ; AB12  ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[31] ; AA12  ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[3]  ; G10   ; 8        ; 9            ; 29           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[4]  ; C7    ; 8        ; 9            ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[5]  ; B7    ; 8        ; 11           ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[6]  ; J7    ; 1        ; 0            ; 22           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[7]  ; H6    ; 1        ; 0            ; 25           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[8]  ; E7    ; 8        ; 3            ; 29           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; theta[9]  ; D2    ; 1        ; 0            ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; result[0]  ; Y13   ; 4        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[10] ; U12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[11] ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[12] ; AA13  ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[13] ; AB17  ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[14] ; V12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[15] ; V13   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[16] ; AB18  ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[17] ; R21   ; 5        ; 41           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[18] ; AA17  ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[19] ; T15   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[1]  ; R13   ; 4        ; 30           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[20] ; W15   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[21] ; V14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[22] ; V21   ; 5        ; 41           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[23] ; AB13  ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[24] ; U13   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[25] ; W13   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[26] ; R22   ; 5        ; 41           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[27] ; Y10   ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[28] ; AB16  ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[29] ; R18   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[2]  ; AB15  ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[30] ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[31] ; R19   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[3]  ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[4]  ; V15   ; 4        ; 32           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[5]  ; AB14  ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[6]  ; W14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[7]  ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[8]  ; T12   ; 4        ; 28           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result[9]  ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[0]  ; C8    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[10] ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[11] ; F9    ; 8        ; 7            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[12] ; B8    ; 8        ; 14           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[13] ; F1    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[14] ; D6    ; 8        ; 3            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[15] ; C4    ; 8        ; 1            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[16] ; G5    ; 1        ; 0            ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[17] ; A5    ; 8        ; 7            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[18] ; H10   ; 8        ; 9            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[19] ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[1]  ; B6    ; 8        ; 11           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[20] ; K8    ; 1        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[21] ; AA4   ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[22] ; A6    ; 8        ; 11           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[23] ; F10   ; 8        ; 7            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[24] ; G3    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[25] ; G4    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[26] ; G11   ; 8        ; 14           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[27] ; J6    ; 1        ; 0            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[28] ; C1    ; 1        ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[29] ; B9    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[2]  ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[30] ; H9    ; 8        ; 7            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[31] ; M4    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[3]  ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[4]  ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[5]  ; L8    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[6]  ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[7]  ; B5    ; 8        ; 7            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[8]  ; A3    ; 8        ; 3            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp1[9]  ; C6    ; 8        ; 5            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[0]  ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[10] ; K19   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[11] ; M16   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[12] ; M21   ; 5        ; 41           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[13] ; N22   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[14] ; P21   ; 5        ; 41           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[15] ; N17   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[16] ; M20   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[17] ; N16   ; 5        ; 41           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[18] ; N19   ; 5        ; 41           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[19] ; T14   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[1]  ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[20] ; M22   ; 5        ; 41           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[21] ; P22   ; 5        ; 41           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[22] ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[23] ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[24] ; J22   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[25] ; K15   ; 6        ; 41           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[26] ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[27] ; K16   ; 6        ; 41           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[28] ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[29] ; N21   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[2]  ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[30] ; J16   ; 6        ; 41           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[31] ; N20   ; 5        ; 41           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[3]  ; M19   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[4]  ; L15   ; 6        ; 41           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[5]  ; N18   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[6]  ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[7]  ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[8]  ; L16   ; 6        ; 41           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; testp2[9]  ; J15   ; 6        ; 41           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                       ; Use as regular IO        ; theta[12]               ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE                      ; Use as regular IO        ; testp2[13]              ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO        ; testp2[29]              ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO        ; testp2[26]              ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO        ; testp2[0]               ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO        ; testp2[2]               ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                       ; Use as regular IO        ; testp2[1]               ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                       ; Use as regular IO        ; testp2[22]              ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                       ; Use as regular IO        ; result[30]              ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; testp1[29]              ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; theta[2]                ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; testp1[12]              ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; testp1[2]               ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; theta[5]                ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; testp1[22]              ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO        ; testp1[1]               ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; testp1[0]               ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; theta[4]                ; Dual Purpose Pin          ;
; A5       ; DATA5                                    ; Use as regular IO        ; testp1[17]              ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; testp1[23]              ; Dual Purpose Pin          ;
; C6       ; DATA7                                    ; Use as regular IO        ; testp1[9]               ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; theta[22]               ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; theta[23]               ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; testp1[8]               ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; theta[14]               ; Dual Purpose Pin          ;
; C4       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO        ; testp1[15]              ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 30 / 33 ( 91 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 48 ( 4 % )   ; 2.5V          ; --           ;
; 3        ; 3 / 46 ( 7 % )   ; 2.5V          ; --           ;
; 4        ; 28 / 41 ( 68 % ) ; 2.5V          ; --           ;
; 5        ; 19 / 46 ( 41 % ) ; 2.5V          ; --           ;
; 6        ; 12 / 43 ( 28 % ) ; 2.5V          ; --           ;
; 7        ; 7 / 47 ( 15 % )  ; 2.5V          ; --           ;
; 8        ; 33 / 43 ( 77 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; testp1[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 350        ; 8        ; theta[11]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 345        ; 8        ; testp1[17]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 336        ; 8        ; testp1[22]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; testp1[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 332        ; 8        ; theta[2]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; result[30]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 298        ; 7        ; testp2[23]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; testp1[21]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; theta[31]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 138        ; 4        ; result[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; result[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; result[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; result[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; result[18]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; theta[25]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; theta[30]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 139        ; 4        ; result[23]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; result[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; result[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; result[28]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; result[13]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; result[16]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; theta[14]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 351        ; 8        ; theta[22]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 346        ; 8        ; testp1[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 337        ; 8        ; testp1[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 335        ; 8        ; theta[5]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 333        ; 8        ; testp1[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 329        ; 8        ; testp1[29]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; testp2[22]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; testp2[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; testp1[28]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 6          ; 1        ; theta[15]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 358        ; 8        ; theta[10]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ; 359        ; 8        ; testp1[15]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; testp1[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 340        ; 8        ; theta[4]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 339        ; 8        ; testp1[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; theta[9]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; testp1[14]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; testp2[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; testp1[19]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; theta[16]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 4          ; 1        ; theta[12]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 363        ; 8        ; theta[20]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; theta[8]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; theta[0]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; testp1[13]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 15         ; 1        ; testp1[10]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; theta[17]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 352        ; 8        ; theta[23]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 347        ; 8        ; testp1[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 348        ; 8        ; testp1[23]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; testp1[24]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 17         ; 1        ; testp1[25]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 3          ; 1        ; testp1[16]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; theta[18]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 353        ; 8        ; theta[19]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ; 342        ; 8        ; theta[1]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 341        ; 8        ; theta[3]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 331        ; 8        ; testp1[26]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; testp2[28]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; theta[27]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 1        ; theta[24]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; theta[21]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 11         ; 1        ; theta[7]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 10         ; 1        ; theta[13]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; testp1[30]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 343        ; 8        ; testp1[18]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; testp2[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; testp1[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 28         ; 1        ; testp1[6]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 27         ; 1        ; theta[28]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 24         ; 1        ; theta[26]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; testp1[27]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 22         ; 1        ; theta[6]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; testp2[9]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 243        ; 6        ; testp2[30]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; testp2[24]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; theta[29]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 21         ; 1        ; testp1[20]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; testp2[25]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; testp2[27]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; testp2[10]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; testp2[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; testp1[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; testp2[4]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; testp2[8]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; testp2[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; testp2[26]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; testp1[4]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; testp1[31]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; testp2[11]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; testp2[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; testp2[16]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 219        ; 5        ; testp2[12]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 218        ; 5        ; testp2[20]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; testp2[17]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; testp2[15]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; testp2[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; testp2[18]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; testp2[31]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; testp2[29]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; testp2[13]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; testp2[14]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; testp2[21]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; result[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; result[29]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 204        ; 5        ; result[31]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; result[17]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; result[26]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; result[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; testp2[19]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 161        ; 4        ; result[19]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 171        ; 4        ; result[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; result[10]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 156        ; 4        ; result[24]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; result[14]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 154        ; 4        ; result[15]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 157        ; 4        ; result[21]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 4        ; result[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; result[22]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; result[25]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; result[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 159        ; 4        ; result[20]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; result[27]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; result[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CORDIC                                                                             ; 2587 (3)    ; 1029 (0)                  ; 0 (0)         ; 129         ; 3    ; 23           ; 1       ; 11        ; 129  ; 0            ; 1558 (3)     ; 129 (0)           ; 900 (0)          ; |CORDIC                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |altfp_add_sub0:inst3|                                                           ; 761 (0)     ; 321 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 440 (0)      ; 28 (0)            ; 293 (0)          ; |CORDIC|altfp_add_sub0:inst3                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component| ; 761 (290)   ; 321 (204)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 440 (95)     ; 28 (28)           ; 293 (146)        ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|                         ; 116 (116)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (116)    ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift                                                                                                                                                                                                                                                              ; work         ;
;          |altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|                         ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 44 (44)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift                                                                                                                                                                                                                                                              ; work         ;
;          |altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|                ; 31 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (23)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                     ; work         ;
;             |altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|          ; 8 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (3)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                        ; work         ;
;                |altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|       ; 5 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                           ; work         ;
;                   |altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|    ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25                                                              ; work         ;
;                      |altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28 ; work         ;
;                   |altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26                                                              ; work         ;
;          |altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|                ; 25 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (18)      ; 0 (0)             ; 2 (2)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                     ; work         ;
;             |altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                         ; work         ;
;                |altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10                                                                                                                            ; work         ;
;                   |altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12                                                               ; work         ;
;             |altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|           ; 4 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                         ; work         ;
;                |altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19                                                                                                                            ; work         ;
;                   |altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12                                                               ; work         ;
;                |altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20                                                                                                                            ; work         ;
;                   |altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12                                                               ; work         ;
;          |lpm_add_sub:add_sub1|                                                     ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_1ve:auto_generated|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub2|                                                     ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_1ve:auto_generated|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub2|add_sub_1ve:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub3|                                                     ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_uue:auto_generated|                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub3|add_sub_uue:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub4|                                                     ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_0ue:auto_generated|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub5|                                                     ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_boj:auto_generated|                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub6|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_0ue:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub6|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                          ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                               ; work         ;
;             |add_sub_bhj:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_lower|add_sub_bhj:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                         ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                              ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                         ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                              ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                            ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_bhj:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_lower|add_sub_bhj:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                           ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper1|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_6ef:auto_generated|                                            ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                   ; work         ;
;             |add_sub_fmf:auto_generated|                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                   ; work         ;
;             |cmpr_jdg:auto_generated|                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |CORDIC|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated                                                                                                                                                                                                                                           ; work         ;
;    |altfp_add_sub1:inst7|                                                           ; 795 (0)     ; 337 (0)                   ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 446 (0)      ; 28 (0)            ; 321 (0)          ; |CORDIC|altfp_add_sub1:inst7                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component| ; 795 (334)   ; 337 (216)                 ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 446 (127)    ; 28 (28)           ; 321 (154)        ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|                         ; 105 (105)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift                                                                                                                                                                                                                                                              ; work         ;
;          |altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|                         ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 44 (44)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift                                                                                                                                                                                                                                                              ; work         ;
;          |altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|                ; 26 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (14)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                     ; work         ;
;             |altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|          ; 12 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                        ; work         ;
;                |altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|       ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                           ; work         ;
;                   |altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25                                                              ; work         ;
;                |altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                           ; work         ;
;                   |altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25                                                              ; work         ;
;                   |altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26                                                              ; work         ;
;                      |altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27 ; work         ;
;          |altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|                ; 25 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (18)      ; 0 (0)             ; 2 (2)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                     ; work         ;
;             |altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                         ; work         ;
;                |altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10                                                                                                                            ; work         ;
;                   |altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12                                                               ; work         ;
;             |altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|           ; 4 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                         ; work         ;
;                |altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19                                                                                                                            ; work         ;
;                   |altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12                                                               ; work         ;
;                |altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20                                                                                                                            ; work         ;
;                   |altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12                                                               ; work         ;
;          |altshift_taps:sign_dffe31_rtl_0|                                          ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                               ; work         ;
;             |shift_taps_i5m:auto_generated|                                         ; 7 (2)       ; 4 (2)                     ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (2)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_lj31:altsyncram4|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|altsyncram_lj31:altsyncram4                                                                                                                                                                                                                     ; work         ;
;                |cntr_tnf:cntr1|                                                     ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|cntr_tnf:cntr1                                                                                                                                                                                                                                  ; work         ;
;          |lpm_add_sub:add_sub1|                                                     ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_1ve:auto_generated|                                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub2|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_1ve:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub2|add_sub_1ve:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub3|                                                     ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_uue:auto_generated|                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub3|add_sub_uue:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub4|                                                     ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_0ue:auto_generated|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub5|                                                     ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_boj:auto_generated|                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:add_sub6|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                          ; work         ;
;             |add_sub_0ue:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub6|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                          ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                               ; work         ;
;             |add_sub_bhj:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_lower|add_sub_bhj:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                         ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 19 (0)           ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                              ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 19 (19)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                         ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                              ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                            ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 21 (0)           ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_bhj:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 21 (21)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_lower|add_sub_bhj:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                           ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                ; work         ;
;             |add_sub_g2j:auto_generated|                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper1|add_sub_g2j:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_6ef:auto_generated|                                            ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                   ; work         ;
;             |add_sub_fmf:auto_generated|                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                   ; work         ;
;             |cmpr_jdg:auto_generated|                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |CORDIC|altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated                                                                                                                                                                                                                                           ; work         ;
;    |altfp_div0:inst0|                                                               ; 273 (0)     ; 167 (0)                   ; 0 (0)         ; 18          ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 105 (0)      ; 42 (0)            ; 126 (0)          ; |CORDIC|altfp_div0:inst0                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|                 ; 273 (0)     ; 167 (0)                   ; 0 (0)         ; 18          ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 105 (0)      ; 42 (0)            ; 126 (0)          ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|                              ; 273 (135)   ; 167 (148)                 ; 0 (0)         ; 18          ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 105 (43)     ; 42 (40)           ; 126 (51)         ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram3|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_kap:auto_generated|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:bias_addition|                                             ; 12 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 2 (0)             ; 8 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                             ; work         ;
;                |add_sub_rni:auto_generated|                                         ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 8 (8)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:exp_sub|                                                   ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_8sh:auto_generated|                                         ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_8sh:auto_generated                                                                                                                                                                                                                                        ; work         ;
;             |lpm_add_sub:quotient_process|                                          ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 15 (0)           ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                          ; work         ;
;                |add_sub_8hf:auto_generated|                                         ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_8hf:auto_generated                                                                                                                                                                                                                               ; work         ;
;             |lpm_add_sub:remainder_sub_0|                                           ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 26 (0)           ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                           ; work         ;
;                |add_sub_g7f:auto_generated|                                         ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 26 (26)          ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_g7f:auto_generated                                                                                                                                                                                                                                ; work         ;
;             |lpm_compare:cmpr2|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                                     ; work         ;
;                |cmpr_amg:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_amg:auto_generated                                                                                                                                                                                                                                             ; work         ;
;             |lpm_mult:a1_prod|                                                      ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                                      ; work         ;
;                |mult_qbs:auto_generated|                                            ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:a1_prod|mult_qbs:auto_generated                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:b1_prod|                                                      ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                                      ; work         ;
;                |mult_nbs:auto_generated|                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:q_partial_0|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_0cs:auto_generated|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated                                                                                                                                                                                                                                          ; work         ;
;             |lpm_mult:q_partial_1|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_0cs:auto_generated|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated                                                                                                                                                                                                                                          ; work         ;
;             |lpm_mult:remainder_mult_0|                                             ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                             ; work         ;
;                |mult_ubs:auto_generated|                                            ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated                                                                                                                                                                                                                                     ; work         ;
;    |altfp_mult0:inst6|                                                              ; 245 (0)     ; 204 (0)                   ; 0 (0)         ; 18          ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 41 (0)       ; 31 (0)            ; 173 (0)          ; |CORDIC|altfp_mult0:inst6                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|             ; 245 (137)   ; 204 (121)                 ; 0 (0)         ; 18          ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 41 (27)      ; 31 (8)            ; 173 (107)        ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0                                                                                                                                                                                                                                                                                 ; work         ;
;             |shift_taps_m3m:auto_generated|                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_p981:altsyncram2|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2                                                                                                                                                                                                                       ; work         ;
;                |cntr_rnf:cntr1|                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|cntr_rnf:cntr1                                                                                                                                                                                                                                    ; work         ;
;          |lpm_add_sub:exp_add_adder|                                                ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_ffe:auto_generated|                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_add_adder|add_sub_ffe:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_pqa:auto_generated|                                            ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:man_product2_mult|                                               ; 88 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 14 (0)       ; 23 (0)            ; 51 (0)           ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; work         ;
;             |mult_sis:auto_generated|                                               ; 88 (88)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 14 (14)      ; 23 (23)           ; 51 (51)          ; |CORDIC|altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;    |div4:inst1|                                                                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CORDIC|div4:inst1                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |floorf:inst2|                                                                   ; 277 (277)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (277)    ; 0 (0)             ; 0 (0)            ; |CORDIC|floorf:inst2                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |floorf:inst4|                                                                   ; 259 (259)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 238 (238)    ; 0 (0)             ; 21 (21)          ; |CORDIC|floorf:inst4                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
+-------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; result[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; theta[31]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; testp1[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; testp2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; theta[30]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; theta[29]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[28]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[27]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[26]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[25]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[24]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[23]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[22]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[14]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[13]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[12]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[11]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[10]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[8]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[21]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[20]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[19]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[18]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[17]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[16]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[15]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[3]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; theta[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; theta[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; theta[31]                                                                                                                                                               ;                   ;         ;
; theta[30]                                                                                                                                                               ;                   ;         ;
; theta[29]                                                                                                                                                               ;                   ;         ;
;      - div4:inst1|Add0~10                                                                                                                                               ; 0                 ; 6       ;
; theta[28]                                                                                                                                                               ;                   ;         ;
;      - div4:inst1|Add0~8                                                                                                                                                ; 0                 ; 6       ;
; theta[27]                                                                                                                                                               ;                   ;         ;
;      - div4:inst1|Add0~6                                                                                                                                                ; 0                 ; 6       ;
; theta[26]                                                                                                                                                               ;                   ;         ;
;      - div4:inst1|Add0~4                                                                                                                                                ; 1                 ; 6       ;
; theta[25]                                                                                                                                                               ;                   ;         ;
;      - div4:inst1|Add0~2                                                                                                                                                ; 0                 ; 6       ;
; theta[24]                                                                                                                                                               ;                   ;         ;
;      - div4:inst1|Add0~0                                                                                                                                                ; 0                 ; 6       ;
; theta[23]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|Add0~1                                                                                                                                              ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub2|add_sub_1ve:auto_generated|op_1~0          ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~0                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~7                                                                                                                                        ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~3                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~4                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~6                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~7                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~10                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~11                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~13                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~14                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~18                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~19                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~20                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~21                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~24                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~25                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~27                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~28                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~8                                                                                                                                        ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~9                                                                                                                                        ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~10                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~13                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~15                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~48                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~18                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[6]~14                                                                                                                                        ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~54                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~55                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~57                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~58                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~63                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~65                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~22                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~24                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~26                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~29                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~31                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~34                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~36                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~37                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~43                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~44                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[21]~21                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~46                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~87                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~50                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~51                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~52                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~53                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~57                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~59                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~63                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~64                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~68                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~69                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~71                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~72                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~74                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[13]~55                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[12]~58                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[12]~61                                                                                                                                       ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_a_not_zero_w[7]~0                                           ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[0]                                    ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_a_all_one_w[7]~0                                            ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|data_exp_dffe1_wi~5                                             ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~95                                                                                                                                       ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[23]~117 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[42]~118 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[40]~119 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[38]~120 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[22]~121 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[44]~122 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[36]~123 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[35]~124 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[34]~125 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[33]~126 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[32]~127 ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[5]~128  ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[4]~129  ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[3]~130  ; 0                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[2]~131  ; 0                 ; 6       ;
;      - floorf:inst2|result[22]~96                                                                                                                                       ; 0                 ; 6       ;
;      - testp1[23]~output                                                                                                                                                ; 0                 ; 6       ;
; theta[22]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~10                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~19                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~33                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~12                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~48                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~78                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|result[22]~18                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~80                                                                                                                                       ; 1                 ; 6       ;
; theta[14]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~3                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~24                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[14]~54                                                                                                                                       ; 0                 ; 6       ;
; theta[13]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~3                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~25                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[13]~56                                                                                                                                       ; 0                 ; 6       ;
; theta[12]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~4                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~25                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[12]~63                                                                                                                                       ; 0                 ; 6       ;
; theta[11]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~4                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~27                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|result[11]~64                                                                                                                                       ; 1                 ; 6       ;
; theta[10]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~6                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~27                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[10]~69                                                                                                                                       ; 0                 ; 6       ;
; theta[9]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~6                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~28                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[9]~76                                                                                                                                        ; 0                 ; 6       ;
; theta[8]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~7                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~28                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[8]~77                                                                                                                                        ; 0                 ; 6       ;
; theta[7]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~7                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~57                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|result[7]~82                                                                                                                                        ; 1                 ; 6       ;
; theta[21]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~10                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~18                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~32                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~40                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|result[21]~23                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|result[21]~26                                                                                                                                       ; 1                 ; 6       ;
; theta[20]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~11                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~18                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~12                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[20]~30                                                                                                                                       ; 0                 ; 6       ;
; theta[19]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~11                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~20                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~32                                                                                                                                       ; 0                 ; 6       ;
;      - floorf:inst2|result[19]~36                                                                                                                                       ; 0                 ; 6       ;
; theta[18]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~13                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~20                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftLeft0~80                                                                                                                                       ; 1                 ; 6       ;
;      - floorf:inst2|result[18]~92                                                                                                                                       ; 1                 ; 6       ;
; theta[17]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~13                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~21                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[17]~93                                                                                                                                       ; 0                 ; 6       ;
; theta[16]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~14                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~21                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[16]~94                                                                                                                                       ; 0                 ; 6       ;
; theta[15]                                                                                                                                                               ;                   ;         ;
;      - floorf:inst2|ShiftRight0~14                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~24                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[15]~52                                                                                                                                       ; 0                 ; 6       ;
; theta[1]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~60                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~64                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[1]~90                                                                                                                                        ; 0                 ; 6       ;
; theta[3]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~55                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~63                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|result[3]~88                                                                                                                                        ; 1                 ; 6       ;
;      - altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|aligned_dataa_man_dffe15_wo[3]                                  ; 1                 ; 6       ;
; theta[2]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~55                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~67                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[2]~89                                                                                                                                        ; 0                 ; 6       ;
; theta[0]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~56                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[0]~91                                                                                                                                        ; 0                 ; 6       ;
; theta[6]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~57                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~65                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[6]~84                                                                                                                                        ; 0                 ; 6       ;
; theta[5]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~58                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|ShiftRight0~65                                                                                                                                      ; 1                 ; 6       ;
;      - floorf:inst2|result[5]~85                                                                                                                                        ; 1                 ; 6       ;
; theta[4]                                                                                                                                                                ;                   ;         ;
;      - floorf:inst2|ShiftRight0~58                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|ShiftRight0~63                                                                                                                                      ; 0                 ; 6       ;
;      - floorf:inst2|result[4]~86                                                                                                                                        ; 0                 ; 6       ;
; clk                                                                                                                                                                     ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                          ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|input_is_nan_dffe4                                           ; FF_X24_Y15_N1      ; 33      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated|op_1~12      ; LCCOMB_X8_Y21_N30  ; 79      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[26]~2                                 ; LCCOMB_X17_Y16_N20 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[4]                                  ; FF_X22_Y15_N21     ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated|result[8]~16 ; LCCOMB_X29_Y17_N20 ; 64      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[26]~2                                 ; LCCOMB_X29_Y11_N0  ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[4]                                  ; FF_X27_Y10_N29     ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                           ; PIN_G2             ; 1047    ; Clock                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rtl~0                                                                                                                                                         ; LCCOMB_X27_Y6_N18  ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                         ; LCCOMB_X27_Y14_N6  ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_G2   ; 1047    ; 28                                   ; Global Clock         ; GCLK4            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; theta[23]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 85      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated|op_1~12                                                                                                                                                                                                                                                              ; 79      ;
; floorf:inst4|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; floorf:inst2|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                   ; 69      ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a8                                                                                                                                                                                                                 ; 67      ;
; floorf:inst2|Add0~4                                                                                                                                                                                                                                                                                                                                                                                                   ; 66      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated|result[8]~16                                                                                                                                                                                                                                                         ; 64      ;
; floorf:inst4|Add0~4                                                                                                                                                                                                                                                                                                                                                                                                   ; 61      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_sign_dffe1                                                                                                                                                                                                                                                                                                     ; 60      ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|sign_pipe_dffe_0                                                                                                                                                                                                                                                                             ; 57      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_sign_dffe1                                                                                                                                                                                                                                                                                                     ; 56      ;
; floorf:inst4|Add0~6                                                                                                                                                                                                                                                                                                                                                                                                   ; 55      ;
; floorf:inst2|Add0~6                                                                                                                                                                                                                                                                                                                                                                                                   ; 50      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[1]                                                                                                                                                                                                                                                                                         ; 39      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[3]                                                                                                                                                                                                                                                                                         ; 35      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|input_is_nan_dffe4                                                                                                                                                                                                                                                                                                   ; 33      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|force_infinity_w~0                                                                                                                                                                                                                                                                                                   ; 33      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[2]                                                                                                                                                                                                                                                                                         ; 32      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|input_dataa_denormal_w~0                                                                                                                                                                                                                                                                                             ; 32      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[0]                                                                                                                                                                                                                                                                                         ; 32      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[1]                                                                                                                                                                                                                                                                                         ; 32      ;
; floorf:inst4|ShiftRight0~6                                                                                                                                                                                                                                                                                                                                                                                            ; 31      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[4]                                                                                                                                                                                                                                                                                         ; 31      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5_wi~0                                                                                                                                                                                                                                                                                                   ; 31      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                                                          ; 30      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[26]~2                                                                                                                                                                                                                                                                                         ; 30      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                                                          ; 30      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[26]~2                                                                                                                                                                                                                                                                                         ; 30      ;
; floorf:inst2|ShiftRight0~2                                                                                                                                                                                                                                                                                                                                                                                            ; 30      ;
; floorf:inst4|Add0~8                                                                                                                                                                                                                                                                                                                                                                                                   ; 30      ;
; floorf:inst4|LessThan0~1                                                                                                                                                                                                                                                                                                                                                                                              ; 28      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                                                                          ; 28      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                                                          ; 28      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                                                                          ; 28      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                                                          ; 28      ;
; floorf:inst2|Add0~8                                                                                                                                                                                                                                                                                                                                                                                                   ; 28      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_w[27]~0                                                                                                                                                                                                                                                                                                  ; 27      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_w[27]~0                                                                                                                                                                                                                                                                                                  ; 27      ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|op_2~58                                                                                                                                                                                                                                                                          ; 27      ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|frac_a_smaller_dffe1                                                                                                                                                                                                                                                                         ; 26      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[3]                                                                                                                                                                                                                                                                                          ; 26      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[25]~0                                                                                                                                                                                                                                                                                         ; 26      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[3]                                                                                                                                                                                                                                                                                          ; 26      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[23]~0                                                                                                                                                                                                                                                                                         ; 26      ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_round_p2[24]                                                                                                                                                                                                                                                                                                                    ; 25      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[0]                                                                                                                                                                                                                                                                                         ; 24      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[2]                                                                                                                                                                                                                                                                                         ; 24      ;
; floorf:inst2|LessThan0~1                                                                                                                                                                                                                                                                                                                                                                                              ; 24      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated|result_int[13]~26                                                                                                                                                                                                                              ; 24      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated|result_int[13]~26                                                                                                                                                                                                                              ; 24      ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|wire_man_result_muxa_dataout[22]~0                                                                                                                                                                                                                                                           ; 23      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1_wi[24]~0                                                                                                                                                                                                                                                                                             ; 23      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[3]~1                                                                                                                                                                                                                                                                                       ; 23      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[22]~0                                                                                                                                                                                                                                                                                          ; 23      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|altsyncram_lj31:altsyncram4|ram_block5a29                                                                                                                                                                                                              ; 23      ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff~1                                                                                                                                                                                                                                                                                                                     ; 22      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_diff_abs_exceed_max_w[2]~2                                                                                                                                                                                                                                                                                       ; 22      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                          ; 22      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                          ; 22      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_out_dffe5_wi~2                                                                                                                                                                                                                                                                                                   ; 22      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1_wi[24]~26                                                                                                                                                                                                                                                                                            ; 19      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[22]~1                                                                                                                                                                                                                                                                                          ; 19      ;
; floorf:inst2|Add0~16                                                                                                                                                                                                                                                                                                                                                                                                  ; 18      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|zero~0                                                                                                                                                                                        ; 16      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|rshift_distance_dffe13_wo[4]~0                                                                                                                                                                                                                                                                                       ; 15      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated|op_1~20                                                                                                                                                                                                                                       ; 15      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated|op_1~20                                                                                                                                                                                                                                       ; 15      ;
; floorf:inst4|ShiftRight0~84                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; floorf:inst2|ShiftRight0~53                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; floorf:inst2|ShiftRight0~0                                                                                                                                                                                                                                                                                                                                                                                            ; 12      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_a_not_zero_w[22]                                                                                                                                                                                                                                                                                                 ; 11      ;
; floorf:inst2|ShiftRight0~1                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; floorf:inst2|result[16]~94                                                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; floorf:inst4|result[1]~13                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; floorf:inst4|ShiftRight0~18                                                                                                                                                                                                                                                                                                                                                                                           ; 10      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1_wi[25]~14                                                                                                                                                                                                                                                                                            ; 10      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1_wi[25]~15                                                                                                                                                                                                                                                                                            ; 10      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1_wi[25]~13                                                                                                                                                                                                                                                                                            ; 10      ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[8]                                                                                                                                                                                                                                                         ; 10      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[8]                                                                                                                                                                                                                                                         ; 10      ;
; rtl~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|denormal_res_dffe4                                                                                                                                                                                                                                                                                                   ; 10      ;
; floorf:inst2|result[1]~46                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; floorf:inst2|LessThan0~2                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a0                                                                                                                                                                                                                 ; 10      ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~18                                                                                                                                                                                                                                                                        ; 10      ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|altsyncram_lj31:altsyncram4|ram_block5a1                                                                                                                                                                                                               ; 10      ;
; floorf:inst2|result[17]~93                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; floorf:inst2|result[18]~92                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; floorf:inst4|ShiftLeft0~47                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[22]                                                                                                                                                                                                                                                                          ; 9       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1_wi[10]~11                                                                                                                                                                                                                                                                                            ; 9       ;
; floorf:inst2|result[11]~68                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; floorf:inst2|result[19]~39                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; floorf:inst2|ShiftRight0~73                                                                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; div4:inst1|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; theta[22]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 8       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|exp_result_mux_sel_w~3                                                                                                                                                                                                                                                                       ; 8       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|exp_result_w~1                                                                                                                                                                                                                                                                               ; 8       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|exp_result_w~0                                                                                                                                                                                                                                                                               ; 8       ;
; floorf:inst4|ShiftRight0~10                                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff~2                                                                                                                                                                                                                                                                                                                     ; 8       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[0]~14                                                                                                                                                                                                                                                        ; 8       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_diff_abs_exceed_max_w[2]~2                                                                                                                                                                                                                                                                                       ; 8       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|denormal_flag_w~0                                                                                                                                                                                                                                                                                                    ; 8       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[0]                                                                                                                                                                                                                                                                                                     ; 8       ;
; floorf:inst2|result[4]~86                                                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; floorf:inst2|result[5]~85                                                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; floorf:inst2|result[9]~76                                                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; floorf:inst2|result[10]~73                                                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; floorf:inst2|result[12]~63                                                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; floorf:inst2|result[13]~57                                                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; floorf:inst2|result[20]~34                                                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; floorf:inst2|ShiftLeft0~49                                                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; floorf:inst2|ShiftRight0~69                                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; floorf:inst4|ShiftRight0~82                                                                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[21]                                                                                                                                                                                                                                                                          ; 7       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[0]~15                                                                                                                                                                                                                                                        ; 7       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_a_not_zero_w[7]~1                                                                                                                                                                                                                                                                                                ; 7       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_a_not_zero_w[7]~0                                                                                                                                                                                                                                                                                                ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[1]                                                                                                                                                                                                                                                                                                     ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[2]                                                                                                                                                                                                                                                                                                     ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[3]                                                                                                                                                                                                                                                                                                     ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[4]                                                                                                                                                                                                                                                                                                     ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[5]                                                                                                                                                                                                                                                                                                     ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[6]                                                                                                                                                                                                                                                                                                     ; 7       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_out_dffe5[7]                                                                                                                                                                                                                                                                                                     ; 7       ;
; floorf:inst2|result[0]~91                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; floorf:inst2|result[1]~90                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; floorf:inst2|result[2]~89                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; floorf:inst2|result[6]~84                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; floorf:inst2|result[8]~81                                                                                                                                                                                                                                                                                                                                                                                             ; 7       ;
; floorf:inst2|result[14]~54                                                                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; floorf:inst2|ShiftRight0~87                                                                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; floorf:inst2|result[21]~26                                                                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; floorf:inst2|ShiftRight0~85                                                                                                                                                                                                                                                                                                                                                                                           ; 7       ;
; floorf:inst2|LessThan0~0                                                                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; div4:inst1|Add0~12                                                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; div4:inst1|Add0~10                                                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; div4:inst1|Add0~8                                                                                                                                                                                                                                                                                                                                                                                                     ; 7       ;
; div4:inst1|Add0~6                                                                                                                                                                                                                                                                                                                                                                                                     ; 7       ;
; div4:inst1|Add0~4                                                                                                                                                                                                                                                                                                                                                                                                     ; 7       ;
; div4:inst1|Add0~0                                                                                                                                                                                                                                                                                                                                                                                                     ; 7       ;
; theta[21]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 6       ;
; floorf:inst4|ShiftRight0~44                                                                                                                                                                                                                                                                                                                                                                                           ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|zero                                                                                                                                                                                          ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28|zero~0 ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_a_not_zero_w[22]~2                                                                                                                                                                                                                                                                                               ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[0]~24                                                                                                                                                                                                                                                                                          ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[1]~23                                                                                                                                                                                                                                                                                          ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[4]~20                                                                                                                                                                                                                                                                                          ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[5]~19                                                                                                                                                                                                                                                                                          ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|add_sub_w2                                                                                                                                                                                                                                                                                                           ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[18]~8                                                                                                                                                                                                                                                  ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[18]~7                                                                                                                                                                                                                                                  ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[19]~8                                                                                                                                                                                                                                                  ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[19]~7                                                                                                                                                                                                                                                  ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|zero~1                                                                                                                                                                                         ; 6       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|zero~1                                                                                                                                                                                         ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[2]                                                                                                                                                                                                                                                                                                     ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[3]                                                                                                                                                                                                                                                                                                     ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[4]                                                                                                                                                                                                                                                                                                     ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[5]                                                                                                                                                                                                                                                                                                     ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[8]                                                                                                                                                                                                                                                                                                     ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[9]                                                                                                                                                                                                                                                                                                     ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[10]                                                                                                                                                                                                                                                                                                    ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[11]                                                                                                                                                                                                                                                                                                    ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[16]                                                                                                                                                                                                                                                                                                    ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[19]                                                                                                                                                                                                                                                                                                    ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[20]                                                                                                                                                                                                                                                                                                    ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[21]                                                                                                                                                                                                                                                                                                    ; 6       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[22]                                                                                                                                                                                                                                                                                                    ; 6       ;
; floorf:inst2|result[15]~52                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; floorf:inst2|result[22]~18                                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; floorf:inst2|ShiftLeft0~6                                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; floorf:inst4|ShiftRight0~88                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst4|ShiftRight0~80                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst4|ShiftRight0~69                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[3]                                                                                                                                                                                                                                                                           ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|zero~0                                                              ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_a_not_zero_w[22]~3                                                                                                                                                                                                                                                                                               ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|zero                                                                ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[3]~24                                                                                                                                                                                                                                                        ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[2]~22                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[3]~21                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[6]~18                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[8]~16                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[9]~15                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[10]~14                                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|exp_a_all_one_w[7]~1                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|exp_a_all_one_w[7]~0                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[19]~13                                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[21]~12                                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[20]~11                                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[11]~9                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[13]~8                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[12]~7                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[17]~4                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[16]~3                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[18]~2                                                                                                                                                                                                                                                                                          ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[0]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[1]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[2]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[3]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[4]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[5]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[6]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff[7]                                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w~66                                                                                                                                                                                                                                                           ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[28]~11                                                                                                                                                                                                                                                       ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_dffe31[0]                                                                                                                                                                                                                                                                                                        ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[25]~4                                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w~66                                                                                                                                                                                                                                                           ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[28]~11                                                                                                                                                                                                                                                       ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_dffe31[0]                                                                                                                                                                                                                                                                                                        ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_w2[25]~4                                                                                                                                                                                                                                                                                         ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|cntr_tnf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                      ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|cntr_tnf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                      ; 5       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]~2                                                                                                                                                                                                                                                                                            ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[0]                                                                                                                                                                                                                                                                                                     ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[1]                                                                                                                                                                                                                                                                                                     ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[6]                                                                                                                                                                                                                                                                                                     ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[7]                                                                                                                                                                                                                                                                                                     ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[12]                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[13]                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[14]                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[15]                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[17]                                                                                                                                                                                                                                                                                                    ; 5       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_out_dffe5[18]                                                                                                                                                                                                                                                                                                    ; 5       ;
; floorf:inst2|result[3]~88                                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; floorf:inst2|result[7]~83                                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; floorf:inst2|ShiftRight0~61                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst2|ShiftLeft0~20                                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; floorf:inst2|ShiftRight0~38                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst2|ShiftRight0~33                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst2|ShiftRight0~23                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst2|ShiftRight0~12                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; floorf:inst2|result[16]~13                                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; floorf:inst4|Add0~16                                                                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; floorf:inst4|Add0~14                                                                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; floorf:inst4|Add0~12                                                                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; floorf:inst4|Add0~10                                                                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; theta[3]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; theta[18]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; theta[19]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; theta[20]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; floorf:inst4|ShiftLeft0~91                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|zero~3                                                                                                                           ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[3]~37                                                                                                                                                                                                                                                        ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|overflow_dffe[0]                                                                                                                                                                                                                        ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|nan_pipe_dffe_1                                                                                                                                                                                                                                                                              ; 4       ;
; floorf:inst4|ShiftLeft0~43                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; floorf:inst4|ShiftLeft0~38                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; floorf:inst4|ShiftRight0~81                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst4|ShiftRight0~61                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst4|ShiftRight0~59                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst4|ShiftLeft0~19                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[2]                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst4|ShiftRight0~34                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[20]                                                                                                                                                                                                                                                                          ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[4]                                                                                                                                                                                                                                                                           ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[15]                                                                                                                                                                                                                                                                          ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[17]                                                                                                                                                                                                                                                                          ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[18]                                                                                                                                                                                                                                                                          ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[19]                                                                                                                                                                                                                                                                          ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[95]~112                                                                                                                                                                                                                                                      ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[95]~111                                                                                                                                                                                                                                                      ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[48]~68                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[49]~59                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[24]~48                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1_wi[25]~9                                                                                                                                                                                                                                                                                             ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|zero~0                                                                                                                           ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder25|zero                                                                ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[95]~66                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[48]~34                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[49]~26                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[24]~19                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|both_inputs_are_infinite_dffe1_wi~4                                                                                                                                                                                                                                                                                  ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[22]~10                                                                                                                                                                                                                                                                                         ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[14]~6                                                                                                                                                                                                                                                                                          ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_b_not_zero_w[22]                                                                                                                                                                                                                                                                                                 ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w~24                                                                                                                                                                                                                                                           ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w~24                                                                                                                                                                                                                                                           ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|zero~0                                                               ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|zero~0                                                               ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[14]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[15]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[16]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[17]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]~2                                                                                                                                                                                                                                                                                            ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[20]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[21]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[22]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[23]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[24]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_r08:altpriority_encoder7|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|zero~0                                                               ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|zero~0                                                                                                                                                                                         ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub1_altpriority_encoder_rf8:altpriority_encoder8|altfp_add_sub1_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub1_altpriority_encoder_6e8:altpriority_encoder12|zero~0                                                               ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[14]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[15]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[16]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[17]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[20]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[21]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[22]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[23]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[24]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                                                                       ; 4       ;
; floorf:inst2|result[15]~50                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; floorf:inst2|ShiftLeft0~62                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; floorf:inst2|ShiftLeft0~29                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; floorf:inst2|ShiftRight0~79                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftRight0~76                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftLeft0~22                                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; floorf:inst2|ShiftRight0~54                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftRight0~49                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftRight0~45                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftRight0~26                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftRight0~10                                                                                                                                                                                                                                                                                                                                                                                           ; 4       ;
; floorf:inst2|ShiftLeft0~7                                                                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[1]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[2]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[3]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[4]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[5]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[6]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[7]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[8]                                                                                                                                                                                                                                  ; 4       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|q_a[0]                                                                                                                                                                                                                                  ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a1                                                                                                                                                                                                                 ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a2                                                                                                                                                                                                                 ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a3                                                                                                                                                                                                                 ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a4                                                                                                                                                                                                                 ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a5                                                                                                                                                                                                                 ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a6                                                                                                                                                                                                                 ; 4       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ram_block3a7                                                                                                                                                                                                                 ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[1]~12                                                                                                                                                                                                                                                                                     ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[1]~12                                                                                                                                                                                                                                                                                     ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[4]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[5]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[9]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[12]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[13]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[4]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[5]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[9]                                                                                                                                                                                                                                                                                        ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[12]                                                                                                                                                                                                                                                                                       ; 4       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[13]                                                                                                                                                                                                                                                                                       ; 4       ;
; theta[4]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[5]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[6]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[2]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[1]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[15]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[16]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[17]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[7]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[8]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[9]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; theta[10]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[11]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[12]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[13]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; theta[14]~input                                                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[3]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[4]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|a_zero_b_not_dffe_1                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[7]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_rni:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                        ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|a_is_infinity_dffe_1                                                                                                                                                                                                                                                                         ; 3       ;
; floorf:inst4|result[20]~86                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[14]~82                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[11]~80                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[21]~77                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[12]~72                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[15]~68                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[22]~64                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[16]~58                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[17]~55                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[18]~50                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~66                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[19]~46                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~54                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~53                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[13]~42                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[6]~39                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[6]~38                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[0]~36                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[3]~34                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[4]~33                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[12]~32                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[5]~29                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[5]~28                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[2]~27                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[1]~26                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[7]~25                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[8]~22                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|result[10]~18                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~36                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~35                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~32                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~30                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~28                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~27                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftLeft0~25                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|result[9]~14                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst4|ShiftRight0~79                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftLeft0~24                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[1]                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~71                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~70                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~68                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftLeft0~21                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst4|ShiftRight0~63                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~60                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~58                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~55                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~49                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~43                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~33                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~26                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[5]                                                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[6]                                                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[7]                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst4|ShiftRight0~17                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[12]                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[13]                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[14]                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[16]                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[8]                                                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[9]                                                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[10]                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[11]                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|cntr_rnf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[94]~114                                                                                                                                                                                                                                                      ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~110                                                                                                                                                                                                                                                          ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[81]~102                                                                                                                                                                                                                                                      ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[81]~101                                                                                                                                                                                                                                                      ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~89                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~84                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~79                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~74                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[72]~49                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[73]~40                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~37                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[94]~30                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_a_not_zero_w[22]~4                                                                                                                                                                                                                                                                                               ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_a_not_zero_w[22]~1                                                                                                                                                                                                                                                                                               ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_a_not_zero_w[22]~0                                                                                                                                                                                                                                                                                               ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder23|zero                                                                                                                             ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|zero                                                                                                                                                                                          ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub1_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub1_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub1_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub1_altpriority_encoder_nh8:altpriority_encoder27|zero~0 ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[94]~68                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~63                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~61                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~59                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~55                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~51                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~47                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~40                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[7]~17                                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~36                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[44]~35                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[45]~28                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w~10                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|aligned_datab_man_dffe15_wo[23]~0                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1_wi[25]~2                                                                                                                                                                                                                                                                                             ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_smaller_dffe13_wo[15]~5                                                                                                                                                                                                                                                                                          ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[0]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[1]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[2]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[3]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[4]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[5]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[6]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[7]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[8]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[9]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[10]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[11]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[12]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[13]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[14]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[15]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[16]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[17]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[19]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[20]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[21]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[22]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_b_not_zero_w[7]~1                                                                                                                                                                                                                                                                                                ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_b_not_zero_w[7]~0                                                                                                                                                                                                                                                                                                ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff[18]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[14]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[14]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[16]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[16]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[17]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[17]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[18]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[18]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[19]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[19]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[20]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[20]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[21]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[21]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[22]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[22]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[23]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[23]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[24]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[24]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[25]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[25]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[14]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[14]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[16]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[16]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[17]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[17]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[18]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[18]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[19]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[19]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[20]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[20]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[21]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[21]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[22]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[22]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[23]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[23]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[24]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[24]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|datab_man_dffe1[25]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|dataa_man_dffe1[25]                                                                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[22]~6                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[24]~5                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[24]~4                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[29]~48                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[33]~44                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[30]~38                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w~37                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[31]~27                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[29]~25                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|smux_w[32]~14                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_dffe31[1]                                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[1]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[2]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[3]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[4]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[0]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[5]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[6]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[7]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper1|add_sub_g2j:auto_generated|lcell_ffa[13]                                                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|lcell_ffa[13]                                                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_lower|add_sub_bhj:auto_generated|cout_regr                                                                                                                                                                                                                                                   ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[22]~6                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[24]~5                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[24]~4                                                                                                                                                                                                                                                  ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[29]~48                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[33]~44                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[30]~38                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w~37                                                                                                                                                                                                                                                           ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[31]~27                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[29]~25                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|smux_w[32]~14                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_dffe31[1]                                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[1]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[2]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[3]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[4]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[0]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[5]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[6]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub5|add_sub_boj:auto_generated|lcell_ffa[7]                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper1|add_sub_g2j:auto_generated|lcell_ffa[13]                                                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|lcell_ffa[13]                                                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_lower|add_sub_bhj:auto_generated|cout_regr                                                                                                                                                                                                                                                   ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]~4                                                                                                                                                                                                                                                                                            ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]~3                                                                                                                                                                                                                                                                                            ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_rf8:altpriority_encoder8|zero~0                                                                                                                                                                                         ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|q[1]~2                                                                                                                                                                                                                                                     ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[18]                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[19]                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]~4                                                                                                                                                                                                                                                                                            ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]~3                                                                                                                                                                                                                                                                                            ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[18]                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[19]                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|force_infinity_w~0                                                                                                                                                                                                                                                                                                   ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|force_nan_w~0                                                                                                                                                                                                                                                                                                        ; 3       ;
; floorf:inst2|ShiftLeft0~75                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~73                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~59                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~41                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~38                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|result[13]~19                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~34                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~33                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~31                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|result[6]~15                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst2|ShiftLeft0~27                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~26                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftRight0~84                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftLeft0~23                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftRight0~46                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftLeft0~13                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftRight0~44                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftLeft0~11                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftLeft0~10                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; floorf:inst2|ShiftRight0~42                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~40                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~39                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~36                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftLeft0~8                                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; floorf:inst2|ShiftRight0~31                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~29                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~22                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~17                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~16                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|ShiftRight0~15                                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; floorf:inst2|result[22]~12                                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~30                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~28                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~26                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~24                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~22                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~20                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~18                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~16                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~14                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~12                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~10                                                                                                                                                                                                                                             ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~8                                                                                                                                                                                                                                              ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~6                                                                                                                                                                                                                                              ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~4                                                                                                                                                                                                                                              ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~2                                                                                                                                                                                                                                              ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|op_1~0                                                                                                                                                                                                                                              ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|w165w[17]                                                                                                                                                                                                                                           ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[30]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[29]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[28]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[27]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[26]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[25]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[24]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[23]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[22]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[21]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[20]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[19]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[18]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[17]                                                                                                                                                                                                                                      ; 3       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[16]                                                                                                                                                                                                                                      ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~16                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~14                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~12                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~10                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~8                                                                                                                                                                                                                                                                         ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~6                                                                                                                                                                                                                                                                         ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~4                                                                                                                                                                                                                                                                         ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~2                                                                                                                                                                                                                                                                         ; 3       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_add_sub:exp_adj_adder|add_sub_pqa:auto_generated|op_1~0                                                                                                                                                                                                                                                                         ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub2|add_sub_1ve:auto_generated|op_1~4                                                                                                                                                                                                                                                               ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub1|add_sub_1ve:auto_generated|result[2]~4                                                                                                                                                                                                                                                          ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated|op_1~12                                                                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated|op_1~12                                                                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[0]~13                                                                                                                                                                                                                                                                                     ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[2]~11                                                                                                                                                                                                                                                                                     ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[0]~13                                                                                                                                                                                                                                                                                     ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[2]~11                                                                                                                                                                                                                                                                                     ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[15]                                                                                                                                                                                                                                                    ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[2]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[3]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[11]                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[1]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_q3e:lbarrel_shift|sbit_piper1d[15]                                                                                                                                                                                                                                                    ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[2]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[3]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[11]                                                                                                                                                                                                                                                                                       ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_add_sub_res_mag_dffe21[1]                                                                                                                                                                                                                                                                                        ; 3       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|altsyncram_lj31:altsyncram4|ram_block5a26                                                                                                                                                                                                              ; 3       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|sign_out_dffe5                                                                                                                                                                                                                                                                                                       ; 3       ;
; floorf:inst2|Add0~14                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; floorf:inst2|Add0~12                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; floorf:inst2|Add0~10                                                                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; theta[0]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; floorf:inst4|ShiftLeft0~90                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~88                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[2]~131                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[3]~130                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[4]~129                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[5]~128                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[32]~127                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[33]~126                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[34]~125                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[35]~124                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[36]~123                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[22]~121                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[38]~120                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[40]~119                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[23]~117                                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|q[2]~20                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_qb6:leading_zeroes_cnt|q[2]~20                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]                                                                                                                                                                                                                                                                                              ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|man_res_not_zero_w2[24]                                                                                                                                                                                                                                                                                              ; 2       ;
; floorf:inst2|ShiftLeft0~97                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst2|ShiftLeft0~96                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[16]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[15]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[14]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[13]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[12]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[11]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[10]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[9]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[8]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[7]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[6]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[5]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[4]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[3]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[2]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[1]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[0]                                                                                                                                                                                                                                                                         ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[22]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[21]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[20]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[19]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[18]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_a_dffe1_dffe1[17]                                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|exp_result_mux_sel_w~2                                                                                                                                                                                                                                                                       ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_add_p1[0]                                                                                                                                                                                                                                                                                                                       ; 2       ;
; floorf:inst4|result[21]~75                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~83                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~82                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~80                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~73                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|result[17]~51                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~69                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~68                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~64                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~61                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~60                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~58                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~85                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftLeft0~51                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~49                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~48                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|result[0]~35                                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; floorf:inst4|ShiftLeft0~44                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|result[7]~24                                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; floorf:inst4|ShiftLeft0~40                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~39                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~37                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~33                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~31                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~77                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|man_result_dffe[0]                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftLeft0~23                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~75                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~73                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~72                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|result[9]~11                                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; floorf:inst4|ShiftLeft0~22                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~65                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~64                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftLeft0~20                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~62                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftLeft0~18                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~17                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~16                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftLeft0~15                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~56                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~54                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~53                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~51                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~50                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~48                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~47                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~45                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~41                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~40                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~39                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~38                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~37                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~36                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~35                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~32                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~31                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~30                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~29                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~28                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~27                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~24                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~23                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~21                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~20                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~19                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~16                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~15                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~14                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~13                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~12                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~11                                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; floorf:inst4|ShiftRight0~9                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~8                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; floorf:inst4|ShiftRight0~7                                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lsb_dffe                                                                                                                                                                                                                                                                                                                            ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|dataa_man_not_zero_ff_p2                                                                                                                                                                                                                                                                                                            ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|dataa_man_not_zero_ff_p1                                                                                                                                                                                                                                                                                                            ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|dataa_exp_all_one_ff_p1                                                                                                                                                                                                                                                                                                             ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|a_is_nan_w                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|man_result_ff~0                                                                                                                                                                                                                                                                                                                     ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|exp_result_ff~1                                                                                                                                                                                                                                                                                                                     ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|delay_man_product_msb                                                                                                                                                                                                                                                                                                               ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[14]~13                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[15]~11                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~6                                                                                                                                                                                                                                                     ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_e48:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_fj8:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|zero~2                                                                                                                           ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[0]~10                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~106                                                                                                                                                                                                                                                          ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~99                                                                                                                                                                                                                                                           ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[30]~96                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w~94                                                                                                                                                                                                                                                           ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[31]~91                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[66]~87                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[32]~81                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[67]~80                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[78]~77                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[33]~76                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[68]~75                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[79]~72                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[34]~71                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[69]~70                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[10]~6                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[70]~67                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[44]~66                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[44]~65                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[62]~64                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[35]~63                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[40]~61                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[11]~4                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[71]~60                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[71]~57                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[45]~56                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[45]~55                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[63]~54                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[37]~53                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[37]~52                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[41]~51                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[12]~2                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[46]~45                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[64]~44                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[38]~43                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[42]~41                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|result[13]~0                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[47]~39                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|aligned_dataa_man_dffe15_wo[23]~2                                                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_a_all_one_w[7]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[65]~36                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[43]~35                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[43]~34                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[39]~32                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altbarrel_shift_fkb:rbarrel_shift|smux_w[39]~31                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_a_not_zero_w[7]                                                                                                                                                                                                                                                                                                  ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[14]~36                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[15]~34                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altpriority_encoder_e48:trailing_zeros_cnt|q[2]~1                                                                                                                                                                                                                                                     ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[0]~32                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[95]~65                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[1]~30                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|aligned_dataa_man_dffe15_wo[0]                                                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[3]~60                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|aligned_dataa_man_dffe15_wo[1]                                                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[4]~23                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[30]~58                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[4]~57                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[5]~21                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[31]~54                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[5]~53                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[6]~19                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[32]~50                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[66]~48                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[7]~17                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[33]~46                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[33]~45                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[67]~44                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_diff_abs_w[2]~0                                                                                                                                                                                                                                                                                                  ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[8]~12                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[60]~43                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[34]~42                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[34]~41                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|aligned_dataa_man_dffe15_wo[6]                                                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[9]~10                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[61]~39                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[35]~38                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[35]~37                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|aligned_dataa_man_dffe15_wo[7]                                                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[10]~9                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[62]~32                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[36]~31                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[36]~30                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[40]~29                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[11]~7                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[45]~27                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[63]~24                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[37]~23                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[37]~22                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[41]~21                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[41]~20                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[12]~5                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[12]~4                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[24]~18                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[46]~17                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[46]~16                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[64]~15                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[38]~14                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[38]~13                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[42]~12                                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[42]~11                                                                                                                                                                                                                                                       ; 2       ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|sign_node_ff4[0]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[13]~3                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|result[13]~2                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_b_all_one_w[7]~1                                                                                                                                                                                                                                                                                                 ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_b_all_one_w[7]~0                                                                                                                                                                                                                                                                                                 ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|exp_a_not_zero_w[7]                                                                                                                                                                                                                                                                                                  ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[47]~9                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[47]~8                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[65]~6                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[39]~5                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[39]~4                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[40]~3                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[43]~2                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[43]~1                                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altfp_add_sub1_altbarrel_shift_fkb:rbarrel_shift|smux_w[44]~0                                                                                                                                                                                                                                                        ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_amg:auto_generated|op_1~1                                                                                                                                                                                                                                             ; 2       ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_amg:auto_generated|op_1~0                                                                                                                                                                                                                                             ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|q[0]~19                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|exp_adj_dffe21[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|q[1]~11                                                                                                                                                                                                                                                    ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|altfp_add_sub0_altpriority_encoder_qb6:leading_zeroes_cnt|q[1]~4                                                                                                                                                                                                                                                     ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[0]~11                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[1]~10                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[2]~9                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[3]~8                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[4]~7                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[5]~6                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[6]~5                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[7]~4                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[8]~3                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[9]~2                                                                                                                                                                                                                                       ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[10]~1                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_g2j:auto_generated|add_sub_cella[11]~0                                                                                                                                                                                                                                      ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[0]~11                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[1]~10                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[2]~9                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[3]~8                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[4]~7                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[5]~6                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[6]~5                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[7]~4                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[8]~3                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[9]~2                                                                                                                                                                                                                                         ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[10]~1                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|lpm_add_sub:man_add_sub_upper0|add_sub_g2j:auto_generated|add_sub_cella[11]~0                                                                                                                                                                                                                                        ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|borrow_w                                                                                                                                                                                                                                                                                                             ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|sticky_bit_dffe1                                                                                                                                                                                                                                                                                                     ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[0]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[0]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[1]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|dataa_man_dffe1[1]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[2]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[3]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[4]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[5]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[6]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[7]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[8]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[9]                                                                                                                                                                                                                                                                                                   ; 2       ;
; altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_t4j:altfp_add_sub0_altfp_add_sub_t4j_component|datab_man_dffe1[10]                                                                                                                                                                                                                                                                                                  ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF            ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------+----------------------+-----------------+-----------------+---------------+
; altfp_add_sub1:inst7|altfp_add_sub1_altfp_add_sub_t4j:altfp_add_sub1_altfp_add_sub_t4j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_i5m:auto_generated|altsyncram_lj31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 31           ; 3            ; 31           ; yes                    ; no                      ; yes                    ; yes                     ; 93   ; 3                           ; 31                          ; 3                           ; 31                          ; 93                  ; 1    ; None           ; M9K_X25_Y15_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 2                           ; 9                           ; --                          ; --                          ; 18                  ; 1    ; altfp_div0.hex ; M9K_X25_Y20_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_m3m:auto_generated|altsyncram_p981:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 9            ; 2            ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 18   ; 2                           ; 9                           ; 2                           ; 9                           ; 18                  ; 1    ; None           ; M9K_X25_Y21_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CORDIC|altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_kap:auto_generated|ALTSYNCRAM                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;8;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;16;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;24;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;32;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;40;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;48;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;56;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;64;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;72;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;80;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;88;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;96;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;104;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;112;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;120;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;128;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;136;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;144;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;152;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;160;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;168;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;176;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;184;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;192;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;200;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;208;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;216;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;224;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;232;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;240;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;248;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;256;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;264;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;272;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;280;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;288;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(010001011) (213) (139) (8B)   ;(010001010) (212) (138) (8A)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;296;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;304;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;312;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;320;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;328;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;336;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;344;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;352;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;360;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;368;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;376;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;384;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;392;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;400;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;408;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;416;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;424;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;432;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;440;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;448;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;456;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;464;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;472;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;480;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;488;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;496;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;504;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 11          ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 23          ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 12          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_1|mult_0cs:auto_generated|mac_mult1      ;                            ; DSPMULT_X34_Y19_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_out8                                           ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_mult7                                       ;                            ; DSPMULT_X18_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_out6                                           ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_mult5                                       ;                            ; DSPMULT_X18_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_out4                                           ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_mult3                                       ;                            ; DSPMULT_X18_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_out2                                           ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_mult0:inst6|altfp_mult0_altfp_mult_kqn:altfp_mult0_altfp_mult_kqn_component|lpm_mult:man_product2_mult|mult_sis:auto_generated|mac_mult1                                       ;                            ; DSPMULT_X18_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:q_partial_0|mult_0cs:auto_generated|mac_mult1      ;                            ; DSPMULT_X34_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult3 ;                            ; DSPMULT_X34_Y17_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|w257w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ubs:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y18_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:a1_prod|mult_qbs:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:a1_prod|mult_qbs:auto_generated|mac_mult3          ;                            ; DSPMULT_X34_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:a1_prod|mult_qbs:auto_generated|w170w[0]              ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:a1_prod|mult_qbs:auto_generated|mac_mult1          ;                            ; DSPMULT_X34_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|w165w[0]              ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|mac_mult1          ;                            ; DSPMULT_X34_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_div0:inst0|altfp_div0_altfp_div_1bh:altfp_div0_altfp_div_1bh_component|altfp_div0_altfp_div_pst_t0f:altfp_div_pst1|lpm_mult:b1_prod|mult_nbs:auto_generated|mac_mult3          ;                            ; DSPMULT_X34_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 3,932 / 47,787 ( 8 % ) ;
; C16 interconnects     ; 22 / 1,804 ( 1 % )     ;
; C4 interconnects      ; 1,949 / 31,272 ( 6 % ) ;
; Direct links          ; 621 / 47,787 ( 1 % )   ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 1,103 / 15,408 ( 7 % ) ;
; R24 interconnects     ; 37 / 1,775 ( 2 % )     ;
; R4 interconnects      ; 2,205 / 41,310 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.69) ; Number of LABs  (Total = 189) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 6                             ;
; 3                                           ; 0                             ;
; 4                                           ; 1                             ;
; 5                                           ; 2                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 5                             ;
; 10                                          ; 1                             ;
; 11                                          ; 5                             ;
; 12                                          ; 6                             ;
; 13                                          ; 7                             ;
; 14                                          ; 5                             ;
; 15                                          ; 12                            ;
; 16                                          ; 125                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.77) ; Number of LABs  (Total = 189) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 131                           ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.84) ; Number of LABs  (Total = 189) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 6                             ;
; 3                                            ; 5                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 4                             ;
; 14                                           ; 2                             ;
; 15                                           ; 8                             ;
; 16                                           ; 35                            ;
; 17                                           ; 14                            ;
; 18                                           ; 4                             ;
; 19                                           ; 6                             ;
; 20                                           ; 6                             ;
; 21                                           ; 9                             ;
; 22                                           ; 11                            ;
; 23                                           ; 7                             ;
; 24                                           ; 4                             ;
; 25                                           ; 5                             ;
; 26                                           ; 8                             ;
; 27                                           ; 2                             ;
; 28                                           ; 7                             ;
; 29                                           ; 4                             ;
; 30                                           ; 12                            ;
; 31                                           ; 5                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.70) ; Number of LABs  (Total = 189) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 12                            ;
; 2                                                ; 7                             ;
; 3                                                ; 1                             ;
; 4                                                ; 2                             ;
; 5                                                ; 4                             ;
; 6                                                ; 5                             ;
; 7                                                ; 4                             ;
; 8                                                ; 9                             ;
; 9                                                ; 22                            ;
; 10                                               ; 19                            ;
; 11                                               ; 19                            ;
; 12                                               ; 17                            ;
; 13                                               ; 15                            ;
; 14                                               ; 15                            ;
; 15                                               ; 12                            ;
; 16                                               ; 15                            ;
; 17                                               ; 5                             ;
; 18                                               ; 3                             ;
; 19                                               ; 1                             ;
; 20                                               ; 1                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 0                             ;
; 25                                               ; 0                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 0                             ;
; 32                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.14) ; Number of LABs  (Total = 189) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 4                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 4                             ;
; 10                                           ; 4                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 8                             ;
; 14                                           ; 11                            ;
; 15                                           ; 9                             ;
; 16                                           ; 14                            ;
; 17                                           ; 11                            ;
; 18                                           ; 11                            ;
; 19                                           ; 13                            ;
; 20                                           ; 8                             ;
; 21                                           ; 7                             ;
; 22                                           ; 9                             ;
; 23                                           ; 4                             ;
; 24                                           ; 7                             ;
; 25                                           ; 7                             ;
; 26                                           ; 6                             ;
; 27                                           ; 9                             ;
; 28                                           ; 5                             ;
; 29                                           ; 4                             ;
; 30                                           ; 5                             ;
; 31                                           ; 4                             ;
; 32                                           ; 1                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 129       ; 0            ; 0            ; 129       ; 129       ; 0            ; 96           ; 0            ; 0            ; 33           ; 0            ; 96           ; 33           ; 0            ; 0            ; 0            ; 96           ; 0            ; 0            ; 0            ; 0            ; 0            ; 129       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 129          ; 129          ; 129          ; 129          ; 129          ; 0         ; 129          ; 129          ; 0         ; 0         ; 129          ; 33           ; 129          ; 129          ; 96           ; 129          ; 33           ; 96           ; 129          ; 129          ; 129          ; 33           ; 129          ; 129          ; 129          ; 129          ; 129          ; 0         ; 129          ; 129          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; result[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp1[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; testp2[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; theta[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 0 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP3C16F484C6 for design "CORDIC"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 129 pins of 129 total pins
    Info (169086): Pin result[31] not assigned to an exact location on the device
    Info (169086): Pin result[30] not assigned to an exact location on the device
    Info (169086): Pin result[29] not assigned to an exact location on the device
    Info (169086): Pin result[28] not assigned to an exact location on the device
    Info (169086): Pin result[27] not assigned to an exact location on the device
    Info (169086): Pin result[26] not assigned to an exact location on the device
    Info (169086): Pin result[25] not assigned to an exact location on the device
    Info (169086): Pin result[24] not assigned to an exact location on the device
    Info (169086): Pin result[23] not assigned to an exact location on the device
    Info (169086): Pin result[22] not assigned to an exact location on the device
    Info (169086): Pin result[21] not assigned to an exact location on the device
    Info (169086): Pin result[20] not assigned to an exact location on the device
    Info (169086): Pin result[19] not assigned to an exact location on the device
    Info (169086): Pin result[18] not assigned to an exact location on the device
    Info (169086): Pin result[17] not assigned to an exact location on the device
    Info (169086): Pin result[16] not assigned to an exact location on the device
    Info (169086): Pin result[15] not assigned to an exact location on the device
    Info (169086): Pin result[14] not assigned to an exact location on the device
    Info (169086): Pin result[13] not assigned to an exact location on the device
    Info (169086): Pin result[12] not assigned to an exact location on the device
    Info (169086): Pin result[11] not assigned to an exact location on the device
    Info (169086): Pin result[10] not assigned to an exact location on the device
    Info (169086): Pin result[9] not assigned to an exact location on the device
    Info (169086): Pin result[8] not assigned to an exact location on the device
    Info (169086): Pin result[7] not assigned to an exact location on the device
    Info (169086): Pin result[6] not assigned to an exact location on the device
    Info (169086): Pin result[5] not assigned to an exact location on the device
    Info (169086): Pin result[4] not assigned to an exact location on the device
    Info (169086): Pin result[3] not assigned to an exact location on the device
    Info (169086): Pin result[2] not assigned to an exact location on the device
    Info (169086): Pin result[1] not assigned to an exact location on the device
    Info (169086): Pin result[0] not assigned to an exact location on the device
    Info (169086): Pin theta[31] not assigned to an exact location on the device
    Info (169086): Pin testp1[31] not assigned to an exact location on the device
    Info (169086): Pin testp1[30] not assigned to an exact location on the device
    Info (169086): Pin testp1[29] not assigned to an exact location on the device
    Info (169086): Pin testp1[28] not assigned to an exact location on the device
    Info (169086): Pin testp1[27] not assigned to an exact location on the device
    Info (169086): Pin testp1[26] not assigned to an exact location on the device
    Info (169086): Pin testp1[25] not assigned to an exact location on the device
    Info (169086): Pin testp1[24] not assigned to an exact location on the device
    Info (169086): Pin testp1[23] not assigned to an exact location on the device
    Info (169086): Pin testp1[22] not assigned to an exact location on the device
    Info (169086): Pin testp1[21] not assigned to an exact location on the device
    Info (169086): Pin testp1[20] not assigned to an exact location on the device
    Info (169086): Pin testp1[19] not assigned to an exact location on the device
    Info (169086): Pin testp1[18] not assigned to an exact location on the device
    Info (169086): Pin testp1[17] not assigned to an exact location on the device
    Info (169086): Pin testp1[16] not assigned to an exact location on the device
    Info (169086): Pin testp1[15] not assigned to an exact location on the device
    Info (169086): Pin testp1[14] not assigned to an exact location on the device
    Info (169086): Pin testp1[13] not assigned to an exact location on the device
    Info (169086): Pin testp1[12] not assigned to an exact location on the device
    Info (169086): Pin testp1[11] not assigned to an exact location on the device
    Info (169086): Pin testp1[10] not assigned to an exact location on the device
    Info (169086): Pin testp1[9] not assigned to an exact location on the device
    Info (169086): Pin testp1[8] not assigned to an exact location on the device
    Info (169086): Pin testp1[7] not assigned to an exact location on the device
    Info (169086): Pin testp1[6] not assigned to an exact location on the device
    Info (169086): Pin testp1[5] not assigned to an exact location on the device
    Info (169086): Pin testp1[4] not assigned to an exact location on the device
    Info (169086): Pin testp1[3] not assigned to an exact location on the device
    Info (169086): Pin testp1[2] not assigned to an exact location on the device
    Info (169086): Pin testp1[1] not assigned to an exact location on the device
    Info (169086): Pin testp1[0] not assigned to an exact location on the device
    Info (169086): Pin testp2[31] not assigned to an exact location on the device
    Info (169086): Pin testp2[30] not assigned to an exact location on the device
    Info (169086): Pin testp2[29] not assigned to an exact location on the device
    Info (169086): Pin testp2[28] not assigned to an exact location on the device
    Info (169086): Pin testp2[27] not assigned to an exact location on the device
    Info (169086): Pin testp2[26] not assigned to an exact location on the device
    Info (169086): Pin testp2[25] not assigned to an exact location on the device
    Info (169086): Pin testp2[24] not assigned to an exact location on the device
    Info (169086): Pin testp2[23] not assigned to an exact location on the device
    Info (169086): Pin testp2[22] not assigned to an exact location on the device
    Info (169086): Pin testp2[21] not assigned to an exact location on the device
    Info (169086): Pin testp2[20] not assigned to an exact location on the device
    Info (169086): Pin testp2[19] not assigned to an exact location on the device
    Info (169086): Pin testp2[18] not assigned to an exact location on the device
    Info (169086): Pin testp2[17] not assigned to an exact location on the device
    Info (169086): Pin testp2[16] not assigned to an exact location on the device
    Info (169086): Pin testp2[15] not assigned to an exact location on the device
    Info (169086): Pin testp2[14] not assigned to an exact location on the device
    Info (169086): Pin testp2[13] not assigned to an exact location on the device
    Info (169086): Pin testp2[12] not assigned to an exact location on the device
    Info (169086): Pin testp2[11] not assigned to an exact location on the device
    Info (169086): Pin testp2[10] not assigned to an exact location on the device
    Info (169086): Pin testp2[9] not assigned to an exact location on the device
    Info (169086): Pin testp2[8] not assigned to an exact location on the device
    Info (169086): Pin testp2[7] not assigned to an exact location on the device
    Info (169086): Pin testp2[6] not assigned to an exact location on the device
    Info (169086): Pin testp2[5] not assigned to an exact location on the device
    Info (169086): Pin testp2[4] not assigned to an exact location on the device
    Info (169086): Pin testp2[3] not assigned to an exact location on the device
    Info (169086): Pin testp2[2] not assigned to an exact location on the device
    Info (169086): Pin testp2[1] not assigned to an exact location on the device
    Info (169086): Pin testp2[0] not assigned to an exact location on the device
    Info (169086): Pin theta[30] not assigned to an exact location on the device
    Info (169086): Pin theta[29] not assigned to an exact location on the device
    Info (169086): Pin theta[28] not assigned to an exact location on the device
    Info (169086): Pin theta[27] not assigned to an exact location on the device
    Info (169086): Pin theta[26] not assigned to an exact location on the device
    Info (169086): Pin theta[25] not assigned to an exact location on the device
    Info (169086): Pin theta[24] not assigned to an exact location on the device
    Info (169086): Pin theta[23] not assigned to an exact location on the device
    Info (169086): Pin theta[22] not assigned to an exact location on the device
    Info (169086): Pin theta[14] not assigned to an exact location on the device
    Info (169086): Pin theta[13] not assigned to an exact location on the device
    Info (169086): Pin theta[12] not assigned to an exact location on the device
    Info (169086): Pin theta[11] not assigned to an exact location on the device
    Info (169086): Pin theta[10] not assigned to an exact location on the device
    Info (169086): Pin theta[9] not assigned to an exact location on the device
    Info (169086): Pin theta[8] not assigned to an exact location on the device
    Info (169086): Pin theta[7] not assigned to an exact location on the device
    Info (169086): Pin theta[21] not assigned to an exact location on the device
    Info (169086): Pin theta[20] not assigned to an exact location on the device
    Info (169086): Pin theta[19] not assigned to an exact location on the device
    Info (169086): Pin theta[18] not assigned to an exact location on the device
    Info (169086): Pin theta[17] not assigned to an exact location on the device
    Info (169086): Pin theta[16] not assigned to an exact location on the device
    Info (169086): Pin theta[15] not assigned to an exact location on the device
    Info (169086): Pin theta[1] not assigned to an exact location on the device
    Info (169086): Pin theta[3] not assigned to an exact location on the device
    Info (169086): Pin theta[2] not assigned to an exact location on the device
    Info (169086): Pin theta[0] not assigned to an exact location on the device
    Info (169086): Pin theta[6] not assigned to an exact location on the device
    Info (169086): Pin theta[5] not assigned to an exact location on the device
    Info (169086): Pin theta[4] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CORDIC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 51 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 17 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 32 input, 96 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file E:/DSD/DSD/students_material/system_template_de0/system_template_de0/CORDIC/output_files/CORDIC.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1081 megabytes
    Info: Processing ended: Thu Mar 10 20:40:36 2016
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/DSD/DSD/students_material/system_template_de0/system_template_de0/CORDIC/output_files/CORDIC.fit.smsg.


