// Seed: 3092521512
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input tri  id_2
);
  id_4(
      .id_0(id_2), .id_1(1'b0), .id_2((id_1)), .id_3(id_0), .id_4(1), .id_5(id_2), .id_6(1)
  );
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    input uwire id_3
);
  tri1 id_5 = id_3;
  module_0(
      id_3, id_3, id_5
  );
endmodule
