0.7
2020.2
May 22 2024
19:03:11
C:/Users/niran/Documents/Main/Verilog Experiments/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v,1718481740,verilog,,,,half_adder_tb,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1718481594,verilog,,C:/Users/niran/Documents/Main/Verilog Experiments/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v,,half_adder,,,,,,,,
