// Seed: 615020295
module module_0 (
    id_1,
    id_2
);
  output supply1 id_2;
  input wire id_1;
  assign id_2 = id_1 > (1'd0);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd72
) (
    input wor  id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri  _id_7,
    input tri0 id_8
);
  wire [id_7 : 1  >=  ~  1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire [1 : id_7] id_11;
endmodule
