static void F_1 ( struct V_1 * V_2 ,\r\nvoid T_1 * * V_3 ,\r\nT_2 * V_4 ,\r\nT_2 * V_5 )\r\n{\r\nT_3 V_6 ;\r\nV_6 = ( ( ( V_7 T_3 ) V_2 -> V_8 & ~ 0xf0 ) | 0x20 ) ;\r\n* V_3 = ( V_7 void T_1 * ) V_6 ;\r\n* V_4 = V_9 ;\r\n* V_5 = V_10 ;\r\n}\r\nstatic void F_2 ( struct V_1 * V_2 ,\r\nvoid T_1 * * V_3 ,\r\nT_2 * V_4 ,\r\nT_2 * V_5 )\r\n{\r\nT_3 V_6 ;\r\nV_6 = ( ( ( V_7 T_3 ) V_2 -> V_8 & ~ 0xf0 ) | 0x20 ) ;\r\n* V_3 = ( V_7 void T_1 * ) V_6 ;\r\n* V_4 = V_11 ;\r\n* V_5 = V_10 ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 ,\r\nvoid T_1 * * V_3 ,\r\nT_2 * V_4 ,\r\nT_2 * V_5 )\r\n{\r\nT_3 V_6 ;\r\nV_6 = ( ( ( V_7 T_3 ) V_2 -> V_8 & ~ 0xf0 ) | 0x20 ) ;\r\n* V_3 = ( V_7 void T_1 * ) V_6 ;\r\n* V_4 = V_12 ;\r\n* V_5 = V_10 ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 ,\r\nvoid T_1 * * V_3 ,\r\nT_2 * V_4 ,\r\nT_2 * V_5 )\r\n{\r\n* V_3 = ( V_7 void T_1 * ) ( V_2 -> V_8 ) ;\r\n* V_4 = V_2 -> V_13 + V_14 ;\r\n* V_5 = V_15 ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 ,\r\nvoid T_1 * * V_16 ,\r\nT_2 * V_17 )\r\n{\r\n* V_16 = ( V_7 void T_1 * ) ( V_2 -> V_8 ) ;\r\nif ( V_2 -> V_13 & V_18 )\r\n* V_17 = V_2 -> V_13 + V_19 ;\r\nelse\r\n* V_17 = V_2 -> V_13 - V_19 ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 ,\r\nvoid T_1 * * V_3 ,\r\nT_2 * V_4 ,\r\nT_2 * V_5 )\r\n{\r\nT_3 V_6 ;\r\nV_6 = ( ( ( V_7 T_3 ) V_2 -> V_8 & ~ 0xf0 ) | 0x20 ) ;\r\n* V_3 = ( V_7 void T_1 * ) V_6 ;\r\n* V_4 = V_20 ;\r\n* V_5 = V_10 ;\r\n}\r\nvoid T_4 F_7 ( void )\r\n{\r\nstruct V_2 * V_21 ;\r\nstruct V_2 * V_22 ;\r\nV_21 = F_8 ( NULL , L_1 ) ;\r\nF_9 ( V_21 , V_23 ) ;\r\nF_10 ( V_21 ) ;\r\nV_22 = F_8 ( NULL , L_2 ) ;\r\nF_10 ( V_22 ) ;\r\nF_9 ( V_22 , V_23 ) ;\r\nF_11 ( V_22 ) ;\r\nF_11 ( V_21 ) ;\r\n}\r\nstatic int T_4 F_12 ( int V_24 )\r\n{\r\nif ( V_24 == V_25 || V_24 == V_26 ||\r\nV_24 == V_27 ||\r\nV_24 == V_28 )\r\nF_13 ( V_29 ) ;\r\nif ( V_24 == V_25 )\r\nF_13 ( V_30 ) ;\r\nif ( V_24 == V_26 || V_24 == V_25 ||\r\nV_24 == V_28 )\r\nF_13 ( V_31 ) ;\r\nif ( V_24 == V_27 )\r\nF_13 ( V_32 ) ;\r\nif ( V_24 == V_28 ||\r\nV_24 == V_26 )\r\nF_13 ( V_33 ) ;\r\nif ( V_24 == V_27 ||\r\nV_24 == V_28 ||\r\nV_24 == V_26 )\r\nF_13 ( V_34 ) ;\r\nif ( V_24 == V_26 )\r\nF_13 ( V_35 ) ;\r\nF_14 () ;\r\nF_15 ( V_36 ,\r\nF_16 ( V_36 ) ) ;\r\nF_17 ( L_3 ,\r\n( F_18 ( F_19 ( NULL , L_4 ) ) / 1000000 ) ,\r\n( F_18 ( F_19 ( NULL , L_4 ) ) / 100000 ) % 10 ,\r\n( F_18 ( F_19 ( NULL , L_5 ) ) / 1000000 ) ,\r\n( F_18 ( F_19 ( NULL , L_6 ) ) / 1000000 ) ) ;\r\nif ( V_24 != V_27 )\r\nF_7 () ;\r\nreturn 0 ;\r\n}\r\nint T_4 F_20 ( void )\r\n{\r\nreturn F_12 ( V_28 ) ;\r\n}\r\nint T_4 F_21 ( void )\r\n{\r\nreturn F_12 ( V_26 ) ;\r\n}\r\nint T_4 F_22 ( void )\r\n{\r\nreturn F_12 ( V_25 ) ;\r\n}
