
*** Running vivado
    with args -log rv32i_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32i_cpu.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source rv32i_cpu.tcl -notrace
Command: synth_design -top rv32i_cpu -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 80293
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/tony/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.051 ; gain = 311.832 ; free physical = 23131 ; free virtual = 59002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.247; parent = 865.485; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.117; parent = 1869.023; children = 1603.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32i_cpu' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'i_alu_out' does not match port width (12) of module 'PC' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:77]
INFO: [Synth 8-6157] synthesizing module 'ir_decoder' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/ir_decoder.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ir_decoder' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/ir_decoder.v:29]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-226] default block is never used [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v:93]
INFO: [Synth 8-226] default block is never used [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v:110]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch_resolution' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/branch_resolution.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_resolution' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/branch_resolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-226] default block is never used [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/fsm.v:44]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-6157] synthesizing module 'brent_kung_add_32bits' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/brent_kung_add_32bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_2bits' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/g_2bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'g_2bits' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/g_2bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'p_2bits' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/p_2bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'p_2bits' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/p_2bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'brent_kung_add_32bits' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/brent_kung_add_32bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_cpu' (0#1) [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:23]
WARNING: [Synth 8-6014] Unused sequential element N_reg_reg was removed.  [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:105]
WARNING: [Synth 8-6014] Unused sequential element Z_reg_reg was removed.  [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:106]
WARNING: [Synth 8-6014] Unused sequential element C_reg_reg was removed.  [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:107]
WARNING: [Synth 8-6014] Unused sequential element V_reg_reg was removed.  [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:108]
WARNING: [Synth 8-3917] design rv32i_cpu has port o_mem_we[3] driven by constant 0
WARNING: [Synth 8-3917] design rv32i_cpu has port o_mem_we[2] driven by constant 0
WARNING: [Synth 8-3917] design rv32i_cpu has port o_mem_we[1] driven by constant 0
WARNING: [Synth 8-7129] Port clk in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port async_reset_n in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[6] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[4] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[3] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[2] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[1] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[0] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btaken in module controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1940.988 ; gain = 386.770 ; free physical = 23209 ; free virtual = 59081
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.247; parent = 865.485; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3544.086; parent = 1940.992; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1958.801 ; gain = 404.582 ; free physical = 23202 ; free virtual = 59074
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.247; parent = 865.485; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3561.898; parent = 1958.805; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1966.805 ; gain = 412.586 ; free physical = 23202 ; free virtual = 59074
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.247; parent = 865.485; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3569.902; parent = 1966.809; children = 1603.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'o_c_state_reg' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'o_pc' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/PC.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'o_alu_a_reg' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'o_alu_b_reg' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_FETCH |                              000 |                              000
                S_DECODE |                              001 |                              001
                 S_BTYPE |                              010 |                              100
                  S_EXEI |                              011 |                              010
                   S_MEM |                              100 |                              101
                  S_EXER |                              101 |                              011
                    S_WB |                              110 |                              110
                   S_ERR |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'o_c_state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1983.719 ; gain = 429.500 ; free physical = 23134 ; free virtual = 59008
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.247; parent = 865.485; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3586.816; parent = 1983.723; children = 1603.094
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 31    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design rv32i_cpu has port o_mem_we[3] driven by constant 0
WARNING: [Synth 8-3917] design rv32i_cpu has port o_mem_we[2] driven by constant 0
WARNING: [Synth 8-3917] design rv32i_cpu has port o_mem_we[1] driven by constant 0
WARNING: [Synth 8-7129] Port clk in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port async_reset_n in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[6] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[4] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[3] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[2] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[1] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_funct7[0] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btaken in module controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    48|
|5     |LUT3   |    67|
|6     |LUT4   |   151|
|7     |LUT5   |   272|
|8     |LUT6   |   769|
|9     |MUXF7  |   257|
|10    |MUXF8  |    84|
|11    |FDCE   |    48|
|12    |FDRE   |   992|
|13    |LD     |    14|
|14    |IBUF   |    66|
|15    |OBUF   |    61|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |  2834|
|2     |  ctrl_inst    |controller |    76|
|3     |  fsm_inst     |fsm        |   395|
|4     |  pc_inst      |PC         |    40|
|5     |  regfile_inst |regfile    |  2160|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22813 ; free virtual = 58691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1380.556; parent = 1169.032; children = 211.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.496; parent = 2269.402; children = 1603.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2269.398 ; gain = 715.180 ; free physical = 22820 ; free virtual = 58698
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2269.406 ; gain = 715.180 ; free physical = 22820 ; free virtual = 58698
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.406 ; gain = 0.000 ; free physical = 22938 ; free virtual = 58816
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.422 ; gain = 0.000 ; free physical = 22856 ; free virtual = 58734
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

Synth Design complete, checksum: 7db6ebcd
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2317.422 ; gain = 763.203 ; free physical = 23070 ; free virtual = 58949
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/riscv/rv32i/rv32i.runs/synth_1/rv32i_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv32i_cpu_utilization_synth.rpt -pb rv32i_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 23:35:04 2024...
