
Loading design for application trce from file iir_2_impl1.ncd.
Design name: IIR
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Jul 29 20:54:47 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o IIR_2_impl1.twr -gui IIR_2_impl1.ncd IIR_2_impl1.prf 
Design file:     iir_2_impl1.ncd
Preference file: iir_2_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 67.522000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 19.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.445ns  (43.0% logic, 57.0% route), 21 logic levels.

 Constraint Details:

     34.445ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.801ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF1_DE  ---     0.643    R17C20C.FCI to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.445   (43.0% logic, 57.0% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i7  (to clk_c +)

   Delay:              34.396ns  (42.9% logic, 57.1% route), 21 logic levels.

 Constraint Details:

     34.396ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.752ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF0_DE  ---     0.585    R17C20C.FCI to     R17C20C.F0 SLICE_8
ROUTE         2     0.009     R17C20C.F0 to    R17C20C.DI0 dac_c_7 (to clk_c)
                  --------
                   34.396   (42.9% logic, 57.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.369ns  (42.9% logic, 57.1% route), 21 logic levels.

 Constraint Details:

     34.369ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.725ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF1_DE  ---     0.643    R16C24B.FCI to     R16C24B.F1 SLICE_110
ROUTE         1     1.840     R16C24B.F1 to     R16C22D.A1 term_b1_16
C1TOFCO_DE  ---     0.889     R16C22D.A1 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF1_DE  ---     0.643    R17C20C.FCI to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.369   (42.9% logic, 57.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.680ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.324ns  (43.1% logic, 56.9% route), 21 logic levels.

 Constraint Details:

     34.324ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.680ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
CTOF_DEL    ---     0.495     R17C24D.A1 to     R17C24D.F1 SLICE_148
ROUTE         1     1.299     R17C24D.F1 to     R18C25A.A0 n398
CTOF_DEL    ---     0.495     R18C25A.A0 to     R18C25A.F0 SLICE_154
ROUTE         1     1.383     R18C25A.F0 to     R18C23A.A1 n438
C1TOFCO_DE  ---     0.889     R18C23A.A1 to    R18C23A.FCO SLICE_161
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI n1542
FCITOF0_DE  ---     0.585    R18C23B.FCI to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF1_DE  ---     0.643    R17C20C.FCI to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.324   (43.1% logic, 56.9% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i7  (to clk_c +)

   Delay:              34.320ns  (42.8% logic, 57.2% route), 21 logic levels.

 Constraint Details:

     34.320ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.676ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF1_DE  ---     0.643    R16C24B.FCI to     R16C24B.F1 SLICE_110
ROUTE         1     1.840     R16C24B.F1 to     R16C22D.A1 term_b1_16
C1TOFCO_DE  ---     0.889     R16C22D.A1 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF0_DE  ---     0.585    R17C20C.FCI to     R17C20C.F0 SLICE_8
ROUTE         2     0.009     R17C20C.F0 to    R17C20C.DI0 dac_c_7 (to clk_c)
                  --------
                   34.320   (42.8% logic, 57.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.667ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.311ns  (40.4% logic, 59.6% route), 21 logic levels.

 Constraint Details:

     34.311ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.667ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
CTOF_DEL    ---     0.495     R16C22D.A0 to     R16C22D.F0 SLICE_227
ROUTE         1     2.153     R16C22D.F0 to     R16C19D.A1 n1014
C1TOFCO_DE  ---     0.889     R16C19D.A1 to    R16C19D.FCO SLICE_45
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI n1656
FCITOFCO_D  ---     0.162    R16C20A.FCI to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF1_DE  ---     0.643    R17C20C.FCI to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.311   (40.4% logic, 59.6% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.657ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.301ns  (42.4% logic, 57.6% route), 21 logic levels.

 Constraint Details:

     34.301ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.657ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
C0TOFCO_DE  ---     1.023     R14C26A.B0 to    R14C26A.FCO SLICE_123
ROUTE         1     0.000    R14C26A.FCO to    R14C26B.FCI n1580
FCITOF0_DE  ---     0.585    R14C26B.FCI to     R14C26B.F0 SLICE_122
ROUTE         1     1.383     R14C26B.F0 to     R15C26B.A1 n195
C1TOFCO_DE  ---     0.889     R15C26B.A1 to    R15C26B.FCO SLICE_129
ROUTE         1     0.000    R15C26B.FCO to    R15C26C.FCI n1574
FCITOF0_DE  ---     0.585    R15C26C.FCI to     R15C26C.F0 SLICE_128
ROUTE         1     1.383     R15C26C.F0 to     R16C26C.A1 n278
CTOF_DEL    ---     0.495     R16C26C.A1 to     R16C26C.F1 SLICE_135
ROUTE         1     1.840     R16C26C.F1 to     R17C26D.A0 n318
CTOF_DEL    ---     0.495     R17C26D.A0 to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF1_DE  ---     0.643    R17C20C.FCI to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.301   (42.4% logic, 57.6% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.300ns  (40.7% logic, 59.3% route), 20 logic levels.

 Constraint Details:

     34.300ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.656ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF1_DE  ---     0.643    R16C23A.FCI to     R16C23A.F1 SLICE_226
ROUTE         1     1.801     R16C23A.F1 to     R16C20B.A0 n1011
C0TOFCO_DE  ---     1.023     R16C20B.A0 to    R16C20B.FCO SLICE_43
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n1658
FCITOF0_DE  ---     0.585    R16C20C.FCI to     R16C20C.F0 SLICE_42
ROUTE         1     2.160     R16C20C.F0 to     R17C20C.B1 n986
CTOF_DEL    ---     0.495     R17C20C.B1 to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.300   (40.7% logic, 59.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i7  (to clk_c +)

   Delay:              34.275ns  (43.0% logic, 57.0% route), 21 logic levels.

 Constraint Details:

     34.275ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.631ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
CTOF_DEL    ---     0.495     R17C24D.A1 to     R17C24D.F1 SLICE_148
ROUTE         1     1.299     R17C24D.F1 to     R18C25A.A0 n398
CTOF_DEL    ---     0.495     R18C25A.A0 to     R18C25A.F0 SLICE_154
ROUTE         1     1.383     R18C25A.F0 to     R18C23A.A1 n438
C1TOFCO_DE  ---     0.889     R18C23A.A1 to    R18C23A.FCO SLICE_161
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI n1542
FCITOF0_DE  ---     0.585    R18C23B.FCI to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOF0_DE  ---     0.585    R16C23A.FCI to     R16C23A.F0 SLICE_226
ROUTE         1     1.336     R16C23A.F0 to     R16C20A.B1 n1012
C1TOFCO_DE  ---     0.889     R16C20A.B1 to    R16C20A.FCO SLICE_44
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n1657
FCITOF0_DE  ---     0.585    R16C20B.FCI to     R16C20B.F0 SLICE_43
ROUTE         1     1.925     R16C20B.F0 to     R17C20B.A1 n988
C1TOFCO_DE  ---     0.889     R17C20B.A1 to    R17C20B.FCO SLICE_215
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI n1451
FCITOF0_DE  ---     0.585    R17C20C.FCI to     R17C20C.F0 SLICE_8
ROUTE         2     0.009     R17C20C.F0 to    R17C20C.DI0 dac_c_7 (to clk_c)
                  --------
                   34.275   (43.0% logic, 57.0% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 19.626ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i8  (from clk_c +)
   Destination:    FF         Data in        y_d1_i0_i8  (to clk_c +)

   Delay:              34.270ns  (40.7% logic, 59.3% route), 21 logic levels.

 Constraint Details:

     34.270ns physical path delay SLICE_8 to SLICE_8 exceeds
     14.810ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 14.644ns) by 19.626ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q1 SLICE_8 (from clk_c)
ROUTE         9     3.139     R17C20C.Q1 to     R14C26A.B0 y_d1_8
CTOF1_DEL   ---     0.889     R14C26A.B0 to     R14C26A.F1 SLICE_123
ROUTE         1     1.726     R14C26A.F1 to     R15C26B.A0 n152
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 SLICE_129
ROUTE         1     1.001     R15C26B.F0 to     R16C26B.B1 n192
C1TOFCO_DE  ---     0.889     R16C26B.B1 to    R16C26B.FCO SLICE_136
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n1567
FCITOF0_DE  ---     0.585    R16C26C.FCI to     R16C26C.F0 SLICE_135
ROUTE         1     1.763     R16C26C.F0 to     R17C26C.B1 n275
C1TOFCO_DE  ---     0.889     R17C26C.B1 to    R17C26C.FCO SLICE_142
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI n1561
FCITOF0_DE  ---     0.585    R17C26D.FCI to     R17C26D.F0 SLICE_141
ROUTE         1     1.383     R17C26D.F0 to     R17C24D.A1 n358
C1TOFCO_DE  ---     0.889     R17C24D.A1 to    R17C24D.FCO SLICE_148
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI n1555
FCITOF0_DE  ---     0.585    R17C25A.FCI to     R17C25A.F0 SLICE_147
ROUTE         1     1.383     R17C25A.F0 to     R18C25A.A1 n441
CTOF_DEL    ---     0.495     R18C25A.A1 to     R18C25A.F1 SLICE_154
ROUTE         1     1.420     R18C25A.F1 to     R18C23B.B0 n481
CTOF_DEL    ---     0.495     R18C23B.B0 to     R18C23B.F0 SLICE_160
ROUTE         1     1.383     R18C23B.F0 to     R17C23B.A1 n521
C1TOFCO_DE  ---     0.889     R17C23B.A1 to    R17C23B.FCO SLICE_167
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI n1536
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 SLICE_166
ROUTE         1     1.336     R17C23C.F0 to     R16C24A.B1 n563
C1TOFCO_DE  ---     0.889     R16C24A.B1 to    R16C24A.FCO SLICE_111
ROUTE         1     0.000    R16C24A.FCO to    R16C24B.FCI n1594
FCITOF0_DE  ---     0.585    R16C24B.FCI to     R16C24B.F0 SLICE_110
ROUTE         1     1.840     R16C24B.F0 to     R16C22D.A0 term_b1_15
C0TOFCO_DE  ---     1.023     R16C22D.A0 to    R16C22D.FCO SLICE_227
ROUTE         1     0.000    R16C22D.FCO to    R16C23A.FCI n1439
FCITOFCO_D  ---     0.162    R16C23A.FCI to    R16C23A.FCO SLICE_226
ROUTE         1     0.000    R16C23A.FCO to    R16C23B.FCI n1440
FCITOF0_DE  ---     0.585    R16C23B.FCI to     R16C23B.F0 SLICE_225
ROUTE         1     1.801     R16C23B.F0 to     R16C20B.A1 n1010
C1TOFCO_DE  ---     0.889     R16C20B.A1 to    R16C20B.FCO SLICE_43
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n1658
FCITOF0_DE  ---     0.585    R16C20C.FCI to     R16C20C.F0 SLICE_42
ROUTE         1     2.160     R16C20C.F0 to     R17C20C.B1 n986
CTOF_DEL    ---     0.495     R17C20C.B1 to     R17C20C.F1 SLICE_8
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 y_full_20 (to clk_c)
                  --------
                   34.270   (40.7% logic, 59.3% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     3.044       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  28.893MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 67.522000 MHz ;   |   67.522 MHz|   28.893 MHz|  21 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n521                                    |       1|    3898|     95.17%
                                        |        |        |
n1594                                   |       1|    3667|     89.53%
                                        |        |        |
y_d1_8                                  |       9|    3556|     86.82%
                                        |        |        |
n1536                                   |       1|    3159|     77.12%
                                        |        |        |
n563                                    |       1|    3159|     77.12%
                                        |        |        |
n358                                    |       1|    2716|     66.31%
                                        |        |        |
y_full_20                               |       1|    2596|     63.38%
                                        |        |        |
n1451                                   |       1|    2521|     61.55%
                                        |        |        |
n1439                                   |       1|    2478|     60.50%
                                        |        |        |
n988                                    |       1|    2412|     58.89%
                                        |        |        |
n1657                                   |       1|    2297|     56.08%
                                        |        |        |
term_b1_15                              |       1|    2268|     55.37%
                                        |        |        |
n275                                    |       1|    2240|     54.69%
                                        |        |        |
n481                                    |       1|    2225|     54.32%
                                        |        |        |
n152                                    |       1|    2143|     52.32%
                                        |        |        |
n438                                    |       1|    1806|     44.09%
                                        |        |        |
n441                                    |       1|    1751|     42.75%
                                        |        |        |
n192                                    |       1|    1722|     42.04%
                                        |        |        |
n1542                                   |       1|    1681|     41.04%
                                        |        |        |
n1567                                   |       1|    1636|     39.94%
                                        |        |        |
n398                                    |       1|    1601|     39.09%
                                        |        |        |
n1561                                   |       1|    1535|     37.48%
                                        |        |        |
n318                                    |       1|    1534|     37.45%
                                        |        |        |
n1555                                   |       1|    1294|     31.59%
                                        |        |        |
term_b1_16                              |       1|    1262|     30.81%
                                        |        |        |
dac_c_7                                 |       2|    1231|     30.05%
                                        |        |        |
n986                                    |       1|    1213|     29.61%
                                        |        |        |
n195                                    |       1|    1205|     29.42%
                                        |        |        |
n1012                                   |       1|    1200|     29.30%
                                        |        |        |
n278                                    |       1|    1155|     28.20%
                                        |        |        |
n1580                                   |       1|    1137|     27.76%
                                        |        |        |
n1658                                   |       1|    1125|     27.47%
                                        |        |        |
n1574                                   |       1|    1090|     26.61%
                                        |        |        |
n235                                    |       1|    1086|     26.51%
                                        |        |        |
n1014                                   |       1|    1043|     25.46%
                                        |        |        |
n1656                                   |       1|     983|     24.00%
                                        |        |        |
n562                                    |       2|     904|     22.07%
                                        |        |        |
n1011                                   |       1|     882|     21.53%
                                        |        |        |
n315                                    |       1|     756|     18.46%
                                        |        |        |
n355_adj_34                             |       1|     716|     17.48%
                                        |        |        |
n1548                                   |       1|     704|     17.19%
                                        |        |        |
n109                                    |       1|     650|     15.87%
                                        |        |        |
n1573                                   |       1|     550|     13.43%
                                        |        |        |
n1440                                   |       1|     525|     12.82%
                                        |        |        |
y_d1_7                                  |      12|     516|     12.60%
                                        |        |        |
n401                                    |       1|     457|     11.16%
                                        |        |        |
n1010                                   |       1|     451|     11.01%
                                        |        |        |
n1013                                   |       1|     431|     10.52%
                                        |        |        |
n1438                                   |       1|     422|     10.30%
                                        |        |        |
term_b1_14                              |       1|     421|     10.28%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 24
   Covered under: FREQUENCY NET "clk_c" 67.522000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 73773888
Cumulative negative slack: 73773888

Constraints cover 7335980 paths, 1 nets, and 925 connections (88.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Jul 29 20:54:47 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o IIR_2_impl1.twr -gui IIR_2_impl1.ncd IIR_2_impl1.prf 
Design file:     iir_2_impl1.ncd
Preference file: iir_2_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 67.522000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i4  (from clk_c +)
   Destination:    FF         Data in        y_d2_i0_i4  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_216 to SLICE_254 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20A.CLK to     R17C20A.Q1 SLICE_216 (from clk_c)
ROUTE        12     0.154     R17C20A.Q1 to     R17C20D.M0 y_d1_4 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R17C20A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i5  (from clk_c +)
   Destination:    FF         Data in        y_d2_i0_i5  (to clk_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_215 to SLICE_254 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_215 to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20B.CLK to     R17C20B.Q0 SLICE_215 (from clk_c)
ROUTE        12     0.155     R17C20B.Q0 to     R17C20D.M1 y_d1_5 (to clk_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R17C20B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              x_d1__i8  (from clk_c +)
   Destination:    FF         Data in        x_d2__i8  (to clk_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_106 to SLICE_96 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_106 to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18B.CLK to     R18C18B.Q0 SLICE_106 (from clk_c)
ROUTE         7     0.156     R18C18B.Q0 to     R19C18B.M0 x_d1_7 (to clk_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R18C18B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R19C18B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              x_d1__i6  (from clk_c +)
   Destination:    FF         Data in        x_d2__i6  (to clk_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_107 to SLICE_97 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18A.CLK to     R18C18A.Q0 SLICE_107 (from clk_c)
ROUTE         8     0.156     R18C18A.Q0 to     R19C18A.M0 x_d1_5 (to clk_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R18C18A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R19C18A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              y_d1_i0_i7  (from clk_c +)
   Destination:    FF         Data in        y_d2_i0_i7  (to clk_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_8 to SLICE_255 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 SLICE_8 (from clk_c)
ROUTE        12     0.156     R17C20C.Q0 to     R19C20C.M1 y_d1_7 (to clk_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R19C20C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_divide_counter_86__i4  (from clk_c +)
   Destination:    FF         Data in        clk_divide_counter_86__i4  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16C.CLK to     R12C16C.Q1 SLICE_1 (from clk_c)
ROUTE         2     0.132     R12C16C.Q1 to     R12C16C.A1 clk_divide_counter_4
CTOF_DEL    ---     0.101     R12C16C.A1 to     R12C16C.F1 SLICE_1
ROUTE         1     0.000     R12C16C.F1 to    R12C16C.DI1 n41 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_divide_counter_86__i3  (from clk_c +)
   Destination:    FF         Data in        clk_divide_counter_86__i3  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16C.CLK to     R12C16C.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R12C16C.Q0 to     R12C16C.A0 clk_divide_counter_3
CTOF_DEL    ---     0.101     R12C16C.A0 to     R12C16C.F0 SLICE_1
ROUTE         1     0.000     R12C16C.F0 to    R12C16C.DI0 n42 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_divide_counter_86__i5  (from clk_c +)
   Destination:    FF         Data in        clk_divide_counter_86__i5  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_2 (from clk_c)
ROUTE         2     0.132     R12C16D.Q0 to     R12C16D.A0 clk_divide_counter_5
CTOF_DEL    ---     0.101     R12C16D.A0 to     R12C16D.F0 SLICE_2
ROUTE         1     0.000     R12C16D.F0 to    R12C16D.DI0 n40 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_divide_counter_86__i6  (from clk_c +)
   Destination:    FF         Data in        clk_divide_counter_86__i6  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.132     R12C16D.Q1 to     R12C16D.A1 clk_divide_counter_6
CTOF_DEL    ---     0.101     R12C16D.A1 to     R12C16D.F1 SLICE_2
ROUTE         1     0.000     R12C16D.F1 to    R12C16D.DI1 n39 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_divide_counter_86__i2  (from clk_c +)
   Destination:    FF         Data in        clk_divide_counter_86__i2  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_240 to SLICE_240 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_240 to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16B.CLK to     R12C16B.Q1 SLICE_240 (from clk_c)
ROUTE         2     0.132     R12C16B.Q1 to     R12C16B.A1 clk_divide_counter_2
CTOF_DEL    ---     0.101     R12C16B.A1 to     R12C16B.F1 SLICE_240
ROUTE         1     0.000     R12C16B.F1 to    R12C16B.DI1 n43 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.116       C1.PADDI to    R12C16B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 67.522000 MHz ;   |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 24
   Covered under: FREQUENCY NET "clk_c" 67.522000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7335980 paths, 1 nets, and 925 connections (88.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 73773888 (setup), 0 (hold)
Cumulative negative slack: 73773888 (73773888+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

