Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Dec  6 02:35:04 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.147       -2.116                     36                 1129        0.019        0.000                      0                 1129        2.000        0.000                       0                   424  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.147       -2.116                     36                 1129        0.019        0.000                      0                 1129        2.000        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack       -0.147ns,  Total Violation       -2.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.909ns (39.385%)  route 2.938ns (60.615%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 9.451 - 5.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.724     4.968    CLK_IBUF_BUFG
    SLICE_X78Y18         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y18         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  counter_reg[4]/Q
                         net (fo=5, routed)           1.175     6.599    counter_reg_n_0_[4]
    SLICE_X76Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  OUT_DATA_LAST_i_24/O
                         net (fo=1, routed)           0.000     6.723    OUT_DATA_LAST_i_24_n_0
    SLICE_X76Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.273 r  OUT_DATA_LAST_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.273    OUT_DATA_LAST_reg_i_17_n_0
    SLICE_X76Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  OUT_DATA_LAST_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.387    OUT_DATA_LAST_reg_i_11_n_0
    SLICE_X76Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.615 f  OUT_DATA_LAST_reg_i_7/CO[2]
                         net (fo=38, routed)          0.741     8.356    memory_addr1
    SLICE_X76Y20         LUT5 (Prop_lut5_I2_O)        0.313     8.669 f  memory_addr[31]_i_5/O
                         net (fo=1, routed)           0.280     8.948    memory_addr[31]_i_5_n_0
    SLICE_X76Y20         LUT4 (Prop_lut4_I3_O)        0.124     9.072 r  memory_addr[31]_i_1/O
                         net (fo=32, routed)          0.742     9.815    memory_addr[31]_i_1_n_0
    SLICE_X74Y18         FDRE                                         r  memory_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.549     9.451    CLK_IBUF_BUFG
    SLICE_X74Y18         FDRE                                         r  memory_addr_reg[11]/C
                         clock pessimism              0.457     9.908    
                         clock uncertainty           -0.035     9.872    
    SLICE_X74Y18         FDRE (Setup_fdre_C_CE)      -0.205     9.667    memory_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.909ns (39.385%)  route 2.938ns (60.615%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 9.451 - 5.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.724     4.968    CLK_IBUF_BUFG
    SLICE_X78Y18         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y18         FDRE (Prop_fdre_C_Q)         0.456     5.424 r  counter_reg[4]/Q
                         net (fo=5, routed)           1.175     6.599    counter_reg_n_0_[4]
    SLICE_X76Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  OUT_DATA_LAST_i_24/O
                         net (fo=1, routed)           0.000     6.723    OUT_DATA_LAST_i_24_n_0
    SLICE_X76Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.273 r  OUT_DATA_LAST_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.273    OUT_DATA_LAST_reg_i_17_n_0
    SLICE_X76Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  OUT_DATA_LAST_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.387    OUT_DATA_LAST_reg_i_11_n_0
    SLICE_X76Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.615 f  OUT_DATA_LAST_reg_i_7/CO[2]
                         net (fo=38, routed)          0.741     8.356    memory_addr1
    SLICE_X76Y20         LUT5 (Prop_lut5_I2_O)        0.313     8.669 f  memory_addr[31]_i_5/O
                         net (fo=1, routed)           0.280     8.948    memory_addr[31]_i_5_n_0
    SLICE_X76Y20         LUT4 (Prop_lut4_I3_O)        0.124     9.072 r  memory_addr[31]_i_1/O
                         net (fo=32, routed)          0.742     9.815    memory_addr[31]_i_1_n_0
    SLICE_X74Y18         FDRE                                         r  memory_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.549     9.451    CLK_IBUF_BUFG
    SLICE_X74Y18         FDRE                                         r  memory_addr_reg[9]/C
                         clock pessimism              0.457     9.908    
                         clock uncertainty           -0.035     9.872    
    SLICE_X74Y18         FDRE (Setup_fdre_C_CE)      -0.205     9.667    memory_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.720ns (35.740%)  route 3.093ns (64.260%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 9.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[2]/Q
                         net (fo=10, routed)          0.997     6.426    j_reg_n_0_[2]
    SLICE_X84Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  bin_iteration[31]_i_39/O
                         net (fo=1, routed)           0.000     6.550    bin_iteration[31]_i_39_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  bin_iteration_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.100    bin_iteration_reg[31]_i_24_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  bin_iteration_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.214    bin_iteration_reg[31]_i_15_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  bin_iteration_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.328    bin_iteration_reg[31]_i_6_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 f  bin_iteration_reg[31]_i_4/CO[3]
                         net (fo=7, routed)           0.909     8.351    bin_iteration_reg[31]_i_4_n_0
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.475 r  sort_state[2]_i_2/O
                         net (fo=2, routed)           0.305     8.780    sort_state[2]_i_2_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.904 r  j[31]_i_2/O
                         net (fo=32, routed)          0.881     9.785    j[31]_i_2_n_0
    SLICE_X87Y17         FDRE                                         r  j_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.555     9.457    CLK_IBUF_BUFG
    SLICE_X87Y17         FDRE                                         r  j_reg[0]/C
                         clock pessimism              0.457     9.914    
                         clock uncertainty           -0.035     9.878    
    SLICE_X87Y17         FDRE (Setup_fdre_C_CE)      -0.205     9.673    j_reg[0]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.428%)  route 2.875ns (62.572%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 9.449 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y23         FDRE                                         r  j_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.547     9.449    CLK_IBUF_BUFG
    SLICE_X80Y23         FDRE                                         r  j_reg[25]/C
                         clock pessimism              0.493     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X80Y23         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[25]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.428%)  route 2.875ns (62.572%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 9.449 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y23         FDRE                                         r  j_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.547     9.449    CLK_IBUF_BUFG
    SLICE_X80Y23         FDRE                                         r  j_reg[26]/C
                         clock pessimism              0.493     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X80Y23         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[26]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.428%)  route 2.875ns (62.572%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 9.449 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y23         FDRE                                         r  j_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.547     9.449    CLK_IBUF_BUFG
    SLICE_X80Y23         FDRE                                         r  j_reg[27]/C
                         clock pessimism              0.493     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X80Y23         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[27]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.428%)  route 2.875ns (62.572%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 9.449 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y23         FDRE                                         r  j_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.547     9.449    CLK_IBUF_BUFG
    SLICE_X80Y23         FDRE                                         r  j_reg[28]/C
                         clock pessimism              0.493     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X80Y23         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[28]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.429%)  route 2.875ns (62.571%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.453 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y19         FDRE                                         r  j_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.551     9.453    CLK_IBUF_BUFG
    SLICE_X80Y19         FDRE                                         r  j_reg[10]/C
                         clock pessimism              0.493     9.946    
                         clock uncertainty           -0.035     9.910    
    SLICE_X80Y19         FDRE (Setup_fdre_C_R)       -0.429     9.481    j_reg[10]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.429%)  route 2.875ns (62.571%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.453 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y19         FDRE                                         r  j_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.551     9.453    CLK_IBUF_BUFG
    SLICE_X80Y19         FDRE                                         r  j_reg[11]/C
                         clock pessimism              0.493     9.946    
                         clock uncertainty           -0.035     9.910    
    SLICE_X80Y19         FDRE (Setup_fdre_C_R)       -0.429     9.481    j_reg[11]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.720ns (37.429%)  route 2.875ns (62.571%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.453 - 5.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.729     4.973    CLK_IBUF_BUFG
    SLICE_X80Y17         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  j_reg[3]/Q
                         net (fo=10, routed)          1.004     6.432    j_reg_n_0_[3]
    SLICE_X79Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  sort_state[3]_i_60/O
                         net (fo=1, routed)           0.000     6.556    sort_state[3]_i_60_n_0
    SLICE_X79Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.106 r  sort_state_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.106    sort_state_reg[3]_i_45_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  sort_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.220    sort_state_reg[3]_i_31_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  sort_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.334    sort_state_reg[3]_i_17_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 f  sort_state_reg[3]_i_11/CO[3]
                         net (fo=7, routed)           0.791     8.239    sort_state_reg[3]_i_11_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.363 f  j[31]_i_4/O
                         net (fo=1, routed)           0.302     8.665    j[31]_i_4_n_0
    SLICE_X76Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.789 r  j[31]_i_1_comp/O
                         net (fo=32, routed)          0.779     9.568    j[31]_i_1_n_0
    SLICE_X80Y19         FDRE                                         r  j_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.551     9.453    CLK_IBUF_BUFG
    SLICE_X80Y19         FDRE                                         r  j_reg[12]/C
                         clock pessimism              0.493     9.946    
                         clock uncertainty           -0.035     9.910    
    SLICE_X80Y19         FDRE (Setup_fdre_C_R)       -0.429     9.481    j_reg[12]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 right_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.425%)  route 0.171ns (53.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.599     1.465    CLK_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  right_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  right_in_reg[9]/Q
                         net (fo=1, routed)           0.171     1.784    bin_right/memory_reg_1[9]
    RAMB36_X4Y4          RAMB36E1                                     r  bin_right/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.908     2.024    bin_right/CLK_IBUF_BUFG
    RAMB36_X4Y4          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.502     1.522    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.765    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 memory_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  memory_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  memory_in_reg[20]/Q
                         net (fo=1, routed)           0.257     1.890    memory/memory_reg_1[20]
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.914     2.030    memory/CLK_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.548    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.844    memory/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 memory_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  memory_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  memory_in_reg[22]/Q
                         net (fo=1, routed)           0.257     1.890    memory/memory_reg_1[22]
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.914     2.030    memory/CLK_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.548    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     1.844    memory/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 memory_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.021%)  route 0.204ns (57.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.606     1.472    CLK_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  memory_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  memory_in_reg[1]/Q
                         net (fo=1, routed)           0.204     1.825    memory/memory_reg_1[1]
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.914     2.030    memory/CLK_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/CLKARDCLK
                         clock pessimism             -0.502     1.528    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.771    memory/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 memory_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.378%)  route 0.248ns (62.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  memory_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  memory_in_reg[21]/Q
                         net (fo=1, routed)           0.248     1.865    memory/memory_reg_1[21]
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.914     2.030    memory/CLK_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  memory/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.548    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.243     1.791    memory/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 right_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.631%)  route 0.225ns (60.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.604     1.470    CLK_IBUF_BUFG
    SLICE_X90Y19         FDRE                                         r  right_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y19         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  right_in_reg[4]/Q
                         net (fo=1, routed)           0.225     1.844    bin_right/memory_reg_1[4]
    RAMB36_X4Y4          RAMB36E1                                     r  bin_right/memory_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.908     2.024    bin_right/CLK_IBUF_BUFG
    RAMB36_X4Y4          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.502     1.522    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.765    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 left_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.127%)  route 0.379ns (72.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.580     1.446    CLK_IBUF_BUFG
    SLICE_X89Y22         FDRE                                         r  left_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  left_in_reg[10]/Q
                         net (fo=1, routed)           0.379     1.966    bin_left/memory_reg_0[10]
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.911     2.027    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.545    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.841    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 left_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.084%)  route 0.328ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.602     1.468    CLK_IBUF_BUFG
    SLICE_X91Y22         FDRE                                         r  left_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  left_in_reg[6]/Q
                         net (fo=1, routed)           0.328     1.924    bin_left/memory_reg_0[6]
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.911     2.027    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.545    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.788    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 left_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.847%)  route 0.349ns (73.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.580     1.446    CLK_IBUF_BUFG
    SLICE_X89Y22         FDRE                                         r  left_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  left_in_reg[24]/Q
                         net (fo=1, routed)           0.349     1.923    bin_left/memory_reg_0[24]
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.911     2.027    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.545    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.242     1.787    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 left_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.459%)  route 0.338ns (72.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.602     1.468    CLK_IBUF_BUFG
    SLICE_X91Y22         FDRE                                         r  left_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  left_in_reg[30]/Q
                         net (fo=1, routed)           0.338     1.935    bin_left/memory_reg_0[30]
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.911     2.027    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.545    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.242     1.787    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y4     bin_right/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y5     bin_left/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y3     memory/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X76Y18    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X76Y18    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X79Y17    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X83Y24    bin_head_l_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X82Y19    bin_head_l_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X83Y24    bin_head_l_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X91Y17    bin_iteration_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X78Y20    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X78Y20    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X74Y18    memory_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X92Y22    val_to_store_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X90Y22    val_to_store_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X90Y23    val_to_store_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X90Y23    val_to_store_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X78Y20    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X78Y21    counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X76Y18    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X76Y18    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y24    bin_head_l_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y24    bin_head_l_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y24    bin_head_l_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X77Y18    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X80Y23    j_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X80Y23    j_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X80Y23    j_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X80Y23    j_reg[28]/C



