/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _SP_CRU_RESET_H_
#define _SP_CRU_RESET_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: Reset_Manager                             */
/* Register: Reset_Manager.rm_memshire_cold                                */
#define RESET_MANAGER_RM_MEMSHIRE_COLD_ADDRESS 0x200u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_BYTE_ADDRESS 0x200u
/* Register: Reset_Manager.rm_memshire_warm                                */
#define RESET_MANAGER_RM_MEMSHIRE_WARM_ADDRESS 0x204u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_BYTE_ADDRESS 0x204u
/* Register: Reset_Manager.rm_pshire_cold                                  */
#define RESET_MANAGER_RM_PSHIRE_COLD_ADDRESS 0x208u
#define RESET_MANAGER_RM_PSHIRE_COLD_BYTE_ADDRESS 0x208u
/* Register: Reset_Manager.rm_pshire_warm                                  */
#define RESET_MANAGER_RM_PSHIRE_WARM_ADDRESS 0x20cu
#define RESET_MANAGER_RM_PSHIRE_WARM_BYTE_ADDRESS 0x20cu
/* Register: Reset_Manager.rm_max_cold                                     */
#define RESET_MANAGER_RM_MAX_COLD_ADDRESS 0x210u
#define RESET_MANAGER_RM_MAX_COLD_BYTE_ADDRESS 0x210u
/* Register: Reset_Manager.rm_max_warm                                     */
#define RESET_MANAGER_RM_MAX_WARM_ADDRESS 0x214u
#define RESET_MANAGER_RM_MAX_WARM_BYTE_ADDRESS 0x214u
/* Register: Reset_Manager.rm_minion                                       */
#define RESET_MANAGER_RM_MINION_ADDRESS 0x240u
#define RESET_MANAGER_RM_MINION_BYTE_ADDRESS 0x240u
/* Register: Reset_Manager.rm_minion_warm_a                                */
#define RESET_MANAGER_RM_MINION_WARM_A_ADDRESS 0x244u
#define RESET_MANAGER_RM_MINION_WARM_A_BYTE_ADDRESS 0x244u
/* Register: Reset_Manager.rm_minion_warm_b                                */
#define RESET_MANAGER_RM_MINION_WARM_B_ADDRESS 0x248u
#define RESET_MANAGER_RM_MINION_WARM_B_BYTE_ADDRESS 0x248u
/* Register: Reset_Manager.rm_intr                                         */
#define RESET_MANAGER_RM_INTR_ADDRESS 0x24cu
#define RESET_MANAGER_RM_INTR_BYTE_ADDRESS 0x24cu
/* Register: Reset_Manager.rm_status                                       */
#define RESET_MANAGER_RM_STATUS_ADDRESS 0x250u
#define RESET_MANAGER_RM_STATUS_BYTE_ADDRESS 0x250u
/* Register: Reset_Manager.rm_status2                                      */
#define RESET_MANAGER_RM_STATUS2_ADDRESS 0x254u
#define RESET_MANAGER_RM_STATUS2_BYTE_ADDRESS 0x254u
/* Register: Reset_Manager.rm_misc                                         */
#define RESET_MANAGER_RM_MISC_ADDRESS 0x258u
#define RESET_MANAGER_RM_MISC_BYTE_ADDRESS 0x258u
/* Register: Reset_Manager.rm_ios_sp                                       */
#define RESET_MANAGER_RM_IOS_SP_ADDRESS 0x300u
#define RESET_MANAGER_RM_IOS_SP_BYTE_ADDRESS 0x300u
/* Register: Reset_Manager.rm_ios_vault                                    */
#define RESET_MANAGER_RM_IOS_VAULT_ADDRESS 0x304u
#define RESET_MANAGER_RM_IOS_VAULT_BYTE_ADDRESS 0x304u
/* Register: Reset_Manager.rm_main_noc                                     */
#define RESET_MANAGER_RM_MAIN_NOC_ADDRESS 0x308u
#define RESET_MANAGER_RM_MAIN_NOC_BYTE_ADDRESS 0x308u
/* Register: Reset_Manager.rm_debug_noc                                    */
#define RESET_MANAGER_RM_DEBUG_NOC_ADDRESS 0x30cu
#define RESET_MANAGER_RM_DEBUG_NOC_BYTE_ADDRESS 0x30cu
/* Register: Reset_Manager.rm_ios_pll0                                     */
#define RESET_MANAGER_RM_IOS_PLL0_ADDRESS 0x310u
#define RESET_MANAGER_RM_IOS_PLL0_BYTE_ADDRESS 0x310u
/* Register: Reset_Manager.rm_ios_pll1                                     */
#define RESET_MANAGER_RM_IOS_PLL1_ADDRESS 0x314u
#define RESET_MANAGER_RM_IOS_PLL1_BYTE_ADDRESS 0x314u
/* Register: Reset_Manager.rm_ios_pll2                                     */
#define RESET_MANAGER_RM_IOS_PLL2_ADDRESS 0x318u
#define RESET_MANAGER_RM_IOS_PLL2_BYTE_ADDRESS 0x318u
/* Register: Reset_Manager.rm_ios_pll3                                     */
#define RESET_MANAGER_RM_IOS_PLL3_ADDRESS 0x31cu
#define RESET_MANAGER_RM_IOS_PLL3_BYTE_ADDRESS 0x31cu
/* Register: Reset_Manager.rm_ios_pll4                                     */
#define RESET_MANAGER_RM_IOS_PLL4_ADDRESS 0x320u
#define RESET_MANAGER_RM_IOS_PLL4_BYTE_ADDRESS 0x320u
/* Register: Reset_Manager.rm_ios_periph                                   */
#define RESET_MANAGER_RM_IOS_PERIPH_ADDRESS 0x324u
#define RESET_MANAGER_RM_IOS_PERIPH_BYTE_ADDRESS 0x324u
/* Register: Reset_Manager.rm_max                                          */
#define RESET_MANAGER_RM_MAX_ADDRESS 0x328u
#define RESET_MANAGER_RM_MAX_BYTE_ADDRESS 0x328u
/* Register: Reset_Manager.rm_sys_reset_config                             */
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_ADDRESS 0x32cu
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_BYTE_ADDRESS 0x32cu
/* Register: Reset_Manager.rm_sys_reset_ctrl                               */
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ADDRESS 0x330u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_BYTE_ADDRESS 0x330u
/* Register: Reset_Manager.rm_usb2_0                                       */
#define RESET_MANAGER_RM_USB2_0_ADDRESS 0x400u
#define RESET_MANAGER_RM_USB2_0_BYTE_ADDRESS 0x400u
/* Register: Reset_Manager.rm_usb2_1                                       */
#define RESET_MANAGER_RM_USB2_1_ADDRESS 0x404u
#define RESET_MANAGER_RM_USB2_1_BYTE_ADDRESS 0x404u
/* Register: Reset_Manager.rm_emmc                                         */
#define RESET_MANAGER_RM_EMMC_ADDRESS 0x408u
#define RESET_MANAGER_RM_EMMC_BYTE_ADDRESS 0x408u
/* Register: Reset_Manager.rm_spio_i2c0                                    */
#define RESET_MANAGER_RM_SPIO_I2C0_ADDRESS 0x40cu
#define RESET_MANAGER_RM_SPIO_I2C0_BYTE_ADDRESS 0x40cu
/* Register: Reset_Manager.rm_spio_i2c1                                    */
#define RESET_MANAGER_RM_SPIO_I2C1_ADDRESS 0x410u
#define RESET_MANAGER_RM_SPIO_I2C1_BYTE_ADDRESS 0x410u
/* Register: Reset_Manager.rm_spio_dma                                     */
#define RESET_MANAGER_RM_SPIO_DMA_ADDRESS 0x414u
#define RESET_MANAGER_RM_SPIO_DMA_BYTE_ADDRESS 0x414u
/* Register: Reset_Manager.rm_spio_spi0                                    */
#define RESET_MANAGER_RM_SPIO_SPI0_ADDRESS 0x418u
#define RESET_MANAGER_RM_SPIO_SPI0_BYTE_ADDRESS 0x418u
/* Register: Reset_Manager.rm_spio_spi1                                    */
#define RESET_MANAGER_RM_SPIO_SPI1_ADDRESS 0x41cu
#define RESET_MANAGER_RM_SPIO_SPI1_BYTE_ADDRESS 0x41cu
/* Register: Reset_Manager.rm_spio_gpio                                    */
#define RESET_MANAGER_RM_SPIO_GPIO_ADDRESS 0x420u
#define RESET_MANAGER_RM_SPIO_GPIO_BYTE_ADDRESS 0x420u
/* Register: Reset_Manager.rm_spio_uart0                                   */
#define RESET_MANAGER_RM_SPIO_UART0_ADDRESS 0x424u
#define RESET_MANAGER_RM_SPIO_UART0_BYTE_ADDRESS 0x424u
/* Register: Reset_Manager.rm_spio_uart1                                   */
#define RESET_MANAGER_RM_SPIO_UART1_ADDRESS 0x428u
#define RESET_MANAGER_RM_SPIO_UART1_BYTE_ADDRESS 0x428u
/* Register: Reset_Manager.rm_spio_timers                                  */
#define RESET_MANAGER_RM_SPIO_TIMERS_ADDRESS 0x42cu
#define RESET_MANAGER_RM_SPIO_TIMERS_BYTE_ADDRESS 0x42cu
/* Register: Reset_Manager.rm_spio_wdt                                     */
#define RESET_MANAGER_RM_SPIO_WDT_ADDRESS 0x430u
#define RESET_MANAGER_RM_SPIO_WDT_BYTE_ADDRESS 0x430u
/* Register: Reset_Manager.rm_pu_gpio                                      */
#define RESET_MANAGER_RM_PU_GPIO_ADDRESS 0x500u
#define RESET_MANAGER_RM_PU_GPIO_BYTE_ADDRESS 0x500u
/* Register: Reset_Manager.rm_pu_wdt                                       */
#define RESET_MANAGER_RM_PU_WDT_ADDRESS 0x504u
#define RESET_MANAGER_RM_PU_WDT_BYTE_ADDRESS 0x504u
/* Register: Reset_Manager.rm_pu_timers                                    */
#define RESET_MANAGER_RM_PU_TIMERS_ADDRESS 0x508u
#define RESET_MANAGER_RM_PU_TIMERS_BYTE_ADDRESS 0x508u
/* Register: Reset_Manager.rm_pu_uart0                                     */
#define RESET_MANAGER_RM_PU_UART0_ADDRESS 0x50cu
#define RESET_MANAGER_RM_PU_UART0_BYTE_ADDRESS 0x50cu
/* Register: Reset_Manager.rm_pu_uart1                                     */
#define RESET_MANAGER_RM_PU_UART1_ADDRESS 0x510u
#define RESET_MANAGER_RM_PU_UART1_BYTE_ADDRESS 0x510u
/* Register: Reset_Manager.rm_pu_i2c                                       */
#define RESET_MANAGER_RM_PU_I2C_ADDRESS 0x514u
#define RESET_MANAGER_RM_PU_I2C_BYTE_ADDRESS 0x514u
/* Register: Reset_Manager.rm_pu_i3c                                       */
#define RESET_MANAGER_RM_PU_I3C_ADDRESS 0x518u
#define RESET_MANAGER_RM_PU_I3C_BYTE_ADDRESS 0x518u
/* Register: Reset_Manager.rm_pu_spi                                       */
#define RESET_MANAGER_RM_PU_SPI_ADDRESS 0x51cu
#define RESET_MANAGER_RM_PU_SPI_BYTE_ADDRESS 0x51cu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: Reset_Manager                                          */
/* Addressmap template: Reset_Manager                                      */
#define RESET_MANAGER_SIZE 0x520u
#define RESET_MANAGER_BYTE_SIZE 0x520u
/* Register member: Reset_Manager.rm_memshire_cold                         */
/* Register type referenced: Reset_Manager::rm_memshire_cold               */
/* Register template referenced: Reset_Manager::rm_memshire_cold           */
#define RESET_MANAGER_RM_MEMSHIRE_COLD_OFFSET 0x200u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_BYTE_OFFSET 0x200u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_READ_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MEMSHIRE_COLD_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MEMSHIRE_COLD_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_memshire_warm                         */
/* Register type referenced: Reset_Manager::rm_memshire_warm               */
/* Register template referenced: Reset_Manager::rm_memshire_warm           */
#define RESET_MANAGER_RM_MEMSHIRE_WARM_OFFSET 0x204u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_BYTE_OFFSET 0x204u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_READ_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MEMSHIRE_WARM_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MEMSHIRE_WARM_WRITE_MASK 0x000000fful
/* Register member: Reset_Manager.rm_pshire_cold                           */
/* Register type referenced: Reset_Manager::rm_pshire_cold                 */
/* Register template referenced: Reset_Manager::rm_pshire_cold             */
#define RESET_MANAGER_RM_PSHIRE_COLD_OFFSET 0x208u
#define RESET_MANAGER_RM_PSHIRE_COLD_BYTE_OFFSET 0x208u
#define RESET_MANAGER_RM_PSHIRE_COLD_READ_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_COLD_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_COLD_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_PSHIRE_COLD_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PSHIRE_COLD_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PSHIRE_COLD_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pshire_warm                           */
/* Register type referenced: Reset_Manager::rm_pshire_warm                 */
/* Register template referenced: Reset_Manager::rm_pshire_warm             */
#define RESET_MANAGER_RM_PSHIRE_WARM_OFFSET 0x20cu
#define RESET_MANAGER_RM_PSHIRE_WARM_BYTE_OFFSET 0x20cu
#define RESET_MANAGER_RM_PSHIRE_WARM_READ_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RESET_VALUE 0x00000002ul
#define RESET_MANAGER_RM_PSHIRE_WARM_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PSHIRE_WARM_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PSHIRE_WARM_WRITE_MASK 0x00000003ul
/* Register member: Reset_Manager.rm_max_cold                              */
/* Register type referenced: Reset_Manager::rm_max_cold                    */
/* Register template referenced: Reset_Manager::rm_max_cold                */
#define RESET_MANAGER_RM_MAX_COLD_OFFSET 0x210u
#define RESET_MANAGER_RM_MAX_COLD_BYTE_OFFSET 0x210u
#define RESET_MANAGER_RM_MAX_COLD_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_COLD_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_COLD_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MAX_COLD_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAX_COLD_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAX_COLD_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_max_warm                              */
/* Register type referenced: Reset_Manager::rm_max_warm                    */
/* Register template referenced: Reset_Manager::rm_max_warm                */
#define RESET_MANAGER_RM_MAX_WARM_OFFSET 0x214u
#define RESET_MANAGER_RM_MAX_WARM_BYTE_OFFSET 0x214u
#define RESET_MANAGER_RM_MAX_WARM_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MAX_WARM_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAX_WARM_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAX_WARM_WRITE_MASK 0x000010f1ul
/* Register member: Reset_Manager.rm_minion                                */
/* Register type referenced: Reset_Manager::rm_minion                      */
/* Register template referenced: Reset_Manager::rm_minion                  */
#define RESET_MANAGER_RM_MINION_OFFSET 0x240u
#define RESET_MANAGER_RM_MINION_BYTE_OFFSET 0x240u
#define RESET_MANAGER_RM_MINION_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MINION_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_WRITE_MASK 0x00000003ul
/* Register member: Reset_Manager.rm_minion_warm_a                         */
/* Register type referenced: Reset_Manager::rm_minion_warm_a               */
/* Register template referenced: Reset_Manager::rm_minion_warm_a           */
#define RESET_MANAGER_RM_MINION_WARM_A_OFFSET 0x244u
#define RESET_MANAGER_RM_MINION_WARM_A_BYTE_OFFSET 0x244u
#define RESET_MANAGER_RM_MINION_WARM_A_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_A_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_A_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MINION_WARM_A_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_WARM_A_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_WARM_A_WRITE_MASK 0xfffffffful
/* Register member: Reset_Manager.rm_minion_warm_b                         */
/* Register type referenced: Reset_Manager::rm_minion_warm_b               */
/* Register template referenced: Reset_Manager::rm_minion_warm_b           */
#define RESET_MANAGER_RM_MINION_WARM_B_OFFSET 0x248u
#define RESET_MANAGER_RM_MINION_WARM_B_BYTE_OFFSET 0x248u
#define RESET_MANAGER_RM_MINION_WARM_B_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_B_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_B_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MINION_WARM_B_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_WARM_B_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_WARM_B_WRITE_MASK 0x00000003ul
/* Register member: Reset_Manager.rm_intr                                  */
/* Register type referenced: Reset_Manager::rm_intr                        */
/* Register template referenced: Reset_Manager::rm_intr                    */
#define RESET_MANAGER_RM_INTR_OFFSET 0x24cu
#define RESET_MANAGER_RM_INTR_BYTE_OFFSET 0x24cu
#define RESET_MANAGER_RM_INTR_READ_ACCESS 1u
#define RESET_MANAGER_RM_INTR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_INTR_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_INTR_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_INTR_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_INTR_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_status                                */
/* Register type referenced: Reset_Manager::rm_status                      */
/* Register template referenced: Reset_Manager::rm_status                  */
#define RESET_MANAGER_RM_STATUS_OFFSET 0x250u
#define RESET_MANAGER_RM_STATUS_BYTE_OFFSET 0x250u
#define RESET_MANAGER_RM_STATUS_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_STATUS_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_STATUS_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_STATUS_WRITE_MASK 0x003f0107ul
/* Register member: Reset_Manager.rm_status2                               */
/* Register type referenced: Reset_Manager::rm_status2                     */
/* Register template referenced: Reset_Manager::rm_status2                 */
#define RESET_MANAGER_RM_STATUS2_OFFSET 0x254u
#define RESET_MANAGER_RM_STATUS2_BYTE_OFFSET 0x254u
#define RESET_MANAGER_RM_STATUS2_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_STATUS2_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_STATUS2_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_STATUS2_WRITE_MASK 0x003f07fful
/* Register member: Reset_Manager.rm_misc                                  */
/* Register type referenced: Reset_Manager::rm_misc                        */
/* Register template referenced: Reset_Manager::rm_misc                    */
#define RESET_MANAGER_RM_MISC_OFFSET 0x258u
#define RESET_MANAGER_RM_MISC_BYTE_OFFSET 0x258u
#define RESET_MANAGER_RM_MISC_READ_ACCESS 1u
#define RESET_MANAGER_RM_MISC_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MISC_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MISC_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MISC_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MISC_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_sp                                */
/* Register type referenced: Reset_Manager::rm_ios_sp                      */
/* Register template referenced: Reset_Manager::rm_ios_sp                  */
#define RESET_MANAGER_RM_IOS_SP_OFFSET 0x300u
#define RESET_MANAGER_RM_IOS_SP_BYTE_OFFSET 0x300u
#define RESET_MANAGER_RM_IOS_SP_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_SP_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_SP_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_SP_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_SP_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_SP_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_vault                             */
/* Register type referenced: Reset_Manager::rm_ios_vault                   */
/* Register template referenced: Reset_Manager::rm_ios_vault               */
#define RESET_MANAGER_RM_IOS_VAULT_OFFSET 0x304u
#define RESET_MANAGER_RM_IOS_VAULT_BYTE_OFFSET 0x304u
#define RESET_MANAGER_RM_IOS_VAULT_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_VAULT_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_VAULT_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_VAULT_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_VAULT_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_VAULT_WRITE_MASK 0x00000003ul
/* Register member: Reset_Manager.rm_main_noc                              */
/* Register type referenced: Reset_Manager::rm_main_noc                    */
/* Register template referenced: Reset_Manager::rm_main_noc                */
#define RESET_MANAGER_RM_MAIN_NOC_OFFSET 0x308u
#define RESET_MANAGER_RM_MAIN_NOC_BYTE_OFFSET 0x308u
#define RESET_MANAGER_RM_MAIN_NOC_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAIN_NOC_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAIN_NOC_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_MAIN_NOC_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAIN_NOC_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAIN_NOC_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_debug_noc                             */
/* Register type referenced: Reset_Manager::rm_debug_noc                   */
/* Register template referenced: Reset_Manager::rm_debug_noc               */
#define RESET_MANAGER_RM_DEBUG_NOC_OFFSET 0x30cu
#define RESET_MANAGER_RM_DEBUG_NOC_BYTE_OFFSET 0x30cu
#define RESET_MANAGER_RM_DEBUG_NOC_READ_ACCESS 1u
#define RESET_MANAGER_RM_DEBUG_NOC_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_DEBUG_NOC_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_DEBUG_NOC_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_DEBUG_NOC_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_DEBUG_NOC_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_pll0                              */
/* Register type referenced: Reset_Manager::rm_ios_pll0                    */
/* Register template referenced: Reset_Manager::rm_ios_pll0                */
#define RESET_MANAGER_RM_IOS_PLL0_OFFSET 0x310u
#define RESET_MANAGER_RM_IOS_PLL0_BYTE_OFFSET 0x310u
#define RESET_MANAGER_RM_IOS_PLL0_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL0_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL0_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL0_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL0_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL0_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_pll1                              */
/* Register type referenced: Reset_Manager::rm_ios_pll1                    */
/* Register template referenced: Reset_Manager::rm_ios_pll1                */
#define RESET_MANAGER_RM_IOS_PLL1_OFFSET 0x314u
#define RESET_MANAGER_RM_IOS_PLL1_BYTE_OFFSET 0x314u
#define RESET_MANAGER_RM_IOS_PLL1_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL1_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL1_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL1_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL1_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL1_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_pll2                              */
/* Register type referenced: Reset_Manager::rm_ios_pll2                    */
/* Register template referenced: Reset_Manager::rm_ios_pll2                */
#define RESET_MANAGER_RM_IOS_PLL2_OFFSET 0x318u
#define RESET_MANAGER_RM_IOS_PLL2_BYTE_OFFSET 0x318u
#define RESET_MANAGER_RM_IOS_PLL2_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL2_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL2_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL2_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL2_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL2_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_pll3                              */
/* Register type referenced: Reset_Manager::rm_ios_pll3                    */
/* Register template referenced: Reset_Manager::rm_ios_pll3                */
#define RESET_MANAGER_RM_IOS_PLL3_OFFSET 0x31cu
#define RESET_MANAGER_RM_IOS_PLL3_BYTE_OFFSET 0x31cu
#define RESET_MANAGER_RM_IOS_PLL3_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL3_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL3_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL3_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL3_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL3_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_pll4                              */
/* Register type referenced: Reset_Manager::rm_ios_pll4                    */
/* Register template referenced: Reset_Manager::rm_ios_pll4                */
#define RESET_MANAGER_RM_IOS_PLL4_OFFSET 0x320u
#define RESET_MANAGER_RM_IOS_PLL4_BYTE_OFFSET 0x320u
#define RESET_MANAGER_RM_IOS_PLL4_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL4_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL4_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL4_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL4_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PLL4_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_ios_periph                            */
/* Register type referenced: Reset_Manager::rm_ios_periph                  */
/* Register template referenced: Reset_Manager::rm_ios_periph              */
#define RESET_MANAGER_RM_IOS_PERIPH_OFFSET 0x324u
#define RESET_MANAGER_RM_IOS_PERIPH_BYTE_OFFSET 0x324u
#define RESET_MANAGER_RM_IOS_PERIPH_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PERIPH_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PERIPH_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_IOS_PERIPH_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PERIPH_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_IOS_PERIPH_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_max                                   */
/* Register type referenced: Reset_Manager::rm_max                         */
/* Register template referenced: Reset_Manager::rm_max                     */
#define RESET_MANAGER_RM_MAX_OFFSET 0x328u
#define RESET_MANAGER_RM_MAX_BYTE_OFFSET 0x328u
#define RESET_MANAGER_RM_MAX_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_MAX_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAX_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_MAX_WRITE_MASK 0x00000003ul
/* Register member: Reset_Manager.rm_sys_reset_config                      */
/* Register type referenced: Reset_Manager::rm_sys_reset_config            */
/* Register template referenced: Reset_Manager::rm_sys_reset_config        */
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_OFFSET 0x32cu
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_BYTE_OFFSET 0x32cu
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_READ_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WRITE_MASK 0x0000017ful
/* Register member: Reset_Manager.rm_sys_reset_ctrl                        */
/* Register type referenced: Reset_Manager::rm_sys_reset_ctrl              */
/* Register template referenced: Reset_Manager::rm_sys_reset_ctrl          */
#define RESET_MANAGER_RM_SYS_RESET_CTRL_OFFSET 0x330u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_BYTE_OFFSET 0x330u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_READ_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_SYS_RESET_CTRL_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SYS_RESET_CTRL_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SYS_RESET_CTRL_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_usb2_0                                */
/* Register type referenced: Reset_Manager::rm_usb2_0                      */
/* Register template referenced: Reset_Manager::rm_usb2_0                  */
#define RESET_MANAGER_RM_USB2_0_OFFSET 0x400u
#define RESET_MANAGER_RM_USB2_0_BYTE_OFFSET 0x400u
#define RESET_MANAGER_RM_USB2_0_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_USB2_0_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_USB2_0_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_USB2_0_WRITE_MASK 0x000000fful
/* Register member: Reset_Manager.rm_usb2_1                                */
/* Register type referenced: Reset_Manager::rm_usb2_1                      */
/* Register template referenced: Reset_Manager::rm_usb2_1                  */
#define RESET_MANAGER_RM_USB2_1_OFFSET 0x404u
#define RESET_MANAGER_RM_USB2_1_BYTE_OFFSET 0x404u
#define RESET_MANAGER_RM_USB2_1_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_USB2_1_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_USB2_1_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_USB2_1_WRITE_MASK 0x0000007ful
/* Register member: Reset_Manager.rm_emmc                                  */
/* Register type referenced: Reset_Manager::rm_emmc                        */
/* Register template referenced: Reset_Manager::rm_emmc                    */
#define RESET_MANAGER_RM_EMMC_OFFSET 0x408u
#define RESET_MANAGER_RM_EMMC_BYTE_OFFSET 0x408u
#define RESET_MANAGER_RM_EMMC_READ_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_RESET_VALUE 0x00000000ul
#define RESET_MANAGER_RM_EMMC_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_EMMC_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_EMMC_WRITE_MASK 0x0000000ful
/* Register member: Reset_Manager.rm_spio_i2c0                             */
/* Register type referenced: Reset_Manager::rm_spio_i2c0                   */
/* Register template referenced: Reset_Manager::rm_spio_i2c0               */
#define RESET_MANAGER_RM_SPIO_I2C0_OFFSET 0x40cu
#define RESET_MANAGER_RM_SPIO_I2C0_BYTE_OFFSET 0x40cu
#define RESET_MANAGER_RM_SPIO_I2C0_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C0_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C0_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_I2C0_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_I2C0_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_I2C0_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_i2c1                             */
/* Register type referenced: Reset_Manager::rm_spio_i2c1                   */
/* Register template referenced: Reset_Manager::rm_spio_i2c1               */
#define RESET_MANAGER_RM_SPIO_I2C1_OFFSET 0x410u
#define RESET_MANAGER_RM_SPIO_I2C1_BYTE_OFFSET 0x410u
#define RESET_MANAGER_RM_SPIO_I2C1_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C1_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C1_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_I2C1_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_I2C1_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_I2C1_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_dma                              */
/* Register type referenced: Reset_Manager::rm_spio_dma                    */
/* Register template referenced: Reset_Manager::rm_spio_dma                */
#define RESET_MANAGER_RM_SPIO_DMA_OFFSET 0x414u
#define RESET_MANAGER_RM_SPIO_DMA_BYTE_OFFSET 0x414u
#define RESET_MANAGER_RM_SPIO_DMA_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_DMA_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_DMA_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_DMA_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_DMA_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_DMA_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_spi0                             */
/* Register type referenced: Reset_Manager::rm_spio_spi0                   */
/* Register template referenced: Reset_Manager::rm_spio_spi0               */
#define RESET_MANAGER_RM_SPIO_SPI0_OFFSET 0x418u
#define RESET_MANAGER_RM_SPIO_SPI0_BYTE_OFFSET 0x418u
#define RESET_MANAGER_RM_SPIO_SPI0_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI0_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI0_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_SPI0_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_SPI0_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_SPI0_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_spi1                             */
/* Register type referenced: Reset_Manager::rm_spio_spi1                   */
/* Register template referenced: Reset_Manager::rm_spio_spi1               */
#define RESET_MANAGER_RM_SPIO_SPI1_OFFSET 0x41cu
#define RESET_MANAGER_RM_SPIO_SPI1_BYTE_OFFSET 0x41cu
#define RESET_MANAGER_RM_SPIO_SPI1_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI1_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI1_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_SPI1_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_SPI1_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_SPI1_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_gpio                             */
/* Register type referenced: Reset_Manager::rm_spio_gpio                   */
/* Register template referenced: Reset_Manager::rm_spio_gpio               */
#define RESET_MANAGER_RM_SPIO_GPIO_OFFSET 0x420u
#define RESET_MANAGER_RM_SPIO_GPIO_BYTE_OFFSET 0x420u
#define RESET_MANAGER_RM_SPIO_GPIO_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_GPIO_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_GPIO_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_GPIO_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_GPIO_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_GPIO_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_uart0                            */
/* Register type referenced: Reset_Manager::rm_spio_uart0                  */
/* Register template referenced: Reset_Manager::rm_spio_uart0              */
#define RESET_MANAGER_RM_SPIO_UART0_OFFSET 0x424u
#define RESET_MANAGER_RM_SPIO_UART0_BYTE_OFFSET 0x424u
#define RESET_MANAGER_RM_SPIO_UART0_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART0_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART0_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_UART0_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_UART0_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_UART0_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_uart1                            */
/* Register type referenced: Reset_Manager::rm_spio_uart1                  */
/* Register template referenced: Reset_Manager::rm_spio_uart1              */
#define RESET_MANAGER_RM_SPIO_UART1_OFFSET 0x428u
#define RESET_MANAGER_RM_SPIO_UART1_BYTE_OFFSET 0x428u
#define RESET_MANAGER_RM_SPIO_UART1_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART1_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART1_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_UART1_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_UART1_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_UART1_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_spio_timers                           */
/* Register type referenced: Reset_Manager::rm_spio_timers                 */
/* Register template referenced: Reset_Manager::rm_spio_timers             */
#define RESET_MANAGER_RM_SPIO_TIMERS_OFFSET 0x42cu
#define RESET_MANAGER_RM_SPIO_TIMERS_BYTE_OFFSET 0x42cu
#define RESET_MANAGER_RM_SPIO_TIMERS_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_TIMERS_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_TIMERS_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_TIMERS_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_TIMERS_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_TIMERS_WRITE_MASK 0x000000fful
/* Register member: Reset_Manager.rm_spio_wdt                              */
/* Register type referenced: Reset_Manager::rm_spio_wdt                    */
/* Register template referenced: Reset_Manager::rm_spio_wdt                */
#define RESET_MANAGER_RM_SPIO_WDT_OFFSET 0x430u
#define RESET_MANAGER_RM_SPIO_WDT_BYTE_OFFSET 0x430u
#define RESET_MANAGER_RM_SPIO_WDT_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_WDT_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_WDT_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_SPIO_WDT_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_WDT_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_SPIO_WDT_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_gpio                               */
/* Register type referenced: Reset_Manager::rm_pu_gpio                     */
/* Register template referenced: Reset_Manager::rm_pu_gpio                 */
#define RESET_MANAGER_RM_PU_GPIO_OFFSET 0x500u
#define RESET_MANAGER_RM_PU_GPIO_BYTE_OFFSET 0x500u
#define RESET_MANAGER_RM_PU_GPIO_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_GPIO_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_GPIO_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_GPIO_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_GPIO_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_GPIO_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_wdt                                */
/* Register type referenced: Reset_Manager::rm_pu_wdt                      */
/* Register template referenced: Reset_Manager::rm_pu_wdt                  */
#define RESET_MANAGER_RM_PU_WDT_OFFSET 0x504u
#define RESET_MANAGER_RM_PU_WDT_BYTE_OFFSET 0x504u
#define RESET_MANAGER_RM_PU_WDT_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_WDT_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_WDT_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_WDT_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_WDT_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_WDT_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_timers                             */
/* Register type referenced: Reset_Manager::rm_pu_timers                   */
/* Register template referenced: Reset_Manager::rm_pu_timers               */
#define RESET_MANAGER_RM_PU_TIMERS_OFFSET 0x508u
#define RESET_MANAGER_RM_PU_TIMERS_BYTE_OFFSET 0x508u
#define RESET_MANAGER_RM_PU_TIMERS_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_TIMERS_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_TIMERS_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_TIMERS_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_TIMERS_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_TIMERS_WRITE_MASK 0x000000fful
/* Register member: Reset_Manager.rm_pu_uart0                              */
/* Register type referenced: Reset_Manager::rm_pu_uart0                    */
/* Register template referenced: Reset_Manager::rm_pu_uart0                */
#define RESET_MANAGER_RM_PU_UART0_OFFSET 0x50cu
#define RESET_MANAGER_RM_PU_UART0_BYTE_OFFSET 0x50cu
#define RESET_MANAGER_RM_PU_UART0_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART0_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART0_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_UART0_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_UART0_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_UART0_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_uart1                              */
/* Register type referenced: Reset_Manager::rm_pu_uart1                    */
/* Register template referenced: Reset_Manager::rm_pu_uart1                */
#define RESET_MANAGER_RM_PU_UART1_OFFSET 0x510u
#define RESET_MANAGER_RM_PU_UART1_BYTE_OFFSET 0x510u
#define RESET_MANAGER_RM_PU_UART1_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART1_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART1_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_UART1_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_UART1_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_UART1_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_i2c                                */
/* Register type referenced: Reset_Manager::rm_pu_i2c                      */
/* Register template referenced: Reset_Manager::rm_pu_i2c                  */
#define RESET_MANAGER_RM_PU_I2C_OFFSET 0x514u
#define RESET_MANAGER_RM_PU_I2C_BYTE_OFFSET 0x514u
#define RESET_MANAGER_RM_PU_I2C_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_I2C_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_I2C_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_I2C_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_I2C_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_I2C_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_i3c                                */
/* Register type referenced: Reset_Manager::rm_pu_i3c                      */
/* Register template referenced: Reset_Manager::rm_pu_i3c                  */
#define RESET_MANAGER_RM_PU_I3C_OFFSET 0x518u
#define RESET_MANAGER_RM_PU_I3C_BYTE_OFFSET 0x518u
#define RESET_MANAGER_RM_PU_I3C_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_I3C_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_I3C_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_I3C_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_I3C_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_I3C_WRITE_MASK 0x00000001ul
/* Register member: Reset_Manager.rm_pu_spi                                */
/* Register type referenced: Reset_Manager::rm_pu_spi                      */
/* Register template referenced: Reset_Manager::rm_pu_spi                  */
#define RESET_MANAGER_RM_PU_SPI_OFFSET 0x51cu
#define RESET_MANAGER_RM_PU_SPI_BYTE_OFFSET 0x51cu
#define RESET_MANAGER_RM_PU_SPI_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_SPI_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_SPI_RESET_VALUE 0x00000001ul
#define RESET_MANAGER_RM_PU_SPI_RESET_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_SPI_READ_MASK 0xfffffffful
#define RESET_MANAGER_RM_PU_SPI_WRITE_MASK 0x00000001ul

/* Register type: Reset_Manager::rm_memshire_cold                          */
/* Register template: Reset_Manager::rm_memshire_cold                      */
/* Field member: Reset_Manager::rm_memshire_cold.rstn                      */
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_MSB 0u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_LSB 0u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MEMSHIRE_COLD_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_memshire_warm                          */
/* Register template: Reset_Manager::rm_memshire_warm                      */
/* Field member: Reset_Manager::rm_memshire_warm.rstn                      */
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_MSB 7u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_LSB 0u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_WIDTH 8u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_RESET 0x00u
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_FIELD_MASK 0x000000fful
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_GET(x) ((x) & 0x000000fful)
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_SET(x) ((x) & 0x000000fful)
#define RESET_MANAGER_RM_MEMSHIRE_WARM_RSTN_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: Reset_Manager::rm_pshire_cold                            */
/* Register template: Reset_Manager::rm_pshire_cold                        */
/* Field member: Reset_Manager::rm_pshire_cold.rstn                        */
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_MSB 0u
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_LSB 0u
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PSHIRE_COLD_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pshire_warm                            */
/* Register template: Reset_Manager::rm_pshire_warm                        */
/* Field member: Reset_Manager::rm_pshire_warm.rstn_debug                  */
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_MSB 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_LSB 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_WIDTH 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_READ_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_RESET 0x1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_DEBUG_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_pshire_warm.rstn                        */
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_MSB 0u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_LSB 0u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PSHIRE_WARM_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_max_cold                               */
/* Register template: Reset_Manager::rm_max_cold                           */
/* Field member: Reset_Manager::rm_max_cold.rstn                           */
#define RESET_MANAGER_RM_MAX_COLD_RSTN_MSB 0u
#define RESET_MANAGER_RM_MAX_COLD_RSTN_LSB 0u
#define RESET_MANAGER_RM_MAX_COLD_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MAX_COLD_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_COLD_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_COLD_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MAX_COLD_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MAX_COLD_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAX_COLD_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAX_COLD_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_max_warm                               */
/* Register template: Reset_Manager::rm_max_warm                           */
/* Field member: Reset_Manager::rm_max_warm.debug_rstn                     */
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_MSB 12u
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_LSB 12u
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_FIELD_MASK 0x00001000ul
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define RESET_MANAGER_RM_MAX_WARM_DEBUG_RSTN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: Reset_Manager::rm_max_warm.core_rstn                      */
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_MSB 7u
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_LSB 4u
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_WIDTH 4u
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_FIELD_MASK 0x000000f0ul
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_GET(x) \
   (((x) & 0x000000f0ul) >> 4)
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_SET(x) \
   (((x) << 4) & 0x000000f0ul)
#define RESET_MANAGER_RM_MAX_WARM_CORE_RSTN_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: Reset_Manager::rm_max_warm.uncore_rstn                    */
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_MSB 0u
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_LSB 0u
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAX_WARM_UNCORE_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_minion                                 */
/* Register template: Reset_Manager::rm_minion                             */
/* Field member: Reset_Manager::rm_minion.warm_rstn                        */
#define RESET_MANAGER_RM_MINION_WARM_RSTN_MSB 1u
#define RESET_MANAGER_RM_MINION_WARM_RSTN_LSB 1u
#define RESET_MANAGER_RM_MINION_WARM_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MINION_WARM_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MINION_WARM_RSTN_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_MINION_WARM_RSTN_GET(x) (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_MINION_WARM_RSTN_SET(x) (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_MINION_WARM_RSTN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_minion.cold_rstn                        */
#define RESET_MANAGER_RM_MINION_COLD_RSTN_MSB 0u
#define RESET_MANAGER_RM_MINION_COLD_RSTN_LSB 0u
#define RESET_MANAGER_RM_MINION_COLD_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MINION_COLD_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_COLD_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_COLD_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MINION_COLD_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MINION_COLD_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MINION_COLD_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MINION_COLD_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_minion_warm_a                          */
/* Register template: Reset_Manager::rm_minion_warm_a                      */
/* Field member: Reset_Manager::rm_minion_warm_a.rstn                      */
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_MSB 31u
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_LSB 0u
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_WIDTH 32u
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_RESET 0x00000000ul
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_FIELD_MASK 0xfffffffful
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_GET(x) ((x) & 0xfffffffful)
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_SET(x) ((x) & 0xfffffffful)
#define RESET_MANAGER_RM_MINION_WARM_A_RSTN_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: Reset_Manager::rm_minion_warm_b                          */
/* Register template: Reset_Manager::rm_minion_warm_b                      */
/* Field member: Reset_Manager::rm_minion_warm_b.rstn                      */
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_MSB 1u
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_LSB 0u
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_WIDTH 2u
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_FIELD_MASK 0x00000003ul
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_GET(x) ((x) & 0x00000003ul)
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_SET(x) ((x) & 0x00000003ul)
#define RESET_MANAGER_RM_MINION_WARM_B_RSTN_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: Reset_Manager::rm_intr                                   */
/* Register template: Reset_Manager::rm_intr                               */
/* Field member: Reset_Manager::rm_intr.sp_plic                            */
#define RESET_MANAGER_RM_INTR_SP_PLIC_MSB 0u
#define RESET_MANAGER_RM_INTR_SP_PLIC_LSB 0u
#define RESET_MANAGER_RM_INTR_SP_PLIC_WIDTH 1u
#define RESET_MANAGER_RM_INTR_SP_PLIC_READ_ACCESS 1u
#define RESET_MANAGER_RM_INTR_SP_PLIC_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_INTR_SP_PLIC_RESET 0x0u
#define RESET_MANAGER_RM_INTR_SP_PLIC_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_INTR_SP_PLIC_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_INTR_SP_PLIC_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_INTR_SP_PLIC_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_status                                 */
/* Register template: Reset_Manager::rm_status                             */
/* Field member: Reset_Manager::rm_status.lockbox_minion_nonsecure_access_enable */
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_MSB 21u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_LSB 21u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_FIELD_MASK 0x00200000ul
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MINION_NONSECURE_ACCESS_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: Reset_Manager::rm_status.lockbox_maxion_nonsecure_access_enable */
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_MSB 20u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_LSB 20u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_FIELD_MASK 0x00100000ul
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_MAXION_NONSECURE_ACCESS_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: Reset_Manager::rm_status.lockbox_debug_enable             */
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_MSB 19u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_LSB 19u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_FIELD_MASK 0x00080000ul
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_DEBUG_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: Reset_Manager::rm_status.lockbox_jtag_dft_enable          */
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_MSB 18u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_LSB 18u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_FIELD_MASK 0x00040000ul
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_DFT_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: Reset_Manager::rm_status.lockbox_jtag_rot_enable          */
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_MSB 17u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_LSB 17u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_FIELD_MASK 0x00020000ul
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_JTAG_ROT_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: Reset_Manager::rm_status.lockbox_bringup                  */
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_MSB 16u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_LSB 16u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_FIELD_MASK 0x00010000ul
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define RESET_MANAGER_RM_STATUS_LOCKBOX_BRINGUP_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: Reset_Manager::rm_status.vault_abort_ack                  */
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_MSB 8u
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_LSB 8u
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_FIELD_MASK 0x00000100ul
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define RESET_MANAGER_RM_STATUS_VAULT_ABORT_ACK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: Reset_Manager::rm_status.boot_sp_hold_reset               */
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_MSB 2u
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_LSB 2u
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_FIELD_MASK 0x00000004ul
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define RESET_MANAGER_RM_STATUS_BOOT_SP_HOLD_RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: Reset_Manager::rm_status.boot_error                       */
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_MSB 1u
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_LSB 1u
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_GET(x) (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_STATUS_BOOT_ERROR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_status.boot_finish                      */
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_MSB 0u
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_LSB 0u
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_WIDTH 1u
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_RESET 0x0u
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_STATUS_BOOT_FINISH_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_status2                                */
/* Register template: Reset_Manager::rm_status2                            */
/* Field member: Reset_Manager::rm_status2.error_sms_bist                  */
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_MSB 21u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_LSB 21u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_FIELD_MASK 0x00200000ul
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIST_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: Reset_Manager::rm_status2.error_sms_bihr                  */
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_MSB 20u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_LSB 20u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_FIELD_MASK 0x00100000ul
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_BIHR_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: Reset_Manager::rm_status2.error_sms_udr                   */
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_MSB 19u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_LSB 19u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_FIELD_MASK 0x00080000ul
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define RESET_MANAGER_RM_STATUS2_ERROR_SMS_UDR_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: Reset_Manager::rm_status2.error_vaultsms_bist             */
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_MSB 18u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_LSB 18u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_FIELD_MASK 0x00040000ul
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIST_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: Reset_Manager::rm_status2.error_vaultsms_bihr             */
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_MSB 17u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_LSB 17u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_FIELD_MASK 0x00020000ul
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_BIHR_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: Reset_Manager::rm_status2.error_vaultsms_udr              */
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_MSB 16u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_LSB 16u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_FIELD_MASK 0x00010000ul
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define RESET_MANAGER_RM_STATUS2_ERROR_VAULTSMS_UDR_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: Reset_Manager::rm_status2.a0_unlock                       */
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_MSB 10u
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_LSB 10u
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_FIELD_MASK 0x00000400ul
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define RESET_MANAGER_RM_STATUS2_A0_UNLOCK_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: Reset_Manager::rm_status2.emergency_dbg                   */
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_MSB 9u
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_LSB 9u
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_FIELD_MASK 0x00000200ul
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define RESET_MANAGER_RM_STATUS2_EMERGENCY_DBG_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: Reset_Manager::rm_status2.debug_enable                    */
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_MSB 8u
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_LSB 8u
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_FIELD_MASK 0x00000100ul
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define RESET_MANAGER_RM_STATUS2_DEBUG_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: Reset_Manager::rm_status2.skip_bist                       */
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_MSB 7u
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_LSB 7u
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_FIELD_MASK 0x00000080ul
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_GET(x) (((x) & 0x00000080ul) >> 7)
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define RESET_MANAGER_RM_STATUS2_SKIP_BIST_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: Reset_Manager::rm_status2.skip_sms_bihr                   */
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_MSB 6u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_LSB 6u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_FIELD_MASK 0x00000040ul
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_BIHR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: Reset_Manager::rm_status2.skip_sms_udr                    */
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_MSB 5u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_LSB 5u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_FIELD_MASK 0x00000020ul
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define RESET_MANAGER_RM_STATUS2_SKIP_SMS_UDR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: Reset_Manager::rm_status2.skip_vault                      */
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_MSB 4u
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_LSB 4u
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_WIDTH 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_FIELD_MASK 0x00000010ul
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define RESET_MANAGER_RM_STATUS2_SKIP_VAULT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Reset_Manager::rm_status2.strap_in                        */
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_MSB 3u
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_LSB 0u
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_WIDTH 4u
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_READ_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_RESET 0x0u
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_FIELD_MASK 0x0000000ful
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_GET(x) ((x) & 0x0000000ful)
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_SET(x) ((x) & 0x0000000ful)
#define RESET_MANAGER_RM_STATUS2_STRAP_IN_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: Reset_Manager::rm_misc                                   */
/* Register template: Reset_Manager::rm_misc                               */
/* Field member: Reset_Manager::rm_misc.e2abr_ctrl                         */
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_MSB 0u
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_LSB 0u
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_WIDTH 1u
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_READ_ACCESS 1u
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_RESET 0x0u
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MISC_E2ABR_CTRL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_sp                                 */
/* Register template: Reset_Manager::rm_ios_sp                             */
/* Field member: Reset_Manager::rm_ios_sp.rstn                             */
#define RESET_MANAGER_RM_IOS_SP_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_SP_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_SP_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_SP_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_SP_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_SP_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_SP_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_SP_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_SP_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_SP_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_vault                              */
/* Register template: Reset_Manager::rm_ios_vault                          */
/* Field member: Reset_Manager::rm_ios_vault.abort_req                     */
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_MSB 1u
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_LSB 1u
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_WIDTH 1u
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_RESET 0x0u
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_IOS_VAULT_ABORT_REQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_ios_vault.soft_rstn                     */
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_VAULT_SOFT_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_main_noc                               */
/* Register template: Reset_Manager::rm_main_noc                           */
/* Field member: Reset_Manager::rm_main_noc.rstn                           */
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_MSB 0u
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_LSB 0u
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAIN_NOC_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_debug_noc                              */
/* Register template: Reset_Manager::rm_debug_noc                          */
/* Field member: Reset_Manager::rm_debug_noc.rstn                          */
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_MSB 0u
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_LSB 0u
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_DEBUG_NOC_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_pll0                               */
/* Register template: Reset_Manager::rm_ios_pll0                           */
/* Field member: Reset_Manager::rm_ios_pll0.rstn                           */
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL0_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_pll1                               */
/* Register template: Reset_Manager::rm_ios_pll1                           */
/* Field member: Reset_Manager::rm_ios_pll1.rstn                           */
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL1_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_pll2                               */
/* Register template: Reset_Manager::rm_ios_pll2                           */
/* Field member: Reset_Manager::rm_ios_pll2.rstn                           */
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL2_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_pll3                               */
/* Register template: Reset_Manager::rm_ios_pll3                           */
/* Field member: Reset_Manager::rm_ios_pll3.rstn                           */
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL3_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_pll4                               */
/* Register template: Reset_Manager::rm_ios_pll4                           */
/* Field member: Reset_Manager::rm_ios_pll4.rstn                           */
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PLL4_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_ios_periph                             */
/* Register template: Reset_Manager::rm_ios_periph                         */
/* Field member: Reset_Manager::rm_ios_periph.rstn                         */
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_MSB 0u
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_LSB 0u
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_IOS_PERIPH_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_max                                    */
/* Register template: Reset_Manager::rm_max                                */
/* Field member: Reset_Manager::rm_max.pll_core_rstn                       */
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_MSB 1u
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_LSB 1u
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_GET(x) (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_MAX_PLL_CORE_RSTN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_max.pll_uncore_rstn                     */
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_MSB 0u
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_LSB 0u
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_MAX_PLL_UNCORE_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_sys_reset_config                       */
/* Register template: Reset_Manager::rm_sys_reset_config                   */
/* Field member: Reset_Manager::rm_sys_reset_config.hw_perstn              */
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_MSB 8u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_LSB 8u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_WIDTH 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_RESET 0x0u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_FIELD_MASK 0x00000100ul
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_HW_PERSTN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: Reset_Manager::rm_sys_reset_config.width                  */
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_MSB 6u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_LSB 0u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_WIDTH 7u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_READ_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_RESET 0x01u
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_FIELD_MASK 0x0000007ful
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_GET(x) ((x) & 0x0000007ful)
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_SET(x) ((x) & 0x0000007ful)
#define RESET_MANAGER_RM_SYS_RESET_CONFIG_WIDTH_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: Reset_Manager::rm_sys_reset_ctrl                         */
/* Register template: Reset_Manager::rm_sys_reset_ctrl                     */
/* Field member: Reset_Manager::rm_sys_reset_ctrl.enable                   */
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_MSB 0u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_LSB 0u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_WIDTH 1u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_READ_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_RESET 0x0u
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SYS_RESET_CTRL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_usb2_0                                 */
/* Register template: Reset_Manager::rm_usb2_0                             */
/* Field member: Reset_Manager::rm_usb2_0.dbg_rstn                         */
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_MSB 7u
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_LSB 7u
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_FIELD_MASK 0x00000080ul
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_GET(x) (((x) & 0x00000080ul) >> 7)
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_SET(x) (((x) << 7) & 0x00000080ul)
#define RESET_MANAGER_RM_USB2_0_DBG_RSTN_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: Reset_Manager::rm_usb2_0.ahb2axi_rstn                     */
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_MSB 6u
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_LSB 6u
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_FIELD_MASK 0x00000040ul
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define RESET_MANAGER_RM_USB2_0_AHB2AXI_RSTN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: Reset_Manager::rm_usb2_0.reloc_rstn                       */
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_MSB 5u
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_LSB 5u
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_FIELD_MASK 0x00000020ul
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_GET(x) (((x) & 0x00000020ul) >> 5)
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define RESET_MANAGER_RM_USB2_0_RELOC_RSTN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: Reset_Manager::rm_usb2_0.esr_rstn                         */
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_MSB 4u
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_LSB 4u
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_FIELD_MASK 0x00000010ul
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_GET(x) (((x) & 0x00000010ul) >> 4)
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_SET(x) (((x) << 4) & 0x00000010ul)
#define RESET_MANAGER_RM_USB2_0_ESR_RSTN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Reset_Manager::rm_usb2_0.ctrl_ahb_rstn                    */
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_MSB 3u
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_LSB 3u
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_FIELD_MASK 0x00000008ul
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define RESET_MANAGER_RM_USB2_0_CTRL_AHB_RSTN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: Reset_Manager::rm_usb2_0.ctrl_phy_rstn                    */
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_MSB 2u
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_LSB 2u
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_FIELD_MASK 0x00000004ul
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define RESET_MANAGER_RM_USB2_0_CTRL_PHY_RSTN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: Reset_Manager::rm_usb2_0.phy_port0_rstn                   */
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_MSB 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_LSB 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_USB2_0_PHY_PORT0_RSTN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_usb2_0.phy_po_rstn                      */
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_MSB 0u
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_LSB 0u
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_USB2_0_PHY_PO_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_usb2_1                                 */
/* Register template: Reset_Manager::rm_usb2_1                             */
/* Field member: Reset_Manager::rm_usb2_1.ahb2axi_rstn                     */
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_MSB 6u
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_LSB 6u
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_FIELD_MASK 0x00000040ul
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define RESET_MANAGER_RM_USB2_1_AHB2AXI_RSTN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: Reset_Manager::rm_usb2_1.reloc_rstn                       */
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_MSB 5u
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_LSB 5u
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_FIELD_MASK 0x00000020ul
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_GET(x) (((x) & 0x00000020ul) >> 5)
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define RESET_MANAGER_RM_USB2_1_RELOC_RSTN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: Reset_Manager::rm_usb2_1.esr_rstn                         */
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_MSB 4u
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_LSB 4u
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_FIELD_MASK 0x00000010ul
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_GET(x) (((x) & 0x00000010ul) >> 4)
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_SET(x) (((x) << 4) & 0x00000010ul)
#define RESET_MANAGER_RM_USB2_1_ESR_RSTN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Reset_Manager::rm_usb2_1.ctrl_ahb_rstn                    */
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_MSB 3u
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_LSB 3u
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_FIELD_MASK 0x00000008ul
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define RESET_MANAGER_RM_USB2_1_CTRL_AHB_RSTN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: Reset_Manager::rm_usb2_1.ctrl_phy_rstn                    */
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_MSB 2u
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_LSB 2u
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_FIELD_MASK 0x00000004ul
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define RESET_MANAGER_RM_USB2_1_CTRL_PHY_RSTN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: Reset_Manager::rm_usb2_1.phy_port0_rstn                   */
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_MSB 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_LSB 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_USB2_1_PHY_PORT0_RSTN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_usb2_1.phy_po_rstn                      */
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_MSB 0u
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_LSB 0u
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_USB2_1_PHY_PO_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_emmc                                   */
/* Register template: Reset_Manager::rm_emmc                               */
/* Field member: Reset_Manager::rm_emmc.cclk_rstn                          */
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_MSB 3u
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_LSB 3u
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_FIELD_MASK 0x00000008ul
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_GET(x) (((x) & 0x00000008ul) >> 3)
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_SET(x) (((x) << 3) & 0x00000008ul)
#define RESET_MANAGER_RM_EMMC_CCLK_RSTN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: Reset_Manager::rm_emmc.tclk_rstn                          */
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_MSB 2u
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_LSB 2u
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_FIELD_MASK 0x00000004ul
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_GET(x) (((x) & 0x00000004ul) >> 2)
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_SET(x) (((x) << 2) & 0x00000004ul)
#define RESET_MANAGER_RM_EMMC_TCLK_RSTN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: Reset_Manager::rm_emmc.aclk_rstn                          */
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_MSB 1u
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_LSB 1u
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_FIELD_MASK 0x00000002ul
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_GET(x) (((x) & 0x00000002ul) >> 1)
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_SET(x) (((x) << 1) & 0x00000002ul)
#define RESET_MANAGER_RM_EMMC_ACLK_RSTN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Reset_Manager::rm_emmc.bclk_rstn                          */
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_MSB 0u
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_LSB 0u
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_RESET 0x0u
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_EMMC_BCLK_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_i2c0                              */
/* Register template: Reset_Manager::rm_spio_i2c0                          */
/* Field member: Reset_Manager::rm_spio_i2c0.rstn                          */
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_I2C0_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_i2c1                              */
/* Register template: Reset_Manager::rm_spio_i2c1                          */
/* Field member: Reset_Manager::rm_spio_i2c1.rstn                          */
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_I2C1_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_dma                               */
/* Register template: Reset_Manager::rm_spio_dma                           */
/* Field member: Reset_Manager::rm_spio_dma.rstn                           */
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_DMA_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_spi0                              */
/* Register template: Reset_Manager::rm_spio_spi0                          */
/* Field member: Reset_Manager::rm_spio_spi0.rstn                          */
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_SPI0_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_spi1                              */
/* Register template: Reset_Manager::rm_spio_spi1                          */
/* Field member: Reset_Manager::rm_spio_spi1.rstn                          */
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_SPI1_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_gpio                              */
/* Register template: Reset_Manager::rm_spio_gpio                          */
/* Field member: Reset_Manager::rm_spio_gpio.rstn                          */
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_GPIO_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_uart0                             */
/* Register template: Reset_Manager::rm_spio_uart0                         */
/* Field member: Reset_Manager::rm_spio_uart0.rstn                         */
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_UART0_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_uart1                             */
/* Register template: Reset_Manager::rm_spio_uart1                         */
/* Field member: Reset_Manager::rm_spio_uart1.rstn                         */
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_UART1_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_spio_timers                            */
/* Register template: Reset_Manager::rm_spio_timers                        */
/* Field member: Reset_Manager::rm_spio_timers.rstn                        */
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_MSB 7u
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_WIDTH 8u
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_RESET 0x01u
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_FIELD_MASK 0x000000fful
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_GET(x) ((x) & 0x000000fful)
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_SET(x) ((x) & 0x000000fful)
#define RESET_MANAGER_RM_SPIO_TIMERS_RSTN_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: Reset_Manager::rm_spio_wdt                               */
/* Register template: Reset_Manager::rm_spio_wdt                           */
/* Field member: Reset_Manager::rm_spio_wdt.rstn                           */
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_MSB 0u
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_LSB 0u
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_SPIO_WDT_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_gpio                                */
/* Register template: Reset_Manager::rm_pu_gpio                            */
/* Field member: Reset_Manager::rm_pu_gpio.rstn                            */
#define RESET_MANAGER_RM_PU_GPIO_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_GPIO_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_GPIO_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_GPIO_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_GPIO_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_GPIO_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_GPIO_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_GPIO_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_GPIO_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_GPIO_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_wdt                                 */
/* Register template: Reset_Manager::rm_pu_wdt                             */
/* Field member: Reset_Manager::rm_pu_wdt.rstn                             */
#define RESET_MANAGER_RM_PU_WDT_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_WDT_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_WDT_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_WDT_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_WDT_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_WDT_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_WDT_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_WDT_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_WDT_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_WDT_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_timers                              */
/* Register template: Reset_Manager::rm_pu_timers                          */
/* Field member: Reset_Manager::rm_pu_timers.rstn                          */
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_MSB 7u
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_WIDTH 8u
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_RESET 0x01u
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_FIELD_MASK 0x000000fful
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_GET(x) ((x) & 0x000000fful)
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_SET(x) ((x) & 0x000000fful)
#define RESET_MANAGER_RM_PU_TIMERS_RSTN_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: Reset_Manager::rm_pu_uart0                               */
/* Register template: Reset_Manager::rm_pu_uart0                           */
/* Field member: Reset_Manager::rm_pu_uart0.rstn                           */
#define RESET_MANAGER_RM_PU_UART0_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_UART0_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_UART0_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_UART0_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART0_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART0_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_UART0_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_UART0_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_UART0_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_UART0_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_uart1                               */
/* Register template: Reset_Manager::rm_pu_uart1                           */
/* Field member: Reset_Manager::rm_pu_uart1.rstn                           */
#define RESET_MANAGER_RM_PU_UART1_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_UART1_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_UART1_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_UART1_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART1_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_UART1_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_UART1_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_UART1_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_UART1_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_UART1_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_i2c                                 */
/* Register template: Reset_Manager::rm_pu_i2c                             */
/* Field member: Reset_Manager::rm_pu_i2c.rstn                             */
#define RESET_MANAGER_RM_PU_I2C_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_I2C_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_I2C_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_I2C_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_I2C_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_I2C_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_I2C_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_I2C_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_I2C_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_I2C_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_i3c                                 */
/* Register template: Reset_Manager::rm_pu_i3c                             */
/* Field member: Reset_Manager::rm_pu_i3c.rstn                             */
#define RESET_MANAGER_RM_PU_I3C_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_I3C_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_I3C_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_I3C_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_I3C_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_I3C_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_I3C_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_I3C_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_I3C_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_I3C_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Reset_Manager::rm_pu_spi                                 */
/* Register template: Reset_Manager::rm_pu_spi                             */
/* Field member: Reset_Manager::rm_pu_spi.rstn                             */
#define RESET_MANAGER_RM_PU_SPI_RSTN_MSB 0u
#define RESET_MANAGER_RM_PU_SPI_RSTN_LSB 0u
#define RESET_MANAGER_RM_PU_SPI_RSTN_WIDTH 1u
#define RESET_MANAGER_RM_PU_SPI_RSTN_READ_ACCESS 1u
#define RESET_MANAGER_RM_PU_SPI_RSTN_WRITE_ACCESS 1u
#define RESET_MANAGER_RM_PU_SPI_RSTN_RESET 0x1u
#define RESET_MANAGER_RM_PU_SPI_RSTN_FIELD_MASK 0x00000001ul
#define RESET_MANAGER_RM_PU_SPI_RSTN_GET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_SPI_RSTN_SET(x) ((x) & 0x00000001ul)
#define RESET_MANAGER_RM_PU_SPI_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: Reset_Manager                                   */
typedef struct {
   uint8_t _pad0[0x200];
   volatile uint32_t rm_memshire_cold; /**< Offset 0x200 (R/W) */
   volatile uint32_t rm_memshire_warm; /**< Offset 0x204 (R/W) */
   volatile uint32_t rm_pshire_cold; /**< Offset 0x208 (R/W) */
   volatile uint32_t rm_pshire_warm; /**< Offset 0x20c (R/W) */
   volatile uint32_t rm_max_cold; /**< Offset 0x210 (R/W) */
   volatile uint32_t rm_max_warm; /**< Offset 0x214 (R/W) */
   uint8_t _pad1[0x28];
   volatile uint32_t rm_minion; /**< Offset 0x240 (R/W) */
   volatile uint32_t rm_minion_warm_a; /**< Offset 0x244 (R/W) */
   volatile uint32_t rm_minion_warm_b; /**< Offset 0x248 (R/W) */
   volatile uint32_t rm_intr; /**< Offset 0x24c (R/W) */
   volatile uint32_t rm_status; /**< Offset 0x250 (R/W) */
   volatile uint32_t rm_status2; /**< Offset 0x254 (R/W) */
   volatile uint32_t rm_misc; /**< Offset 0x258 (R/W) */
   uint8_t _pad2[0xa4];
   volatile uint32_t rm_ios_sp; /**< Offset 0x300 (R/W) */
   volatile uint32_t rm_ios_vault; /**< Offset 0x304 (R/W) */
   volatile uint32_t rm_main_noc; /**< Offset 0x308 (R/W) */
   volatile uint32_t rm_debug_noc; /**< Offset 0x30c (R/W) */
   volatile uint32_t rm_ios_pll0; /**< Offset 0x310 (R/W) */
   volatile uint32_t rm_ios_pll1; /**< Offset 0x314 (R/W) */
   volatile uint32_t rm_ios_pll2; /**< Offset 0x318 (R/W) */
   volatile uint32_t rm_ios_pll3; /**< Offset 0x31c (R/W) */
   volatile uint32_t rm_ios_pll4; /**< Offset 0x320 (R/W) */
   volatile uint32_t rm_ios_periph; /**< Offset 0x324 (R/W) */
   volatile uint32_t rm_max; /**< Offset 0x328 (R/W) */
   volatile uint32_t rm_sys_reset_config; /**< Offset 0x32c (R/W) */
   volatile uint32_t rm_sys_reset_ctrl; /**< Offset 0x330 (R/W) */
   uint8_t _pad3[0xcc];
   volatile uint32_t rm_usb2_0; /**< Offset 0x400 (R/W) */
   volatile uint32_t rm_usb2_1; /**< Offset 0x404 (R/W) */
   volatile uint32_t rm_emmc; /**< Offset 0x408 (R/W) */
   volatile uint32_t rm_spio_i2c0; /**< Offset 0x40c (R/W) */
   volatile uint32_t rm_spio_i2c1; /**< Offset 0x410 (R/W) */
   volatile uint32_t rm_spio_dma; /**< Offset 0x414 (R/W) */
   volatile uint32_t rm_spio_spi0; /**< Offset 0x418 (R/W) */
   volatile uint32_t rm_spio_spi1; /**< Offset 0x41c (R/W) */
   volatile uint32_t rm_spio_gpio; /**< Offset 0x420 (R/W) */
   volatile uint32_t rm_spio_uart0; /**< Offset 0x424 (R/W) */
   volatile uint32_t rm_spio_uart1; /**< Offset 0x428 (R/W) */
   volatile uint32_t rm_spio_timers; /**< Offset 0x42c (R/W) */
   volatile uint32_t rm_spio_wdt; /**< Offset 0x430 (R/W) */
   uint8_t _pad4[0xcc];
   volatile uint32_t rm_pu_gpio; /**< Offset 0x500 (R/W) */
   volatile uint32_t rm_pu_wdt; /**< Offset 0x504 (R/W) */
   volatile uint32_t rm_pu_timers; /**< Offset 0x508 (R/W) */
   volatile uint32_t rm_pu_uart0; /**< Offset 0x50c (R/W) */
   volatile uint32_t rm_pu_uart1; /**< Offset 0x510 (R/W) */
   volatile uint32_t rm_pu_i2c; /**< Offset 0x514 (R/W) */
   volatile uint32_t rm_pu_i3c; /**< Offset 0x518 (R/W) */
   volatile uint32_t rm_pu_spi; /**< Offset 0x51c (R/W) */
} Reset_Manager, *PTR_Reset_Manager;

#endif
