Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.277 sec.
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.503 sec.
INFO-FLOW: Workspace D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls opened at Sat Nov 01 16:28:43 +0800 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.542 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-1998@%s%s ../../host D:/Xillinx_Project/PROJECT/cholesky_test 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): D:/Xillinx_Project/PROJECT/cholesky_test
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(7)
Execute     add_files D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(8)
Execute     add_files D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(10)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(11)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=kernel_cholesky_0' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=kernel_cholesky_0' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(9)
Execute     set_top kernel_cholesky_0 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(1)
Command     send_msg_by_id done; 0.51 sec.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.204 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.294 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=6ns' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=6ns' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(4)
Execute     create_clock -period 6ns 
Execute       ap_set_clock -name default -period 6 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(5)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.6 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(12)
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(13)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 2.88 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     send_msg_by_id WARNING @200-1998@%s%s ../../../../host D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/solution D:/Xillinx_Project/PROJECT/cholesky_test 
WARNING: [HLS 200-1998] cannot find relative file path '../../../../host' in directory(s): D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/solution D:/Xillinx_Project/PROJECT/cholesky_test
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.204 seconds; current allocated memory: 263.113 MB.
Execute       set_directive_top kernel_cholesky_0 -name=kernel_cholesky_0 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -foptimization-record-file=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/all.directive.json -E -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/clang.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/.systemc_flag -fix-errors D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.204 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/all.directive.json -fix-errors D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.756 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.164 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'info' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/../../../L2/include/hw/MatrixDecomposition/potrf.hpp:170:39)
WARNING: [HLS 207-5292] unused parameter 'rows' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:38)
WARNING: [HLS 207-5292] unused parameter 'cols' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:54)
WARNING: [HLS 207-5292] unused parameter 'x' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:62)
WARNING: [HLS 207-5292] unused parameter 'x' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:76:78)
WARNING: [HLS 207-5292] unused parameter 'x' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:87:76)
WARNING: [HLS 207-5292] unused parameter 'extra_pass' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:306:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 25.784 seconds; current allocated memory: 272.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.g.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.113 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.941 sec.
Execute       run_link_or_opt -opt -out D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 -reflow-float-conversion -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.989 sec.
Execute       run_link_or_opt -out D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cholesky_0 -mllvm -hls-db-dir -mllvm D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=6 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.6 -x ir D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,767 Compile/Link D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,767 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,241 Unroll/Inline (step 1) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,241 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,364 Unroll/Inline (step 2) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,364 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,557 Unroll/Inline (step 3) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,557 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,494 Unroll/Inline (step 4) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,494 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,378 Array/Struct (step 1) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,378 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,378 Array/Struct (step 2) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,378 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,384 Array/Struct (step 3) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,384 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,457 Array/Struct (step 4) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,457 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,469 Array/Struct (step 5) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,469 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,459 Performance (step 1) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,459 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,264 Performance (step 2) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,264 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,264 Performance (step 3) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,264 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,233 Performance (step 4) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,233 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,221 HW Transforms (step 1) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,221 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,197 HW Transforms (step 2) D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,197 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.001 sec.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235:15)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' into 'void xf::solver::cholesky_rsqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0, 33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_736_4' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:736:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_726_2' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:726:20)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458:9)
INFO: [HLS 214-291] Loop 'sum_loop' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_736_4' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:736:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' completely with a factor of 3 (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:720:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_726_2' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:726:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' completely with a factor of 3 (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:720:0)
WARNING: [HLS 214-366] Duplicating function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353:10)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.314.321)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.348.358)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.348.358)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.345)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::real(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.314)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.314.321)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.596)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.596)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:119:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:282:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:282:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:282:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.409.429.435)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.409.429.435)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.409.429.435)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.239.248)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.236.245)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.236.245)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag() (.180)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.230.381.399)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.230.381.399)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.230.257)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.230.257)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.227.254)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.348.586.594)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.348.586.594)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-=(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:244:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:224:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:224:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real() const' into 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> hls::x_real<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:363:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.345)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.227.254)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> hls::x_real<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:422:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyTop<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' into 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:720:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' into 'kernel_cholesky_0' (../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixLStrm' with compact=bit mode in 32-bits (../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixAStrm' with compact=bit mode in 32-bits (../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-364] Automatically inlining function 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482:13)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486:27)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121:9)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493:27)
INFO: [HLS 214-364] Automatically inlining function 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501:13)
INFO: [HLS 214-364] Automatically inlining function 'void xf::solver::cholesky_rsqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0, 33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512:9)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:518:23)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'col_loop'. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458:9)
INFO: [HLS 214-421] Automatically partitioning small array 'L_internal.re' completely based on array size. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16)
INFO: [HLS 214-421] Automatically partitioning small array 'L_internal.im' completely based on array size. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16)
INFO: [HLS 214-421] Automatically partitioning small array 'diag_internal' completely based on array size. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431:43)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'L_internal.im' due to pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:473:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'L_internal.re' due to pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:473:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'diag_internal' due to pipeline pragma (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431:43)
INFO: [HLS 214-248] Applying array_partition to 'L_internal.re': Complete partitioning on dimension 1. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16)
INFO: [HLS 214-248] Applying array_partition to 'L_internal.im': Complete partitioning on dimension 1. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16)
INFO: [HLS 214-248] Applying array_partition to 'diag_internal': Complete partitioning on dimension 1. (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431:43)
WARNING: [HLS 214-187] Cannot unroll loop 'col_loop' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458:9) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' as it has a variable trip count (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458:9)
WARNING: [HLS 214-187] Cannot unroll loop 'sum_loop' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471:13) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' as it has a variable trip count (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.002 seconds; current allocated memory: 277.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 277.273 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cholesky_0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.0.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 285.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.1.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.2.prechk.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 289.992 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.g.1.bc to D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.1.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'sum_loop' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472:9) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >'.
Command         transform done; 0.159 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.1.tmp.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16) to (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449:5) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >'... converting 70 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:8:9)...3 expression(s) balanced.
Command         transform done; 0.105 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 314.176 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.2.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.196 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.3.bc -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 347.180 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.553 sec.
Command     elaborate done; 62.375 sec.
Execute     ap_eval exec zip -j D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cholesky_0' ...
Execute       ap_set_top_model kernel_cholesky_0 
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'.
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
Execute       get_model_list kernel_cholesky_0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel_cholesky_0 
Execute       preproc_iomode -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       preproc_iomode -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       preproc_iomode -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       preproc_iomode -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       get_model_list kernel_cholesky_0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 kernel_cholesky_0
INFO-FLOW: Configuring Module : kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 ...
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       apply_spec_resource_limit kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
INFO-FLOW: Configuring Module : choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       apply_spec_resource_limit choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO-FLOW: Configuring Module : choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       apply_spec_resource_limit choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO-FLOW: Configuring Module : kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 ...
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       apply_spec_resource_limit kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
INFO-FLOW: Configuring Module : kernel_cholesky_0 ...
Execute       set_default_model kernel_cholesky_0 
Execute       apply_spec_resource_limit kernel_cholesky_0 
INFO-FLOW: Model list for preprocess: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 kernel_cholesky_0
INFO-FLOW: Preprocessing Module: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 ...
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       cdfg_preprocess -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
INFO-FLOW: Preprocessing Module: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       cdfg_preprocess -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO-FLOW: Preprocessing Module: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       cdfg_preprocess -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO-FLOW: Preprocessing Module: kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 ...
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       cdfg_preprocess -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
INFO-FLOW: Preprocessing Module: kernel_cholesky_0 ...
Execute       set_default_model kernel_cholesky_0 
Execute       cdfg_preprocess -model kernel_cholesky_0 
Execute       rtl_gen_preprocess kernel_cholesky_0 
INFO-FLOW: Model list for synthesis: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 kernel_cholesky_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       schedule -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_1'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' (loop 'VITIS_LOOP_724_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('matrixAStrm_read_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) and fifo read operation ('matrixAStrm_read', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' (loop 'VITIS_LOOP_724_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('matrixAStrm_read_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) and fifo read operation ('matrixAStrm_read', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_724_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.226 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.393 seconds; current allocated memory: 351.895 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       bind -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 353.250 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       schedule -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 354.207 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.sched.adb -f 
INFO-FLOW: Finish scheduling choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_.
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       bind -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 354.434 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.bind.adb -f 
INFO-FLOW: Finish binding choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       schedule -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'row_loop': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'col_loop': contains subfunction 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 362.812 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.sched.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish scheduling choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>.
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       bind -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 363.449 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.bind.adb -f 
Command       db_write done; 0.162 sec.
INFO-FLOW: Finish binding choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       schedule -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_734_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' (loop 'VITIS_LOOP_734_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('matrixLStrm_write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) and fifo write operation ('matrixLStrm_write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' (loop 'VITIS_LOOP_734_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('matrixLStrm_write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) and fifo write operation ('matrixLStrm_write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_734_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 364.492 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.
Execute       set_default_model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       bind -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 364.777 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.bind.adb -f 
INFO-FLOW: Finish binding kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_cholesky_0 
Execute       schedule -model kernel_cholesky_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 364.793 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cholesky_0.
Execute       set_default_model kernel_cholesky_0 
Execute       bind -model kernel_cholesky_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 365.094 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.bind.adb -f 
INFO-FLOW: Finish binding kernel_cholesky_0.
Execute       get_model_list kernel_cholesky_0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       rtl_gen_preprocess kernel_cholesky_0 
INFO-FLOW: Model list for RTL generation: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 kernel_cholesky_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' pipeline 'VITIS_LOOP_724_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 366.816 MB.
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/vhdl/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       gen_rtl kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
Execute       syn_report -csynth -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -f -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.adb 
Execute       db_write -model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -bindview -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 -p D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' pipeline 'sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 369.984 MB.
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/vhdl/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s 
Execute       syn_report -csynth -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -f -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.adb 
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -bindview -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -p D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_17_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_34_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_33s_67_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_19s_34_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
Command       create_rtl_model done; 0.327 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.781 seconds; current allocated memory: 380.312 MB.
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/vhdl/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s 
Execute       syn_report -csynth -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -f -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.adb 
Command       db_write done; 0.183 sec.
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -bindview -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -p D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' pipeline 'VITIS_LOOP_734_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.102 seconds; current allocated memory: 398.855 MB.
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/vhdl/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       gen_rtl kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
Execute       syn_report -csynth -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -f -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.adb 
Execute       db_write -model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -bindview -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 -p D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_cholesky_0 -top_prefix  -sub_prefix kernel_cholesky_0_ -mg_file D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixAStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixLStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cholesky_0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_A_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_L_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 398.855 MB.
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_cholesky_0 -istop -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/vhdl/kernel_cholesky_0 
Execute       gen_rtl kernel_cholesky_0 -istop -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/verilog/kernel_cholesky_0 
Execute       syn_report -csynth -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/kernel_cholesky_0_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/kernel_cholesky_0_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model kernel_cholesky_0 -f -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.adb 
Execute       db_write -model kernel_cholesky_0 -bindview -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_cholesky_0 -p D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0 
Execute       export_constraint_db -f -tool general -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.constraint.tcl 
Execute       syn_report -designview -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.design.xml 
Execute       syn_report -csynthDesign -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth.rpt -MHOut D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel_cholesky_0 -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.protoinst 
Execute       sc_get_clocks kernel_cholesky_0 
Execute       sc_get_portdomain kernel_cholesky_0 
INFO-FLOW: Model list for RTL component generation: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 kernel_cholesky_0
INFO-FLOW: Handling components in module [kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1] ... 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_16_1_1
INFO-FLOW: Found component kernel_cholesky_0_mul_16s_16s_32_2_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_16s_16s_32_2_1
INFO-FLOW: Found component kernel_cholesky_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.
INFO-FLOW: Append model kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: Found component kernel_cholesky_0_mul_34s_33s_67_3_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_34s_33s_67_3_1
INFO-FLOW: Found component kernel_cholesky_0_mul_2s_2s_3_1_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_2s_2s_3_1_1
INFO-FLOW: Found component kernel_cholesky_0_mul_2s_2s_2_1_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_2s_2s_2_1_1
INFO-FLOW: Found component kernel_cholesky_0_ctlz_17_17_1_1.
INFO-FLOW: Append model kernel_cholesky_0_ctlz_17_17_1_1
INFO-FLOW: Found component kernel_cholesky_0_ctlz_34_34_1_1.
INFO-FLOW: Append model kernel_cholesky_0_ctlz_34_34_1_1
INFO-FLOW: Found component kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.
INFO-FLOW: Append model kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_17_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_17_1_1
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_34_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO-FLOW: Found component kernel_cholesky_0_sdiv_34ns_19s_34_38_1.
INFO-FLOW: Append model kernel_cholesky_0_sdiv_34ns_19s_34_38_1
INFO-FLOW: Handling components in module [kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3] ... 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_cholesky_0] ... 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_A_re_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cholesky_0_A_re_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cholesky_0_L_re_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cholesky_0_L_re_RAM_AUTO_1R1W
INFO-FLOW: Append model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1
INFO-FLOW: Append model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
INFO-FLOW: Append model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO-FLOW: Append model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3
INFO-FLOW: Append model kernel_cholesky_0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_sparsemux_7_2_16_1_1 kernel_cholesky_0_mul_16s_16s_32_2_1 kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1 kernel_cholesky_0_mul_34s_33s_67_3_1 kernel_cholesky_0_mul_2s_2s_3_1_1 kernel_cholesky_0_mul_2s_2s_2_1_1 kernel_cholesky_0_ctlz_17_17_1_1 kernel_cholesky_0_ctlz_34_34_1_1 kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1 kernel_cholesky_0_sparsemux_7_2_17_1_1 kernel_cholesky_0_sparsemux_7_2_1_1_1 kernel_cholesky_0_sparsemux_7_2_34_1_1 kernel_cholesky_0_sdiv_34ns_19s_34_38_1 kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_A_re_RAM_AUTO_1R1W kernel_cholesky_0_L_re_RAM_AUTO_1R1W kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 kernel_cholesky_0
INFO-FLOW: Generating D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_16s_16s_32_2_1
INFO-FLOW: To file: write model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_34s_33s_67_3_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_2s_2s_3_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_2s_2s_2_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_ctlz_17_17_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_ctlz_34_34_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_17_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sdiv_34ns_19s_34_38_1
INFO-FLOW: To file: write model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cholesky_0_A_re_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cholesky_0_L_re_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1
INFO-FLOW: To file: write model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
INFO-FLOW: To file: write model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO-FLOW: To file: write model kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3
INFO-FLOW: To file: write model kernel_cholesky_0
INFO-FLOW: Generating D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/vhdl' dstVlogDir='D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/vlog' tclDir='D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db' modelList='kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_sparsemux_7_2_16_1_1
kernel_cholesky_0_mul_16s_16s_32_2_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1
kernel_cholesky_0_mul_34s_33s_67_3_1
kernel_cholesky_0_mul_2s_2s_3_1_1
kernel_cholesky_0_mul_2s_2s_2_1_1
kernel_cholesky_0_ctlz_17_17_1_1
kernel_cholesky_0_ctlz_34_34_1_1
kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
kernel_cholesky_0_sparsemux_7_2_17_1_1
kernel_cholesky_0_sparsemux_7_2_1_1_1
kernel_cholesky_0_sparsemux_7_2_34_1_1
kernel_cholesky_0_sdiv_34ns_19s_34_38_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_A_re_RAM_AUTO_1R1W
kernel_cholesky_0_L_re_RAM_AUTO_1R1W
kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3
kernel_cholesky_0
' expOnly='0'
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.847 seconds; current allocated memory: 400.375 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cholesky_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.9 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_sparsemux_7_2_16_1_1
kernel_cholesky_0_mul_16s_16s_32_2_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1
kernel_cholesky_0_mul_34s_33s_67_3_1
kernel_cholesky_0_mul_2s_2s_3_1_1
kernel_cholesky_0_mul_2s_2s_2_1_1
kernel_cholesky_0_ctlz_17_17_1_1
kernel_cholesky_0_ctlz_34_34_1_1
kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
kernel_cholesky_0_sparsemux_7_2_17_1_1
kernel_cholesky_0_sparsemux_7_2_1_1_1
kernel_cholesky_0_sparsemux_7_2_34_1_1
kernel_cholesky_0_sdiv_34ns_19s_34_38_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_A_re_RAM_AUTO_1R1W
kernel_cholesky_0_L_re_RAM_AUTO_1R1W
kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3
kernel_cholesky_0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.compgen.dataonly.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.constraint.tcl 
Execute       sc_get_clocks kernel_cholesky_0 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST kernel_cholesky_0 MODULE2INSTS {kernel_cholesky_0 kernel_cholesky_0 kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_fu_44 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477 kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_fu_62} INST2MODULE {kernel_cholesky_0 kernel_cholesky_0 grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_fu_44 kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_fu_62 kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3} INSTDATA {kernel_cholesky_0 {DEPTH 1 CHILDREN {grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_fu_44 grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_fu_62}} grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_fu_44 {DEPTH 2 CHILDREN {}} grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 {DEPTH 2 CHILDREN grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477} grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477 {DEPTH 3 CHILDREN {}} grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_fu_62 {DEPTH 2 CHILDREN {}}} MODULEDATA {kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln724_fu_137_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724 VARIABLE icmp_ln724 LOOP VITIS_LOOP_724_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln724_fu_143_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724 VARIABLE add_ln724 LOOP VITIS_LOOP_724_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_fu_158_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727 VARIABLE sub_ln727 LOOP VITIS_LOOP_724_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_fu_174_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727 VARIABLE add_ln727 LOOP VITIS_LOOP_724_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_1_fu_180_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727 VARIABLE add_ln727_1 LOOP VITIS_LOOP_724_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln471_1_fu_226_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471 VARIABLE xor_ln471_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_232_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474 VARIABLE add_ln474 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U4 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:259} VARIABLE tmp_re LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U5 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:259} VARIABLE tmp_im LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_re_5_fu_294_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:260} VARIABLE tmp_re_5 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_im_5_fu_300_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:261} VARIABLE tmp_im_5 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln352_fu_250_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352} VARIABLE icmp_ln352 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_re_2_fu_317_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352} VARIABLE tmp_re_2 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_im_2_fu_306_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352} VARIABLE tmp_im_2 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln345_fu_311_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE sub_ln345 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_2_1_U6 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE mul_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln99_fu_373_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE icmp_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_fu_453_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE or_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_fu_458_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE and_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_2_1_U7 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE mul_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln100_fu_393_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE icmp_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_fu_482_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE or_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_fu_487_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE and_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_2_1_U8 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101} VARIABLE mul_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln101_fu_413_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101} VARIABLE icmp_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_fu_507_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101} VARIABLE or_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_fu_512_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101} VARIABLE and_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_2_1_U9 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102} VARIABLE mul_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln102_fu_433_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102} VARIABLE icmp_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln102_fu_536_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102} VARIABLE or_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln102_fu_541_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102} VARIABLE and_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_fu_551_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE select_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_559_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE add_ln103 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_3_fu_565_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE add_ln103_3 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_625_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180} VARIABLE add_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln180_fu_651_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180} VARIABLE xor_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln180_fu_657_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180} VARIABLE and_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln180_1_fu_663_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180} VARIABLE xor_ln180_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln180_fu_669_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180} VARIABLE select_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_5_fu_677_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180} VARIABLE tmp2_re_5 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_693_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181} VARIABLE add_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln181_fu_719_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181} VARIABLE xor_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln181_fu_725_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181} VARIABLE and_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln181_1_fu_731_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181} VARIABLE xor_ln181_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln181_fu_737_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181} VARIABLE select_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_im_4_fu_745_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181} VARIABLE tmp2_im_4 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln471_fu_256_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471 VARIABLE xor_ln471 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln449_fu_538_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449 VARIABLE icmp_ln449 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_544_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449 VARIABLE i_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln499_fu_642_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499 VARIABLE sub_ln499 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_sub1_fu_550_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:452 VARIABLE i_sub1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2s_2s_3_1_1_U29 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE mul_ln453 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln453_fu_565_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE sub_ln453 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_fu_574_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE add_ln453 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln453_1_fu_592_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE sub_ln453_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln453_2_fu_655_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE sub_ln453_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_660_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE select_ln453 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_2_fu_670_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE add_ln453_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_1_fu_675_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453 VARIABLE add_ln453_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln458_fu_685_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458 VARIABLE icmp_ln458 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_690_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458 VARIABLE j_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln494_fu_731_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494 VARIABLE add_ln494 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_sub1_fu_753_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:462 VARIABLE j_sub1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2s_2s_2_1_1_U30 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463 VARIABLE mul_ln463 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln463_fu_765_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463 VARIABLE xor_ln463 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln463_fu_774_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463 VARIABLE add_ln463 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln345_fu_788_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE sub_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_4_fu_883_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_5_fu_889_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_3_fu_895_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_6_fu_901_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_8_fu_907_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_7_fu_913_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_4_fu_919_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_9_fu_925_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_4_fu_931_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_5_fu_939_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_18_fu_945_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE tmp2_re_18 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_6_fu_989_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_7_fu_995_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_6_fu_1001_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_8_fu_1007_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_10_fu_1013_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_10 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_9_fu_1019_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_7_fu_1025_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_11_fu_1031_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_11 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_6_fu_1037_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_8_fu_1045_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_im_5_fu_1051_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE tmp2_im_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln482_fu_794_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482 VARIABLE icmp_ln482 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME B_fu_1059_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482 VARIABLE B LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA yes RTLNAME mul_34s_33s_67_3_1_U27 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE mul_ln284 LOOP col_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln284_fu_1136_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE icmp_ln284 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln284_fu_1259_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE or_ln284 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_1264_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME real_temp_fu_1274_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE real_temp LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln284_fu_1288_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE xor_ln284 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_1_fu_1294_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_1_fu_1141_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE icmp_ln284_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_2_fu_1146_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE icmp_ln284_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_3_fu_1151_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE icmp_ln284_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln284_fu_1307_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE select_ln284 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln284_1_fu_1313_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE xor_ln284_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_2_fu_1319_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln284_1_fu_1324_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE select_ln284_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_3_fu_1464_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln284_2_fu_1331_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE xor_ln284_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln284_1_fu_1337_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE or_ln284_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln284_3_fu_1343_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE xor_ln284_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_4_fu_1348_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_5_fu_1354_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln284_3_fu_1468_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE or_ln284_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln284_4_fu_1473_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE xor_ln284_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_6_fu_1479_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE and_ln284_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln284_2_fu_1584_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE select_ln284_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln284_2_fu_1484_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE or_ln284_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME real_temp_2_fu_1591_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284 VARIABLE real_temp_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA yes RTLNAME mul_34s_33s_67_3_1_U28 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE mul_ln285 LOOP col_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln285_fu_1172_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE icmp_ln285 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln285_fu_1184_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE or_ln285 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_fu_1190_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME imag_temp_fu_1200_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE imag_temp LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln285_fu_1367_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE xor_ln285 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_1_fu_1372_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln285_1_fu_1214_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE icmp_ln285_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln285_2_fu_1219_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE icmp_ln285_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln285_3_fu_1224_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE icmp_ln285_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln285_fu_1385_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE select_ln285 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln285_1_fu_1391_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE xor_ln285_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_2_fu_1397_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln285_1_fu_1402_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE select_ln285_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_3_fu_1409_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln285_2_fu_1414_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE xor_ln285_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln285_1_fu_1420_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE or_ln285_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln285_3_fu_1425_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE xor_ln285_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_4_fu_1430_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_5_fu_1436_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln285_3_fu_1441_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE or_ln285_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln285_4_fu_1447_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE xor_ln285_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_6_fu_1453_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE and_ln285_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln285_2_fu_1489_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE select_ln285_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln285_2_fu_1458_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE or_ln285_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME imag_temp_2_fu_1496_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285 VARIABLE imag_temp_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_8_fu_1627_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_9_fu_1649_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_12_fu_1655_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_12 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1665_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE add_ln59_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_10_fu_1772_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_10 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_13_fu_1777_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_13 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_11_fu_1782_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_11 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_8_fu_1787_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_9_fu_1794_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_12_fu_1801_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_12 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_10_fu_1806_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_10 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_13_fu_1811_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_13 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_11_fu_1817_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_11 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_15_fu_1822_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_15 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_16_fu_1828_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_16 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_22_fu_1833_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_22 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_17_fu_1839_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_17 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_10_fu_1844_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_10 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_12_fu_1852_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_12 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_19_fu_1858_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE tmp2_re_19 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_9_fu_1532_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_13_fu_1554_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_13 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_18_fu_1560_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_18 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_2_fu_1570_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE add_ln59_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_15_fu_1679_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_15 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_19_fu_1684_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_19 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_16_fu_1689_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_16 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_12_fu_1694_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_12 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_13_fu_1701_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_13 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_17_fu_1708_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_17 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_14_fu_1713_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_14 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_18_fu_1718_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_18 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_15_fu_1724_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_15 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_21_fu_1729_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_21 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_22_fu_1735_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_22 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_23_fu_1740_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_23 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_23_fu_1746_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_23 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_14_fu_1751_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_14 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_16_fu_1759_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_16 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_im_6_fu_1765_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE tmp2_im_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln345_1_fu_1868_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE sub_ln345_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln345_fu_1894_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE xor_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln345_fu_1900_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE and_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln345_1_fu_1906_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE xor_ln345_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln345_fu_1912_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE select_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_im_7_fu_1920_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345} VARIABLE tmp_im_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_2_1_U31 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE mul_ln99 LOOP col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln99_fu_1961_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE icmp_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_fu_2024_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE or_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_fu_2029_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE and_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_1_fu_2039_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE tmp1_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_fu_2053_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE xor_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_1_fu_2059_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE and_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_1_fu_2064_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE xor_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_fu_2069_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE select_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_1_fu_2076_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE select_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_2_fu_2083_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE xor_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_1_fu_2088_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE or_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_3_fu_2094_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE xor_ln99_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_2_fu_2100_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE or_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_2_fu_2106_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE and_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_3_fu_2112_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE and_ln99_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_4_fu_2118_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE xor_ln99_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_4_fu_2274_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE and_ln99_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_2_fu_2278_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE select_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_3_fu_2285_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE or_ln99_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp1_2_fu_2290_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99} VARIABLE tmp1_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_2_1_U32 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE mul_ln100 LOOP col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln100_fu_1987_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE icmp_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_fu_2147_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE or_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_fu_2152_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE and_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_3_fu_2162_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE tmp2_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_fu_2176_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE xor_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_1_fu_2182_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE and_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_1_fu_2187_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE xor_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_fu_2192_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE select_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_1_fu_2199_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE select_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_2_fu_2206_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE xor_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_1_fu_2211_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE or_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_3_fu_2217_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE xor_ln100_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_2_fu_2223_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE or_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_2_fu_2229_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE and_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_3_fu_2235_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE and_ln100_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_4_fu_2241_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE xor_ln100_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_4_fu_2247_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE and_ln100_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_2_fu_2252_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE select_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_3_fu_2260_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE or_ln100_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_4_fu_2266_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100} VARIABLE tmp2_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_fu_2304_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE sub_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_fu_2326_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE xor_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln103_fu_2332_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE and_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_1_fu_2338_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE xor_ln103_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_2348_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE select_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_1_fu_2360_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103} VARIABLE select_ln103_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_2380_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189} VARIABLE add_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln189_fu_2410_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189} VARIABLE xor_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_fu_2415_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189} VARIABLE and_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln189_1_fu_2420_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189} VARIABLE xor_ln189_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln189_fu_2424_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189} VARIABLE select_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_20_fu_2432_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189} VARIABLE tmp2_re_20 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln488_fu_740_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488 VARIABLE add_ln488 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln223_fu_2480_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223} VARIABLE sub_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_fu_2506_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223} VARIABLE xor_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_fu_2512_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223} VARIABLE and_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_1_fu_2518_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223} VARIABLE xor_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_fu_2524_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223} VARIABLE select_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_21_fu_2532_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223} VARIABLE tmp2_re_21 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_fu_2602_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_fu_2621_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_fu_2627_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_2637_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE add_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_fu_2651_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_1_fu_2657_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_1_fu_2560_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_2_fu_2574_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_3_fu_2580_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE icmp_ln59_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_2670_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_1_fu_2675_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_2_fu_2681_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_2686_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_3_fu_2692_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_2_fu_2696_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_1_fu_2702_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_3_fu_2707_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_4_fu_2712_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_5_fu_2718_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_17_fu_2723_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_4_fu_2729_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_6_fu_2735_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_2_fu_2740_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_2_fu_2748_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_22_fu_2754_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE tmp2_re_22 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_2802_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_2769_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_1_fu_2812_p1 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_17_17_1_1_U33 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE tmp_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_2828_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_fu_2868_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE shl_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_1_fu_2916_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_1_fu_2924_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_2933_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_assign_fu_2962_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE x_assign LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U25 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE pf LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_2_fu_3075_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_2_fu_3221_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_1_fu_3081_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_3_fu_3087_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_2_fu_3107_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_3_fu_3226_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_4_fu_3235_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_3_fu_3240_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_3_fu_3247_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_4_fu_3538_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_6_fu_3635_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln89_fu_3546_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE ashr_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_4_fu_3645_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_5_fu_3256_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_6_fu_3652_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_1_fu_3660_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE shl_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_5_fu_3665_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_4_fu_3262_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_54ns_32s_1_1_1_U35 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE tmp_30 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond64_i_i_fu_3673_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE cond64_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_7_fu_3279_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_5_fu_3113_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_8_fu_3119_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_10_fu_3284_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_10_fu_3289_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_5_fu_3300_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lshr_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_34_fu_3551_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_34 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln89_9_fu_3555_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cond86_i_i_fu_3678_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE cond86_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_fu_3694_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_fu_3700_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_6_fu_3710_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_fu_3724_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_2_fu_3730_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_1_fu_3735_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_17_1_1_U39 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE ref_tmp4_0_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_11_fu_3740_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME carry_1_i_i_fu_3746_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE carry_1_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_15_fu_3306_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_10_fu_3561_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_8_fu_3329_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_9_fu_3338_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_11_fu_3343_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_18_fu_3752_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_12_fu_3357_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_54ns_32s_1_1_1_U36 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE tobool134_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME lD_0_i_i_fu_3371_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lD_0_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_13_fu_3757_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_14_fu_3762_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME neg_src_0_i_i_fu_4093_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_fu_3573_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lshr_ln89 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_1_fu_3578_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lshr_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_15_fu_3767_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_19_fu_3778_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Range2_all_ones_1_i_i_fu_3784_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE Range2_all_ones_1_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_3_fu_3952_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME Range1_all_ones_2_i_i_fu_3997_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_1_fu_3960_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_16_fu_3792_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME Range1_all_zeros_2_i_i_fu_4015_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_17_fu_3797_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_18_fu_3584_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME Range1_all_zeros_2_i_i_fu_4015_p6 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_20_fu_3974_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_10_fu_3979_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_22_fu_3984_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_22 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U40 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE Range1_all_ones_2_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U41 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE Range1_all_zeros_2_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_7_fu_4035_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_2_fu_4042_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_6_fu_4047_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond193_i_i_fu_4052_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE cond193_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_7_fu_4059_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME neg_src_0_i_i_fu_4093_p4 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_icmp_ln89_11184_fu_4070_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE not_icmp_ln89_11184 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME deleted_ones_0_i_i_fu_4075_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE deleted_ones_0_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_23_fu_4081_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_23 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U42 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE neg_src_0_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_5_fu_4113_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_24_fu_4119_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_24 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_3_fu_4124_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_6_fu_4130_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_8_fu_4135_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_9_fu_4141_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_7_fu_4147_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_10_fu_4357_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_4_fu_4361_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp4_4_i_fu_4396_p4 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_10_fu_4373_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_25_fu_4378_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_25 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_26_fu_4384_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_26 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_17_1_1_U46 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE ref_tmp4_4_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_i240_fu_4423_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230 VARIABLE storemerge_i240 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME return_code_1_fu_2775_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230 VARIABLE return_code_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_7_fu_4472_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_3_fu_4482_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE add_ln59_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_5_fu_4649_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_14_fu_4654_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_14_fu_4659_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_5_fu_4664_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_7_fu_4671_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_19_fu_4678_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_18_fu_4683_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_20_fu_4688_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_19_fu_4694_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_20_fu_4699_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_24_fu_4705_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_24 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_21_fu_4710_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE xor_ln59_21 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_25_fu_4716_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE and_ln59_25 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_11_fu_4721_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE select_ln59_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_20_fu_4729_p2 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE or_ln59_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_23_fu_4735_p3 SOURCE {D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59} VARIABLE tmp2_re_23 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_19_fu_2834_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_5_fu_2791_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_4_fu_2844_p1 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_34_34_1_1_U34 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE tmp_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_10_fu_2856_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_2_fu_2890_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE shl_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_18_fu_2979_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_6_fu_2987_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_11_fu_2996_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_assign_1_fu_3025_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE x_assign_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U26 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8} VARIABLE pf_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_7_fu_3172_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_11_fu_3382_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_20_fu_3178_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_8_fu_3184_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_21_fu_3194_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_21 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_13_fu_3387_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_9_fu_3396_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_12_fu_3401_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_22_fu_3408_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_22 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_23_fu_3802_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_23 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_19_fu_3807_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln89_1_fu_3592_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE ashr_ln89_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_13_fu_3817_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_24_fu_3417_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_24 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_25_fu_3825_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_25 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_3_fu_3833_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE shl_ln89_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_14_fu_3838_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_14_fu_3423_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_54ns_32s_1_1_1_U37 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE tmp_46 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond64_i_i144_fu_3846_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE cond64_i_i144 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_26_fu_3440_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_26 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_15_fu_3200_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_27_fu_3206_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_27 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_11_fu_3445_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sub_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_20_fu_3450_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_6_fu_3461_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lshr_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_35_fu_3597_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_35 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln89_28_fu_3601_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_28 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cond86_i_i153_fu_3851_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE cond86_i_i153 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_5_fu_3859_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_12_fu_3865_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_16_fu_4163_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_8_fu_4176_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_11_fu_4182_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_27_fu_4187_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_27 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_34_1_1_U43 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE ref_tmp_0_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_28_fu_4217_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_28 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME carry_1_i_i166_fu_4223_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE carry_1_i_i166 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_21_fu_3467_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_21 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln89_29_fu_3607_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_29 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_18_fu_3490_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_19_fu_3499_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE add_ln89_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_30_fu_3504_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_30 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_21_fu_4237_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_21 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_31_fu_3518_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_31 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_54ns_32s_1_1_1_U38 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE tobool133_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME lD_0_i_i168_fu_3532_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lD_0_i_i168 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_32_fu_3871_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_32 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_33_fu_3876_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_33 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME neg_src_0_i_i1_fu_4526_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_2_fu_3619_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lshr_ln89_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_4_fu_3624_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE lshr_ln89_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_34_fu_3881_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_34 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_22_fu_3892_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_22 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Range2_all_ones_1_i_i173_fu_3898_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE Range2_all_ones_1_i_i173 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_14_fu_4242_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME Range1_all_ones_2_i_i1_fu_4289_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_9_fu_4251_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_35_fu_3906_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_35 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME Range1_all_zeros_2_i_i1_fu_4308_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_36_fu_3911_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_36 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_37_fu_3630_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE icmp_ln89_37 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME Range1_all_zeros_2_i_i1_fu_4308_p6 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_23_fu_4266_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_23 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_11_fu_4271_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_29_fu_4276_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_29 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U44 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE Range1_all_ones_2_i_i1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U45 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE Range1_all_zeros_2_i_i1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_16_fu_4500_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_7_fu_4328_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_17_fu_4333_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond192_i_i_fu_4338_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE cond192_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_18_fu_4505_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME neg_src_0_i_i1_fu_4526_p4 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_icmp_ln89_33196_fu_4346_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE not_icmp_ln89_33196 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME deleted_ones_0_i_i185_fu_4351_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE deleted_ones_0_i_i185 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_30_fu_4515_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_30 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U47 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE neg_src_0_i_i1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_16_fu_4546_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_31_fu_4552_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_31 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_8_fu_4557_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_14_fu_4562_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_19_fu_4567_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_19 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_20_fu_4573_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_20 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_15_fu_4577_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_21_fu_4583_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_21 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_9_fu_4589_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE or_ln89_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sqrt_res_fu_4626_p4 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE select_ln89_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_17_fu_4603_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE xor_ln89_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_32_fu_4608_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_32 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_33_fu_4614_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE and_ln89_33 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_34_1_1_U48 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89 VARIABLE sqrt_res LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln267_fu_4763_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267 VARIABLE icmp_ln267 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln267_fu_4775_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267 VARIABLE or_ln267 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln267_fu_4781_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267 VARIABLE and_ln267 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sqrt_res_cast_fu_4791_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267 VARIABLE sqrt_res_cast LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 37 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_34ns_19s_34_38_1_U49 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269 VARIABLE sdiv_ln269 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln269_fu_4826_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269 VARIABLE xor_ln269 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln269_fu_4832_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269 VARIABLE and_ln269 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln269_fu_4838_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269 VARIABLE select_ln269 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln269_1_fu_4846_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269 VARIABLE xor_ln269_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME new_L_diag_recip_fu_4852_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269 VARIABLE new_L_diag_recip LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln514_fu_4860_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514 VARIABLE icmp_ln514 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME diag_internal_4_fu_4865_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514 VARIABLE diag_internal_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln514_1_fu_4872_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514 VARIABLE icmp_ln514_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME diag_internal_3_fu_4877_p3 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514 VARIABLE diag_internal_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 14 BRAM 0 URAM 0}} kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln734_fu_139_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734 VARIABLE icmp_ln734 LOOP VITIS_LOOP_734_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln734_fu_145_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734 VARIABLE add_ln734 LOOP VITIS_LOOP_734_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln737_fu_163_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737 VARIABLE sub_ln737 LOOP VITIS_LOOP_734_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln737_fu_183_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737 VARIABLE add_ln737 LOOP VITIS_LOOP_734_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln737_1_fu_194_p2 SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737 VARIABLE add_ln737_1 LOOP VITIS_LOOP_734_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_cholesky_0 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_re_U SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:721 VARIABLE A_re LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_im_U SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:721 VARIABLE A_im LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_re_U SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:722 VARIABLE L_re LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_im_U SOURCE D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:722 VARIABLE L_im LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 14 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../solver/L1/include/hw/cholesky.hpp:430:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16 msg_body {array_partition dim=1 type=complete  variable=L_internal.re 1 xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430:16 D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:473:9L_internal.re}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.8 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 408.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cholesky_0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cholesky_0.
Execute       syn_report -model kernel_cholesky_0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 185.61 MHz
Command     autosyn done; 13.066 sec.
Command   csynth_design done; 75.697 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.308 sec.
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.609 sec.
INFO-FLOW: Workspace D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls opened at Sat Nov 01 16:30:25 +0800 2025
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.137 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.259 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.908 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-1998@%s%s ../../host D:/Xillinx_Project/PROJECT/cholesky_test 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): D:/Xillinx_Project/PROJECT/cholesky_test
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(7)
Execute     add_files D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(8)
Execute     add_files D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(10)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/.' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(11)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=kernel_cholesky_0' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=kernel_cholesky_0' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(9)
Execute     set_top kernel_cholesky_0 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(1)
Command     send_msg_by_id done; 0.654 sec.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Command       create_platform done; 0.243 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.326 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=6ns' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=6ns' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(4)
Execute     create_clock -period 6ns 
Execute       ap_set_clock -name default -period 6 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(5)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.6 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(12)
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/cholesky_test/hls_config.cfg(13)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 1.075 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I../../../../host -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/Xilinx/Vitis/2024.2/include -I include D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/test_cholesky.cpp.clang.autosim-tb.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/test_cholesky.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/host/test_cholesky.cpp D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.879 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0 -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/. -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -ID:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/. -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/. -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/Xilinx/Vitis/2024.2/include -I include D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -o D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.autosim-tb.out.log 2> D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.395 sec.
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.771 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.DependenceCheck.tcl 
Execute     source D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 47.732 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 93.478 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
