// Seed: 3033516249
module module_0 (
    output wire id_0,
    output tri  id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3
);
  wire id_5;
  module_0(
      id_0, id_2
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    output supply1 id_9,
    input tri0 id_10
    , id_13,
    output tri1 id_11
);
  assign id_13 = 1'b0;
  module_0(
      id_11, id_11
  );
endmodule
