library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 10
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4923_o : std_logic;
  signal n4924_o : std_logic;
  signal n4925_o : std_logic;
  signal n4926_o : std_logic;
  signal n4927_o : std_logic;
  signal n4928_o : std_logic;
  signal n4929_o : std_logic;
  signal n4930_o : std_logic;
  signal n4931_o : std_logic;
  signal n4932_o : std_logic_vector (2 downto 0);
begin
  o <= n4932_o;
  -- vhdl_source/peres.vhdl:13:17
  n4923_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4924_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4925_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4926_o <= n4924_o xor n4925_o;
  -- vhdl_source/peres.vhdl:15:17
  n4927_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4928_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4929_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4930_o <= n4928_o and n4929_o;
  -- vhdl_source/peres.vhdl:15:21
  n4931_o <= n4927_o xor n4930_o;
  n4932_o <= n4923_o & n4926_o & n4931_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3987 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3995 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4003 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4011 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4019 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4027 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4035 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic;
  signal n4042_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4043 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4051 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4059 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4067 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4075 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4083 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4091 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4099 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4107 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n4115 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic;
  signal n4126_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n4127 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4135 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4143 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4151 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic;
  signal n4158_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4159 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4167 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4170_o : std_logic;
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic;
  signal n4174_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4175 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4178_o : std_logic;
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic;
  signal n4182_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4183 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4191 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4199 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4202_o : std_logic;
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4207 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4215 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4223 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4231 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4234_o : std_logic;
  signal n4235_o : std_logic;
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4239 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4247 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic_vector (1 downto 0);
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic_vector (1 downto 0);
  signal n4257_o : std_logic;
  signal n4258_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4259 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic_vector (1 downto 0);
  signal n4268_o : std_logic;
  signal n4269_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4270 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic_vector (1 downto 0);
  signal n4279_o : std_logic;
  signal n4280_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4281 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic_vector (1 downto 0);
  signal n4290_o : std_logic;
  signal n4291_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4292 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic;
  signal n4299_o : std_logic;
  signal n4300_o : std_logic_vector (1 downto 0);
  signal n4301_o : std_logic;
  signal n4302_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4303 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic_vector (1 downto 0);
  signal n4312_o : std_logic;
  signal n4313_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4314 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic_vector (1 downto 0);
  signal n4323_o : std_logic;
  signal n4324_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4325 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic;
  signal n4333_o : std_logic_vector (1 downto 0);
  signal n4334_o : std_logic;
  signal n4335_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4336 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic;
  signal n4343_o : std_logic;
  signal n4344_o : std_logic_vector (1 downto 0);
  signal n4345_o : std_logic;
  signal n4346_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4347 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic_vector (1 downto 0);
  signal n4356_o : std_logic;
  signal n4357_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4358 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic;
  signal n4365_o : std_logic;
  signal n4366_o : std_logic_vector (1 downto 0);
  signal n4367_o : std_logic;
  signal n4368_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4369 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4372_o : std_logic;
  signal n4373_o : std_logic;
  signal n4374_o : std_logic;
  signal n4375_o : std_logic;
  signal n4376_o : std_logic;
  signal n4377_o : std_logic_vector (1 downto 0);
  signal n4378_o : std_logic;
  signal n4379_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4380 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4383_o : std_logic;
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic_vector (1 downto 0);
  signal n4389_o : std_logic;
  signal n4390_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4391 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic;
  signal n4398_o : std_logic;
  signal n4399_o : std_logic_vector (1 downto 0);
  signal n4400_o : std_logic;
  signal n4401_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4402 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4405_o : std_logic;
  signal n4406_o : std_logic;
  signal n4407_o : std_logic;
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic_vector (1 downto 0);
  signal n4411_o : std_logic;
  signal n4412_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4413 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic;
  signal n4421_o : std_logic_vector (1 downto 0);
  signal n4422_o : std_logic;
  signal n4423_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4424 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic;
  signal n4430_o : std_logic;
  signal n4431_o : std_logic;
  signal n4432_o : std_logic_vector (1 downto 0);
  signal n4433_o : std_logic;
  signal n4434_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n4435 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic;
  signal n4445_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4446 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic;
  signal n4453_o : std_logic_vector (1 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n4456 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4459_o : std_logic;
  signal n4460_o : std_logic;
  signal n4461_o : std_logic;
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic_vector (1 downto 0);
  signal n4465_o : std_logic;
  signal n4466_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4467 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic_vector (1 downto 0);
  signal n4476_o : std_logic;
  signal n4477_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4478 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4481_o : std_logic;
  signal n4482_o : std_logic;
  signal n4483_o : std_logic;
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic_vector (1 downto 0);
  signal n4487_o : std_logic;
  signal n4488_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4489 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic_vector (1 downto 0);
  signal n4498_o : std_logic;
  signal n4499_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4500 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic;
  signal n4507_o : std_logic;
  signal n4508_o : std_logic_vector (1 downto 0);
  signal n4509_o : std_logic;
  signal n4510_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4511 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic;
  signal n4519_o : std_logic_vector (1 downto 0);
  signal n4520_o : std_logic;
  signal n4521_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4522 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4525_o : std_logic;
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic_vector (1 downto 0);
  signal n4531_o : std_logic;
  signal n4532_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4533 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic_vector (1 downto 0);
  signal n4542_o : std_logic;
  signal n4543_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4544 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic;
  signal n4551_o : std_logic;
  signal n4552_o : std_logic_vector (1 downto 0);
  signal n4553_o : std_logic;
  signal n4554_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4555 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4558_o : std_logic;
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic_vector (1 downto 0);
  signal n4564_o : std_logic;
  signal n4565_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4566 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic_vector (1 downto 0);
  signal n4575_o : std_logic;
  signal n4576_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4577 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic;
  signal n4584_o : std_logic;
  signal n4585_o : std_logic_vector (1 downto 0);
  signal n4586_o : std_logic;
  signal n4587_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4588 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4591_o : std_logic;
  signal n4592_o : std_logic;
  signal n4593_o : std_logic;
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic_vector (1 downto 0);
  signal n4597_o : std_logic;
  signal n4598_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4599 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic_vector (1 downto 0);
  signal n4608_o : std_logic;
  signal n4609_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4610 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic;
  signal n4617_o : std_logic;
  signal n4618_o : std_logic_vector (1 downto 0);
  signal n4619_o : std_logic;
  signal n4620_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4621 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4624_o : std_logic;
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic_vector (1 downto 0);
  signal n4630_o : std_logic;
  signal n4631_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4632 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic_vector (1 downto 0);
  signal n4640_o : std_logic;
  signal n4641_o : std_logic;
  signal n4642_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4643 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4651 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4654_o : std_logic;
  signal n4655_o : std_logic;
  signal n4656_o : std_logic;
  signal n4657_o : std_logic;
  signal n4658_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4659 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4662_o : std_logic;
  signal n4663_o : std_logic;
  signal n4664_o : std_logic;
  signal n4665_o : std_logic;
  signal n4666_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4667 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4670_o : std_logic;
  signal n4671_o : std_logic;
  signal n4672_o : std_logic;
  signal n4673_o : std_logic;
  signal n4674_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4675 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4678_o : std_logic;
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4683 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4686_o : std_logic;
  signal n4687_o : std_logic;
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4691 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4694_o : std_logic;
  signal n4695_o : std_logic;
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4699 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic;
  signal n4706_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4707 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4710_o : std_logic;
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4715 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4718_o : std_logic;
  signal n4719_o : std_logic;
  signal n4720_o : std_logic;
  signal n4721_o : std_logic;
  signal n4722_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4723 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4726_o : std_logic;
  signal n4727_o : std_logic;
  signal n4728_o : std_logic;
  signal n4729_o : std_logic;
  signal n4730_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4731 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4734_o : std_logic;
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4739 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4742_o : std_logic;
  signal n4743_o : std_logic;
  signal n4744_o : std_logic;
  signal n4745_o : std_logic;
  signal n4746_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4747 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4750_o : std_logic;
  signal n4751_o : std_logic;
  signal n4752_o : std_logic;
  signal n4753_o : std_logic;
  signal n4754_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4755 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4758_o : std_logic;
  signal n4759_o : std_logic;
  signal n4760_o : std_logic;
  signal n4761_o : std_logic;
  signal n4762_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4763 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4766_o : std_logic;
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic;
  signal n4773_o : std_logic;
  signal n4774_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4775 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4778_o : std_logic;
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic;
  signal n4782_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4783 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4786_o : std_logic;
  signal n4787_o : std_logic;
  signal n4788_o : std_logic;
  signal n4789_o : std_logic;
  signal n4790_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4791 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4794_o : std_logic;
  signal n4795_o : std_logic;
  signal n4796_o : std_logic;
  signal n4797_o : std_logic;
  signal n4798_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4799 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic;
  signal n4806_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4807 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4810_o : std_logic;
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4815 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4818_o : std_logic;
  signal n4819_o : std_logic;
  signal n4820_o : std_logic;
  signal n4821_o : std_logic;
  signal n4822_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4823 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4826_o : std_logic;
  signal n4827_o : std_logic;
  signal n4828_o : std_logic;
  signal n4829_o : std_logic;
  signal n4830_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4831 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic;
  signal n4838_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4839 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4842_o : std_logic;
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4847 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4850_o : std_logic;
  signal n4851_o : std_logic;
  signal n4852_o : std_logic;
  signal n4853_o : std_logic;
  signal n4854_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4855 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4858_o : std_logic;
  signal n4859_o : std_logic;
  signal n4860_o : std_logic;
  signal n4861_o : std_logic;
  signal n4862_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4863 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4866_o : std_logic;
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic;
  signal n4870_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4871 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4874_o : std_logic;
  signal n4875_o : std_logic;
  signal n4876_o : std_logic;
  signal n4877_o : std_logic;
  signal n4878_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4879 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4882_o : std_logic;
  signal n4883_o : std_logic;
  signal n4884_o : std_logic;
  signal n4885_o : std_logic;
  signal n4886_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4887 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic;
  signal n4893_o : std_logic;
  signal n4894_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4895 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic;
  signal n4901_o : std_logic;
  signal n4902_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4903 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4906_o : std_logic;
  signal n4907_o : std_logic;
  signal n4908_o : std_logic_vector (17 downto 0);
  signal n4909_o : std_logic_vector (17 downto 0);
  signal n4910_o : std_logic_vector (17 downto 0);
  signal n4911_o : std_logic_vector (17 downto 0);
  signal n4912_o : std_logic_vector (17 downto 0);
  signal n4913_o : std_logic_vector (17 downto 0);
  signal n4914_o : std_logic_vector (17 downto 0);
  signal n4915_o : std_logic_vector (17 downto 0);
  signal n4916_o : std_logic_vector (17 downto 0);
  signal n4917_o : std_logic_vector (17 downto 0);
  signal n4918_o : std_logic_vector (17 downto 0);
  signal n4919_o : std_logic_vector (17 downto 0);
  signal n4920_o : std_logic_vector (17 downto 0);
  signal n4921_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4908_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4909_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4910_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4911_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4912_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4913_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4914_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4915_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4916_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4917_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4918_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4919_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4920_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4921_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3984_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3985_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3986_o <= n3984_o & n3985_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3987 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3986_o,
    o => gen1_n1_cnot1_j_o);
  n3990_o <= gen1_n1_cnot1_j_n3987 (1);
  n3991_o <= gen1_n1_cnot1_j_n3987 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3992_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3993_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3994_o <= n3992_o & n3993_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3995 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3994_o,
    o => gen1_n2_cnot1_j_o);
  n3998_o <= gen1_n2_cnot1_j_n3995 (1);
  n3999_o <= gen1_n2_cnot1_j_n3995 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4000_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4001_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4002_o <= n4000_o & n4001_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4003 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4002_o,
    o => gen1_n3_cnot1_j_o);
  n4006_o <= gen1_n3_cnot1_j_n4003 (1);
  n4007_o <= gen1_n3_cnot1_j_n4003 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4008_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4009_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4010_o <= n4008_o & n4009_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4011 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4010_o,
    o => gen1_n4_cnot1_j_o);
  n4014_o <= gen1_n4_cnot1_j_n4011 (1);
  n4015_o <= gen1_n4_cnot1_j_n4011 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4016_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4017_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4018_o <= n4016_o & n4017_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4019 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4018_o,
    o => gen1_n5_cnot1_j_o);
  n4022_o <= gen1_n5_cnot1_j_n4019 (1);
  n4023_o <= gen1_n5_cnot1_j_n4019 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4024_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4025_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4026_o <= n4024_o & n4025_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4027 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4026_o,
    o => gen1_n6_cnot1_j_o);
  n4030_o <= gen1_n6_cnot1_j_n4027 (1);
  n4031_o <= gen1_n6_cnot1_j_n4027 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4032_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4033_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4034_o <= n4032_o & n4033_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4035 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4034_o,
    o => gen1_n7_cnot1_j_o);
  n4038_o <= gen1_n7_cnot1_j_n4035 (1);
  n4039_o <= gen1_n7_cnot1_j_n4035 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4040_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4041_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4042_o <= n4040_o & n4041_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4043 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4042_o,
    o => gen1_n8_cnot1_j_o);
  n4046_o <= gen1_n8_cnot1_j_n4043 (1);
  n4047_o <= gen1_n8_cnot1_j_n4043 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4048_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4049_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4050_o <= n4048_o & n4049_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4051 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4050_o,
    o => gen1_n9_cnot1_j_o);
  n4054_o <= gen1_n9_cnot1_j_n4051 (1);
  n4055_o <= gen1_n9_cnot1_j_n4051 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4056_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4057_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4058_o <= n4056_o & n4057_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4059 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4058_o,
    o => gen1_n10_cnot1_j_o);
  n4062_o <= gen1_n10_cnot1_j_n4059 (1);
  n4063_o <= gen1_n10_cnot1_j_n4059 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4064_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4065_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4066_o <= n4064_o & n4065_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4067 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4066_o,
    o => gen1_n11_cnot1_j_o);
  n4070_o <= gen1_n11_cnot1_j_n4067 (1);
  n4071_o <= gen1_n11_cnot1_j_n4067 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4072_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4073_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4074_o <= n4072_o & n4073_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4075 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4074_o,
    o => gen1_n12_cnot1_j_o);
  n4078_o <= gen1_n12_cnot1_j_n4075 (1);
  n4079_o <= gen1_n12_cnot1_j_n4075 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4080_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4081_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4082_o <= n4080_o & n4081_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4083 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4082_o,
    o => gen1_n13_cnot1_j_o);
  n4086_o <= gen1_n13_cnot1_j_n4083 (1);
  n4087_o <= gen1_n13_cnot1_j_n4083 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4088_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4089_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4091 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4090_o,
    o => gen1_n14_cnot1_j_o);
  n4094_o <= gen1_n14_cnot1_j_n4091 (1);
  n4095_o <= gen1_n14_cnot1_j_n4091 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4096_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4097_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4098_o <= n4096_o & n4097_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4099 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4098_o,
    o => gen1_n15_cnot1_j_o);
  n4102_o <= gen1_n15_cnot1_j_n4099 (1);
  n4103_o <= gen1_n15_cnot1_j_n4099 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4104_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4105_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4106_o <= n4104_o & n4105_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4107 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4106_o,
    o => gen1_n16_cnot1_j_o);
  n4110_o <= gen1_n16_cnot1_j_n4107 (1);
  n4111_o <= gen1_n16_cnot1_j_n4107 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4112_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4113_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n4115 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n4114_o,
    o => gen1_n17_cnot1_j_o);
  n4118_o <= gen1_n17_cnot1_j_n4115 (1);
  n4119_o <= gen1_n17_cnot1_j_n4115 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4120_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4121_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4122_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4123_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4124_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4125_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4126_o <= n4124_o & n4125_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n4127 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n4126_o,
    o => gen2_n17_cnot2_j_o);
  n4130_o <= gen2_n17_cnot2_j_n4127 (1);
  n4131_o <= gen2_n17_cnot2_j_n4127 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4132_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4133_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4134_o <= n4132_o & n4133_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4135 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4134_o,
    o => gen2_n16_cnot2_j_o);
  n4138_o <= gen2_n16_cnot2_j_n4135 (1);
  n4139_o <= gen2_n16_cnot2_j_n4135 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4140_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4141_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4142_o <= n4140_o & n4141_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4143 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4142_o,
    o => gen2_n15_cnot2_j_o);
  n4146_o <= gen2_n15_cnot2_j_n4143 (1);
  n4147_o <= gen2_n15_cnot2_j_n4143 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4148_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4149_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4150_o <= n4148_o & n4149_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4151 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4150_o,
    o => gen2_n14_cnot2_j_o);
  n4154_o <= gen2_n14_cnot2_j_n4151 (1);
  n4155_o <= gen2_n14_cnot2_j_n4151 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4156_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4157_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4158_o <= n4156_o & n4157_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4159 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4158_o,
    o => gen2_n13_cnot2_j_o);
  n4162_o <= gen2_n13_cnot2_j_n4159 (1);
  n4163_o <= gen2_n13_cnot2_j_n4159 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4164_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4165_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4166_o <= n4164_o & n4165_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4167 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4166_o,
    o => gen2_n12_cnot2_j_o);
  n4170_o <= gen2_n12_cnot2_j_n4167 (1);
  n4171_o <= gen2_n12_cnot2_j_n4167 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4172_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4173_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4174_o <= n4172_o & n4173_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4175 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4174_o,
    o => gen2_n11_cnot2_j_o);
  n4178_o <= gen2_n11_cnot2_j_n4175 (1);
  n4179_o <= gen2_n11_cnot2_j_n4175 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4180_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4181_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4182_o <= n4180_o & n4181_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4183 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4182_o,
    o => gen2_n10_cnot2_j_o);
  n4186_o <= gen2_n10_cnot2_j_n4183 (1);
  n4187_o <= gen2_n10_cnot2_j_n4183 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4188_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4189_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4190_o <= n4188_o & n4189_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4191 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4190_o,
    o => gen2_n9_cnot2_j_o);
  n4194_o <= gen2_n9_cnot2_j_n4191 (1);
  n4195_o <= gen2_n9_cnot2_j_n4191 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4196_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4197_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4198_o <= n4196_o & n4197_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4199 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4198_o,
    o => gen2_n8_cnot2_j_o);
  n4202_o <= gen2_n8_cnot2_j_n4199 (1);
  n4203_o <= gen2_n8_cnot2_j_n4199 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4204_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4205_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4206_o <= n4204_o & n4205_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4207 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4206_o,
    o => gen2_n7_cnot2_j_o);
  n4210_o <= gen2_n7_cnot2_j_n4207 (1);
  n4211_o <= gen2_n7_cnot2_j_n4207 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4212_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4213_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4214_o <= n4212_o & n4213_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4215 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4214_o,
    o => gen2_n6_cnot2_j_o);
  n4218_o <= gen2_n6_cnot2_j_n4215 (1);
  n4219_o <= gen2_n6_cnot2_j_n4215 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4220_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4221_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4222_o <= n4220_o & n4221_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4223 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4222_o,
    o => gen2_n5_cnot2_j_o);
  n4226_o <= gen2_n5_cnot2_j_n4223 (1);
  n4227_o <= gen2_n5_cnot2_j_n4223 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4228_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4229_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4230_o <= n4228_o & n4229_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4231 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4230_o,
    o => gen2_n4_cnot2_j_o);
  n4234_o <= gen2_n4_cnot2_j_n4231 (1);
  n4235_o <= gen2_n4_cnot2_j_n4231 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4236_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4237_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4238_o <= n4236_o & n4237_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4239 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4238_o,
    o => gen2_n3_cnot2_j_o);
  n4242_o <= gen2_n3_cnot2_j_n4239 (1);
  n4243_o <= gen2_n3_cnot2_j_n4239 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4244_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4245_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4246_o <= n4244_o & n4245_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4247 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4246_o,
    o => gen2_n2_cnot2_j_o);
  n4250_o <= gen2_n2_cnot2_j_n4247 (1);
  n4251_o <= gen2_n2_cnot2_j_n4247 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4252_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4253_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4254_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4255_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4256_o <= n4254_o & n4255_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4257_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4258_o <= n4256_o & n4257_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4259 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4258_o,
    o => gen3_n1_ccnot3_j_o);
  n4262_o <= gen3_n1_ccnot3_j_n4259 (2);
  n4263_o <= gen3_n1_ccnot3_j_n4259 (1);
  n4264_o <= gen3_n1_ccnot3_j_n4259 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4265_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4266_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4267_o <= n4265_o & n4266_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4268_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4269_o <= n4267_o & n4268_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4270 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4269_o,
    o => gen3_n2_ccnot3_j_o);
  n4273_o <= gen3_n2_ccnot3_j_n4270 (2);
  n4274_o <= gen3_n2_ccnot3_j_n4270 (1);
  n4275_o <= gen3_n2_ccnot3_j_n4270 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4276_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4277_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4278_o <= n4276_o & n4277_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4279_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4280_o <= n4278_o & n4279_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4281 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4280_o,
    o => gen3_n3_ccnot3_j_o);
  n4284_o <= gen3_n3_ccnot3_j_n4281 (2);
  n4285_o <= gen3_n3_ccnot3_j_n4281 (1);
  n4286_o <= gen3_n3_ccnot3_j_n4281 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4287_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4288_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4289_o <= n4287_o & n4288_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4290_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4291_o <= n4289_o & n4290_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4292 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4291_o,
    o => gen3_n4_ccnot3_j_o);
  n4295_o <= gen3_n4_ccnot3_j_n4292 (2);
  n4296_o <= gen3_n4_ccnot3_j_n4292 (1);
  n4297_o <= gen3_n4_ccnot3_j_n4292 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4298_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4299_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4300_o <= n4298_o & n4299_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4301_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4302_o <= n4300_o & n4301_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4303 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4302_o,
    o => gen3_n5_ccnot3_j_o);
  n4306_o <= gen3_n5_ccnot3_j_n4303 (2);
  n4307_o <= gen3_n5_ccnot3_j_n4303 (1);
  n4308_o <= gen3_n5_ccnot3_j_n4303 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4309_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4310_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4311_o <= n4309_o & n4310_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4312_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4313_o <= n4311_o & n4312_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4314 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4313_o,
    o => gen3_n6_ccnot3_j_o);
  n4317_o <= gen3_n6_ccnot3_j_n4314 (2);
  n4318_o <= gen3_n6_ccnot3_j_n4314 (1);
  n4319_o <= gen3_n6_ccnot3_j_n4314 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4320_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4321_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4322_o <= n4320_o & n4321_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4323_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4324_o <= n4322_o & n4323_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4325 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4324_o,
    o => gen3_n7_ccnot3_j_o);
  n4328_o <= gen3_n7_ccnot3_j_n4325 (2);
  n4329_o <= gen3_n7_ccnot3_j_n4325 (1);
  n4330_o <= gen3_n7_ccnot3_j_n4325 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4331_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4332_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4333_o <= n4331_o & n4332_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4334_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4335_o <= n4333_o & n4334_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4336 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4335_o,
    o => gen3_n8_ccnot3_j_o);
  n4339_o <= gen3_n8_ccnot3_j_n4336 (2);
  n4340_o <= gen3_n8_ccnot3_j_n4336 (1);
  n4341_o <= gen3_n8_ccnot3_j_n4336 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4342_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4343_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4344_o <= n4342_o & n4343_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4345_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4346_o <= n4344_o & n4345_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4347 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4346_o,
    o => gen3_n9_ccnot3_j_o);
  n4350_o <= gen3_n9_ccnot3_j_n4347 (2);
  n4351_o <= gen3_n9_ccnot3_j_n4347 (1);
  n4352_o <= gen3_n9_ccnot3_j_n4347 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4353_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4354_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4355_o <= n4353_o & n4354_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4356_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4357_o <= n4355_o & n4356_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4358 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4357_o,
    o => gen3_n10_ccnot3_j_o);
  n4361_o <= gen3_n10_ccnot3_j_n4358 (2);
  n4362_o <= gen3_n10_ccnot3_j_n4358 (1);
  n4363_o <= gen3_n10_ccnot3_j_n4358 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4364_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4365_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4366_o <= n4364_o & n4365_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4367_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4368_o <= n4366_o & n4367_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4369 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4368_o,
    o => gen3_n11_ccnot3_j_o);
  n4372_o <= gen3_n11_ccnot3_j_n4369 (2);
  n4373_o <= gen3_n11_ccnot3_j_n4369 (1);
  n4374_o <= gen3_n11_ccnot3_j_n4369 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4375_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4376_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4377_o <= n4375_o & n4376_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4378_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4379_o <= n4377_o & n4378_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4380 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4379_o,
    o => gen3_n12_ccnot3_j_o);
  n4383_o <= gen3_n12_ccnot3_j_n4380 (2);
  n4384_o <= gen3_n12_ccnot3_j_n4380 (1);
  n4385_o <= gen3_n12_ccnot3_j_n4380 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4386_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4387_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4388_o <= n4386_o & n4387_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4389_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4390_o <= n4388_o & n4389_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4391 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4390_o,
    o => gen3_n13_ccnot3_j_o);
  n4394_o <= gen3_n13_ccnot3_j_n4391 (2);
  n4395_o <= gen3_n13_ccnot3_j_n4391 (1);
  n4396_o <= gen3_n13_ccnot3_j_n4391 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4397_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4398_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4399_o <= n4397_o & n4398_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4400_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4401_o <= n4399_o & n4400_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4402 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4401_o,
    o => gen3_n14_ccnot3_j_o);
  n4405_o <= gen3_n14_ccnot3_j_n4402 (2);
  n4406_o <= gen3_n14_ccnot3_j_n4402 (1);
  n4407_o <= gen3_n14_ccnot3_j_n4402 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4408_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4409_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4410_o <= n4408_o & n4409_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4411_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4412_o <= n4410_o & n4411_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4413 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4412_o,
    o => gen3_n15_ccnot3_j_o);
  n4416_o <= gen3_n15_ccnot3_j_n4413 (2);
  n4417_o <= gen3_n15_ccnot3_j_n4413 (1);
  n4418_o <= gen3_n15_ccnot3_j_n4413 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4419_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4420_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4421_o <= n4419_o & n4420_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4422_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4423_o <= n4421_o & n4422_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4424 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4423_o,
    o => gen3_n16_ccnot3_j_o);
  n4427_o <= gen3_n16_ccnot3_j_n4424 (2);
  n4428_o <= gen3_n16_ccnot3_j_n4424 (1);
  n4429_o <= gen3_n16_ccnot3_j_n4424 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4430_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4431_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4432_o <= n4430_o & n4431_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4433_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4434_o <= n4432_o & n4433_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n4435 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n4434_o,
    o => gen3_n17_ccnot3_j_o);
  n4438_o <= gen3_n17_ccnot3_j_n4435 (2);
  n4439_o <= gen3_n17_ccnot3_j_n4435 (1);
  n4440_o <= gen3_n17_ccnot3_j_n4435 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4441_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4442_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4443_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4444_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4445_o <= n4443_o & n4444_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4446 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4445_o,
    o => cnot_4_o);
  n4449_o <= cnot_4_n4446 (1);
  n4450_o <= cnot_4_n4446 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4451_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4452_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4453_o <= n4451_o & n4452_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4454_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4455_o <= n4453_o & n4454_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n4456 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n4455_o,
    o => gen4_n16_peres4_j_o);
  n4459_o <= gen4_n16_peres4_j_n4456 (2);
  n4460_o <= gen4_n16_peres4_j_n4456 (1);
  n4461_o <= gen4_n16_peres4_j_n4456 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4462_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4463_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4464_o <= n4462_o & n4463_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4465_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4466_o <= n4464_o & n4465_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4467 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4466_o,
    o => gen4_n15_peres4_j_o);
  n4470_o <= gen4_n15_peres4_j_n4467 (2);
  n4471_o <= gen4_n15_peres4_j_n4467 (1);
  n4472_o <= gen4_n15_peres4_j_n4467 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4473_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4474_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4475_o <= n4473_o & n4474_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4476_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4477_o <= n4475_o & n4476_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4478 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4477_o,
    o => gen4_n14_peres4_j_o);
  n4481_o <= gen4_n14_peres4_j_n4478 (2);
  n4482_o <= gen4_n14_peres4_j_n4478 (1);
  n4483_o <= gen4_n14_peres4_j_n4478 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4484_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4485_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4486_o <= n4484_o & n4485_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4487_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4488_o <= n4486_o & n4487_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4489 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4488_o,
    o => gen4_n13_peres4_j_o);
  n4492_o <= gen4_n13_peres4_j_n4489 (2);
  n4493_o <= gen4_n13_peres4_j_n4489 (1);
  n4494_o <= gen4_n13_peres4_j_n4489 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4495_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4496_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4497_o <= n4495_o & n4496_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4498_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4499_o <= n4497_o & n4498_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4500 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4499_o,
    o => gen4_n12_peres4_j_o);
  n4503_o <= gen4_n12_peres4_j_n4500 (2);
  n4504_o <= gen4_n12_peres4_j_n4500 (1);
  n4505_o <= gen4_n12_peres4_j_n4500 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4506_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4507_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4508_o <= n4506_o & n4507_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4509_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4510_o <= n4508_o & n4509_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4511 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4510_o,
    o => gen4_n11_peres4_j_o);
  n4514_o <= gen4_n11_peres4_j_n4511 (2);
  n4515_o <= gen4_n11_peres4_j_n4511 (1);
  n4516_o <= gen4_n11_peres4_j_n4511 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4517_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4518_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4519_o <= n4517_o & n4518_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4520_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4521_o <= n4519_o & n4520_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4522 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4521_o,
    o => gen4_n10_peres4_j_o);
  n4525_o <= gen4_n10_peres4_j_n4522 (2);
  n4526_o <= gen4_n10_peres4_j_n4522 (1);
  n4527_o <= gen4_n10_peres4_j_n4522 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4528_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4529_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4530_o <= n4528_o & n4529_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4531_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4532_o <= n4530_o & n4531_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4533 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4532_o,
    o => gen4_n9_peres4_j_o);
  n4536_o <= gen4_n9_peres4_j_n4533 (2);
  n4537_o <= gen4_n9_peres4_j_n4533 (1);
  n4538_o <= gen4_n9_peres4_j_n4533 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4539_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4540_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4541_o <= n4539_o & n4540_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4542_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4543_o <= n4541_o & n4542_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4544 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4543_o,
    o => gen4_n8_peres4_j_o);
  n4547_o <= gen4_n8_peres4_j_n4544 (2);
  n4548_o <= gen4_n8_peres4_j_n4544 (1);
  n4549_o <= gen4_n8_peres4_j_n4544 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4550_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4551_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4552_o <= n4550_o & n4551_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4553_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4554_o <= n4552_o & n4553_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4555 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4554_o,
    o => gen4_n7_peres4_j_o);
  n4558_o <= gen4_n7_peres4_j_n4555 (2);
  n4559_o <= gen4_n7_peres4_j_n4555 (1);
  n4560_o <= gen4_n7_peres4_j_n4555 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4561_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4562_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4563_o <= n4561_o & n4562_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4564_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4565_o <= n4563_o & n4564_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4566 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4565_o,
    o => gen4_n6_peres4_j_o);
  n4569_o <= gen4_n6_peres4_j_n4566 (2);
  n4570_o <= gen4_n6_peres4_j_n4566 (1);
  n4571_o <= gen4_n6_peres4_j_n4566 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4572_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4573_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4574_o <= n4572_o & n4573_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4575_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4576_o <= n4574_o & n4575_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4577 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4576_o,
    o => gen4_n5_peres4_j_o);
  n4580_o <= gen4_n5_peres4_j_n4577 (2);
  n4581_o <= gen4_n5_peres4_j_n4577 (1);
  n4582_o <= gen4_n5_peres4_j_n4577 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4583_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4584_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4585_o <= n4583_o & n4584_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4586_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4587_o <= n4585_o & n4586_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4588 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4587_o,
    o => gen4_n4_peres4_j_o);
  n4591_o <= gen4_n4_peres4_j_n4588 (2);
  n4592_o <= gen4_n4_peres4_j_n4588 (1);
  n4593_o <= gen4_n4_peres4_j_n4588 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4594_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4595_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4596_o <= n4594_o & n4595_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4597_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4598_o <= n4596_o & n4597_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4599 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4598_o,
    o => gen4_n3_peres4_j_o);
  n4602_o <= gen4_n3_peres4_j_n4599 (2);
  n4603_o <= gen4_n3_peres4_j_n4599 (1);
  n4604_o <= gen4_n3_peres4_j_n4599 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4605_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4606_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4607_o <= n4605_o & n4606_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4608_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4609_o <= n4607_o & n4608_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4610 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4609_o,
    o => gen4_n2_peres4_j_o);
  n4613_o <= gen4_n2_peres4_j_n4610 (2);
  n4614_o <= gen4_n2_peres4_j_n4610 (1);
  n4615_o <= gen4_n2_peres4_j_n4610 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4616_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4617_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4618_o <= n4616_o & n4617_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4619_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4620_o <= n4618_o & n4619_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4621 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4620_o,
    o => gen4_n1_peres4_j_o);
  n4624_o <= gen4_n1_peres4_j_n4621 (2);
  n4625_o <= gen4_n1_peres4_j_n4621 (1);
  n4626_o <= gen4_n1_peres4_j_n4621 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4627_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4628_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4629_o <= n4627_o & n4628_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4630_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4631_o <= n4629_o & n4630_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4632 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4631_o,
    o => gen4_n0_peres4_j_o);
  n4635_o <= gen4_n0_peres4_j_n4632 (2);
  n4636_o <= gen4_n0_peres4_j_n4632 (1);
  n4637_o <= gen4_n0_peres4_j_n4632 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4638_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4639_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4640_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4641_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4642_o <= n4640_o & n4641_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4643 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4642_o,
    o => gen5_n1_cnot5_j_o);
  n4646_o <= gen5_n1_cnot5_j_n4643 (1);
  n4647_o <= gen5_n1_cnot5_j_n4643 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4648_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4649_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4650_o <= n4648_o & n4649_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4651 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4650_o,
    o => gen5_n2_cnot5_j_o);
  n4654_o <= gen5_n2_cnot5_j_n4651 (1);
  n4655_o <= gen5_n2_cnot5_j_n4651 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4656_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4657_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4658_o <= n4656_o & n4657_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4659 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4658_o,
    o => gen5_n3_cnot5_j_o);
  n4662_o <= gen5_n3_cnot5_j_n4659 (1);
  n4663_o <= gen5_n3_cnot5_j_n4659 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4664_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4665_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4666_o <= n4664_o & n4665_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4667 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4666_o,
    o => gen5_n4_cnot5_j_o);
  n4670_o <= gen5_n4_cnot5_j_n4667 (1);
  n4671_o <= gen5_n4_cnot5_j_n4667 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4672_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4673_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4674_o <= n4672_o & n4673_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4675 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4674_o,
    o => gen5_n5_cnot5_j_o);
  n4678_o <= gen5_n5_cnot5_j_n4675 (1);
  n4679_o <= gen5_n5_cnot5_j_n4675 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4680_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4681_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4682_o <= n4680_o & n4681_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4683 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4682_o,
    o => gen5_n6_cnot5_j_o);
  n4686_o <= gen5_n6_cnot5_j_n4683 (1);
  n4687_o <= gen5_n6_cnot5_j_n4683 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4688_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4689_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4690_o <= n4688_o & n4689_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4691 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4690_o,
    o => gen5_n7_cnot5_j_o);
  n4694_o <= gen5_n7_cnot5_j_n4691 (1);
  n4695_o <= gen5_n7_cnot5_j_n4691 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4696_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4697_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4698_o <= n4696_o & n4697_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4699 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4698_o,
    o => gen5_n8_cnot5_j_o);
  n4702_o <= gen5_n8_cnot5_j_n4699 (1);
  n4703_o <= gen5_n8_cnot5_j_n4699 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4704_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4705_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4706_o <= n4704_o & n4705_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4707 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4706_o,
    o => gen5_n9_cnot5_j_o);
  n4710_o <= gen5_n9_cnot5_j_n4707 (1);
  n4711_o <= gen5_n9_cnot5_j_n4707 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4712_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4713_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4714_o <= n4712_o & n4713_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4715 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4714_o,
    o => gen5_n10_cnot5_j_o);
  n4718_o <= gen5_n10_cnot5_j_n4715 (1);
  n4719_o <= gen5_n10_cnot5_j_n4715 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4720_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4721_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4722_o <= n4720_o & n4721_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4723 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4722_o,
    o => gen5_n11_cnot5_j_o);
  n4726_o <= gen5_n11_cnot5_j_n4723 (1);
  n4727_o <= gen5_n11_cnot5_j_n4723 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4728_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4729_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4730_o <= n4728_o & n4729_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4731 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4730_o,
    o => gen5_n12_cnot5_j_o);
  n4734_o <= gen5_n12_cnot5_j_n4731 (1);
  n4735_o <= gen5_n12_cnot5_j_n4731 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4736_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4737_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4738_o <= n4736_o & n4737_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4739 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4738_o,
    o => gen5_n13_cnot5_j_o);
  n4742_o <= gen5_n13_cnot5_j_n4739 (1);
  n4743_o <= gen5_n13_cnot5_j_n4739 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4744_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4745_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4746_o <= n4744_o & n4745_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4747 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4746_o,
    o => gen5_n14_cnot5_j_o);
  n4750_o <= gen5_n14_cnot5_j_n4747 (1);
  n4751_o <= gen5_n14_cnot5_j_n4747 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4752_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4753_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4754_o <= n4752_o & n4753_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4755 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4754_o,
    o => gen5_n15_cnot5_j_o);
  n4758_o <= gen5_n15_cnot5_j_n4755 (1);
  n4759_o <= gen5_n15_cnot5_j_n4755 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4760_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4761_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4762_o <= n4760_o & n4761_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4763 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4762_o,
    o => gen5_n16_cnot5_j_o);
  n4766_o <= gen5_n16_cnot5_j_n4763 (1);
  n4767_o <= gen5_n16_cnot5_j_n4763 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4768_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4769_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4770_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4771_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4772_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4773_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4774_o <= n4772_o & n4773_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4775 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4774_o,
    o => gen6_n1_cnot1_j_o);
  n4778_o <= gen6_n1_cnot1_j_n4775 (1);
  n4779_o <= gen6_n1_cnot1_j_n4775 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4780_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4781_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4782_o <= n4780_o & n4781_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4783 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4782_o,
    o => gen6_n2_cnot1_j_o);
  n4786_o <= gen6_n2_cnot1_j_n4783 (1);
  n4787_o <= gen6_n2_cnot1_j_n4783 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4788_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4789_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4790_o <= n4788_o & n4789_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4791 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4790_o,
    o => gen6_n3_cnot1_j_o);
  n4794_o <= gen6_n3_cnot1_j_n4791 (1);
  n4795_o <= gen6_n3_cnot1_j_n4791 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4796_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4797_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4798_o <= n4796_o & n4797_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4799 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4798_o,
    o => gen6_n4_cnot1_j_o);
  n4802_o <= gen6_n4_cnot1_j_n4799 (1);
  n4803_o <= gen6_n4_cnot1_j_n4799 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4804_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4805_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4806_o <= n4804_o & n4805_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4807 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4806_o,
    o => gen6_n5_cnot1_j_o);
  n4810_o <= gen6_n5_cnot1_j_n4807 (1);
  n4811_o <= gen6_n5_cnot1_j_n4807 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4812_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4813_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4814_o <= n4812_o & n4813_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4815 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4814_o,
    o => gen6_n6_cnot1_j_o);
  n4818_o <= gen6_n6_cnot1_j_n4815 (1);
  n4819_o <= gen6_n6_cnot1_j_n4815 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4820_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4821_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4822_o <= n4820_o & n4821_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4823 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4822_o,
    o => gen6_n7_cnot1_j_o);
  n4826_o <= gen6_n7_cnot1_j_n4823 (1);
  n4827_o <= gen6_n7_cnot1_j_n4823 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4828_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4829_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4830_o <= n4828_o & n4829_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4831 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4830_o,
    o => gen6_n8_cnot1_j_o);
  n4834_o <= gen6_n8_cnot1_j_n4831 (1);
  n4835_o <= gen6_n8_cnot1_j_n4831 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4836_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4837_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4838_o <= n4836_o & n4837_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4839 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4838_o,
    o => gen6_n9_cnot1_j_o);
  n4842_o <= gen6_n9_cnot1_j_n4839 (1);
  n4843_o <= gen6_n9_cnot1_j_n4839 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4844_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4845_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4846_o <= n4844_o & n4845_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4847 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4846_o,
    o => gen6_n10_cnot1_j_o);
  n4850_o <= gen6_n10_cnot1_j_n4847 (1);
  n4851_o <= gen6_n10_cnot1_j_n4847 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4852_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4853_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4854_o <= n4852_o & n4853_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4855 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4854_o,
    o => gen6_n11_cnot1_j_o);
  n4858_o <= gen6_n11_cnot1_j_n4855 (1);
  n4859_o <= gen6_n11_cnot1_j_n4855 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4860_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4861_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4862_o <= n4860_o & n4861_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4863 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4862_o,
    o => gen6_n12_cnot1_j_o);
  n4866_o <= gen6_n12_cnot1_j_n4863 (1);
  n4867_o <= gen6_n12_cnot1_j_n4863 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4868_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4869_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4870_o <= n4868_o & n4869_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4871 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4870_o,
    o => gen6_n13_cnot1_j_o);
  n4874_o <= gen6_n13_cnot1_j_n4871 (1);
  n4875_o <= gen6_n13_cnot1_j_n4871 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4876_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4877_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4878_o <= n4876_o & n4877_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4879 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4878_o,
    o => gen6_n14_cnot1_j_o);
  n4882_o <= gen6_n14_cnot1_j_n4879 (1);
  n4883_o <= gen6_n14_cnot1_j_n4879 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4884_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4885_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4886_o <= n4884_o & n4885_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4887 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4886_o,
    o => gen6_n15_cnot1_j_o);
  n4890_o <= gen6_n15_cnot1_j_n4887 (1);
  n4891_o <= gen6_n15_cnot1_j_n4887 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4892_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4893_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4894_o <= n4892_o & n4893_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4895 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4894_o,
    o => gen6_n16_cnot1_j_o);
  n4898_o <= gen6_n16_cnot1_j_n4895 (1);
  n4899_o <= gen6_n16_cnot1_j_n4895 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4900_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4901_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4902_o <= n4900_o & n4901_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4903 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4902_o,
    o => gen6_n17_cnot1_j_o);
  n4906_o <= gen6_n17_cnot1_j_n4903 (1);
  n4907_o <= gen6_n17_cnot1_j_n4903 (0);
  n4908_o <= n4118_o & n4110_o & n4102_o & n4094_o & n4086_o & n4078_o & n4070_o & n4062_o & n4054_o & n4046_o & n4038_o & n4030_o & n4022_o & n4014_o & n4006_o & n3998_o & n3990_o & n4120_o;
  n4909_o <= n4119_o & n4111_o & n4103_o & n4095_o & n4087_o & n4079_o & n4071_o & n4063_o & n4055_o & n4047_o & n4039_o & n4031_o & n4023_o & n4015_o & n4007_o & n3999_o & n3991_o & n4121_o;
  n4910_o <= n4123_o & n4130_o & n4138_o & n4146_o & n4154_o & n4162_o & n4170_o & n4178_o & n4186_o & n4194_o & n4202_o & n4210_o & n4218_o & n4226_o & n4234_o & n4242_o & n4250_o & n4122_o;
  n4911_o <= n4131_o & n4139_o & n4147_o & n4155_o & n4163_o & n4171_o & n4179_o & n4187_o & n4195_o & n4203_o & n4211_o & n4219_o & n4227_o & n4235_o & n4243_o & n4251_o & n4252_o;
  n4912_o <= n4440_o & n4429_o & n4418_o & n4407_o & n4396_o & n4385_o & n4374_o & n4363_o & n4352_o & n4341_o & n4330_o & n4319_o & n4308_o & n4297_o & n4286_o & n4275_o & n4264_o & n4253_o;
  n4913_o <= n4441_o & n4439_o & n4428_o & n4417_o & n4406_o & n4395_o & n4384_o & n4373_o & n4362_o & n4351_o & n4340_o & n4329_o & n4318_o & n4307_o & n4296_o & n4285_o & n4274_o & n4263_o;
  n4914_o <= n4442_o & n4438_o & n4427_o & n4416_o & n4405_o & n4394_o & n4383_o & n4372_o & n4361_o & n4350_o & n4339_o & n4328_o & n4317_o & n4306_o & n4295_o & n4284_o & n4273_o & n4262_o;
  n4915_o <= n4449_o & n4459_o & n4470_o & n4481_o & n4492_o & n4503_o & n4514_o & n4525_o & n4536_o & n4547_o & n4558_o & n4569_o & n4580_o & n4591_o & n4602_o & n4613_o & n4624_o & n4635_o;
  n4916_o <= n4461_o & n4472_o & n4483_o & n4494_o & n4505_o & n4516_o & n4527_o & n4538_o & n4549_o & n4560_o & n4571_o & n4582_o & n4593_o & n4604_o & n4615_o & n4626_o & n4637_o & n4638_o;
  n4917_o <= n4450_o & n4460_o & n4471_o & n4482_o & n4493_o & n4504_o & n4515_o & n4526_o & n4537_o & n4548_o & n4559_o & n4570_o & n4581_o & n4592_o & n4603_o & n4614_o & n4625_o & n4636_o;
  n4918_o <= n4767_o & n4759_o & n4751_o & n4743_o & n4735_o & n4727_o & n4719_o & n4711_o & n4703_o & n4695_o & n4687_o & n4679_o & n4671_o & n4663_o & n4655_o & n4647_o & n4639_o;
  n4919_o <= n4769_o & n4766_o & n4758_o & n4750_o & n4742_o & n4734_o & n4726_o & n4718_o & n4710_o & n4702_o & n4694_o & n4686_o & n4678_o & n4670_o & n4662_o & n4654_o & n4646_o & n4768_o;
  n4920_o <= n4906_o & n4898_o & n4890_o & n4882_o & n4874_o & n4866_o & n4858_o & n4850_o & n4842_o & n4834_o & n4826_o & n4818_o & n4810_o & n4802_o & n4794_o & n4786_o & n4778_o & n4770_o;
  n4921_o <= n4907_o & n4899_o & n4891_o & n4883_o & n4875_o & n4867_o & n4859_o & n4851_o & n4843_o & n4835_o & n4827_o & n4819_o & n4811_o & n4803_o & n4795_o & n4787_o & n4779_o & n4771_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3975_o : std_logic_vector (1 downto 0);
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic_vector (2 downto 0);
begin
  o <= n3981_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3975_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3976_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3977_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3978_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3979_o <= n3977_o and n3978_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3980_o <= n3976_o xor n3979_o;
  n3981_o <= n3975_o & n3980_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic_vector (1 downto 0);
begin
  o <= n3973_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3969_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3970_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3971_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3972_o <= n3970_o xor n3971_o;
  n3973_o <= n3969_o & n3972_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic;
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic_vector (16 downto 0);
begin
  o <= n3967_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3949_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3950_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3951_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3952_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3953_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3954_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3955_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3956_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3957_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3958_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3959_o <= not n3958_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3960_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3961_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3962_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3963_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3964_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3965_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3966_o <= i (0);
  n3967_o <= n3949_o & n3950_o & n3951_o & n3952_o & n3953_o & n3954_o & n3955_o & n3956_o & n3957_o & n3959_o & n3960_o & n3961_o & n3962_o & n3963_o & n3964_o & n3965_o & n3966_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3876 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3884 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3892 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3900 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3908 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3916 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3924 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3932 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3940 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic_vector (8 downto 0);
  signal n3947_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n3945_o;
  o <= n3946_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3947_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3873_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3874_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3875_o <= n3873_o & n3874_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3876 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3875_o,
    o => gen1_n0_cnot0_o);
  n3879_o <= gen1_n0_cnot0_n3876 (1);
  n3880_o <= gen1_n0_cnot0_n3876 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3881_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3882_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3883_o <= n3881_o & n3882_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3884 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3883_o,
    o => gen1_n1_cnot0_o);
  n3887_o <= gen1_n1_cnot0_n3884 (1);
  n3888_o <= gen1_n1_cnot0_n3884 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3889_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3890_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3891_o <= n3889_o & n3890_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3892 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3891_o,
    o => gen1_n2_cnot0_o);
  n3895_o <= gen1_n2_cnot0_n3892 (1);
  n3896_o <= gen1_n2_cnot0_n3892 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3897_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3898_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3899_o <= n3897_o & n3898_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3900 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3899_o,
    o => gen1_n3_cnot0_o);
  n3903_o <= gen1_n3_cnot0_n3900 (1);
  n3904_o <= gen1_n3_cnot0_n3900 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3905_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3906_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3907_o <= n3905_o & n3906_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3908 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3907_o,
    o => gen1_n4_cnot0_o);
  n3911_o <= gen1_n4_cnot0_n3908 (1);
  n3912_o <= gen1_n4_cnot0_n3908 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3913_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3914_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3915_o <= n3913_o & n3914_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3916 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3915_o,
    o => gen1_n5_cnot0_o);
  n3919_o <= gen1_n5_cnot0_n3916 (1);
  n3920_o <= gen1_n5_cnot0_n3916 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3921_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3922_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3923_o <= n3921_o & n3922_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3924 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3923_o,
    o => gen1_n6_cnot0_o);
  n3927_o <= gen1_n6_cnot0_n3924 (1);
  n3928_o <= gen1_n6_cnot0_n3924 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3929_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3930_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3931_o <= n3929_o & n3930_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3932 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3931_o,
    o => gen1_n7_cnot0_o);
  n3935_o <= gen1_n7_cnot0_n3932 (1);
  n3936_o <= gen1_n7_cnot0_n3932 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3937_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3938_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3939_o <= n3937_o & n3938_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3940 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3939_o,
    o => gen1_n8_cnot0_o);
  n3943_o <= gen1_n8_cnot0_n3940 (1);
  n3944_o <= gen1_n8_cnot0_n3940 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3945_o <= ctrl_prop (9);
  n3946_o <= n3944_o & n3936_o & n3928_o & n3920_o & n3912_o & n3904_o & n3896_o & n3888_o & n3880_o;
  n3947_o <= n3943_o & n3935_o & n3927_o & n3919_o & n3911_o & n3903_o & n3895_o & n3887_o & n3879_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic_vector (16 downto 0);
begin
  o <= n3870_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3852_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3853_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3854_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3855_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3856_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3857_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3858_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3859_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3860_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3861_o <= not n3860_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3862_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3863_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3864_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3865_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3866_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3867_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3868_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3869_o <= i (0);
  n3870_o <= n3852_o & n3853_o & n3854_o & n3855_o & n3856_o & n3857_o & n3858_o & n3859_o & n3861_o & n3862_o & n3863_o & n3864_o & n3865_o & n3866_o & n3867_o & n3868_o & n3869_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3787 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3795 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3803 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3811 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3819 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3827 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3835 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3843 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic_vector (7 downto 0);
  signal n3850_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3848_o;
  o <= n3849_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3850_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3784_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3785_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3786_o <= n3784_o & n3785_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3787 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3786_o,
    o => gen1_n0_cnot0_o);
  n3790_o <= gen1_n0_cnot0_n3787 (1);
  n3791_o <= gen1_n0_cnot0_n3787 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3792_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3793_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3794_o <= n3792_o & n3793_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3795 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3794_o,
    o => gen1_n1_cnot0_o);
  n3798_o <= gen1_n1_cnot0_n3795 (1);
  n3799_o <= gen1_n1_cnot0_n3795 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3800_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3801_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3802_o <= n3800_o & n3801_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3803 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3802_o,
    o => gen1_n2_cnot0_o);
  n3806_o <= gen1_n2_cnot0_n3803 (1);
  n3807_o <= gen1_n2_cnot0_n3803 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3808_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3809_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3810_o <= n3808_o & n3809_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3811 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3810_o,
    o => gen1_n3_cnot0_o);
  n3814_o <= gen1_n3_cnot0_n3811 (1);
  n3815_o <= gen1_n3_cnot0_n3811 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3816_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3817_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3818_o <= n3816_o & n3817_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3819 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3818_o,
    o => gen1_n4_cnot0_o);
  n3822_o <= gen1_n4_cnot0_n3819 (1);
  n3823_o <= gen1_n4_cnot0_n3819 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3824_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3825_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3826_o <= n3824_o & n3825_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3827 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3826_o,
    o => gen1_n5_cnot0_o);
  n3830_o <= gen1_n5_cnot0_n3827 (1);
  n3831_o <= gen1_n5_cnot0_n3827 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3832_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3833_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3834_o <= n3832_o & n3833_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3835 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3834_o,
    o => gen1_n6_cnot0_o);
  n3838_o <= gen1_n6_cnot0_n3835 (1);
  n3839_o <= gen1_n6_cnot0_n3835 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3840_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3841_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3842_o <= n3840_o & n3841_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3843 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3842_o,
    o => gen1_n7_cnot0_o);
  n3846_o <= gen1_n7_cnot0_n3843 (1);
  n3847_o <= gen1_n7_cnot0_n3843 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3848_o <= ctrl_prop (8);
  n3849_o <= n3847_o & n3839_o & n3831_o & n3823_o & n3815_o & n3807_o & n3799_o & n3791_o;
  n3850_o <= n3846_o & n3838_o & n3830_o & n3822_o & n3814_o & n3806_o & n3798_o & n3790_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic_vector (16 downto 0);
begin
  o <= n3781_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3763_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3764_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3765_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3766_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3767_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3768_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3769_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3770_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3771_o <= not n3770_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3772_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3773_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3774_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3775_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3776_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3777_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3778_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3779_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3780_o <= i (0);
  n3781_o <= n3763_o & n3764_o & n3765_o & n3766_o & n3767_o & n3768_o & n3769_o & n3771_o & n3772_o & n3773_o & n3774_o & n3775_o & n3776_o & n3777_o & n3778_o & n3779_o & n3780_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3706 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3714 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3722 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3730 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3733_o : std_logic;
  signal n3734_o : std_logic;
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3738 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3746 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3754 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic_vector (6 downto 0);
  signal n3761_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3759_o;
  o <= n3760_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3761_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3703_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3704_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3705_o <= n3703_o & n3704_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3706 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3705_o,
    o => gen1_n0_cnot0_o);
  n3709_o <= gen1_n0_cnot0_n3706 (1);
  n3710_o <= gen1_n0_cnot0_n3706 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3711_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3712_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3713_o <= n3711_o & n3712_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3714 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3713_o,
    o => gen1_n1_cnot0_o);
  n3717_o <= gen1_n1_cnot0_n3714 (1);
  n3718_o <= gen1_n1_cnot0_n3714 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3719_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3720_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3721_o <= n3719_o & n3720_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3722 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3721_o,
    o => gen1_n2_cnot0_o);
  n3725_o <= gen1_n2_cnot0_n3722 (1);
  n3726_o <= gen1_n2_cnot0_n3722 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3727_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3728_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3729_o <= n3727_o & n3728_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3730 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3729_o,
    o => gen1_n3_cnot0_o);
  n3733_o <= gen1_n3_cnot0_n3730 (1);
  n3734_o <= gen1_n3_cnot0_n3730 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3735_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3736_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3737_o <= n3735_o & n3736_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3738 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3737_o,
    o => gen1_n4_cnot0_o);
  n3741_o <= gen1_n4_cnot0_n3738 (1);
  n3742_o <= gen1_n4_cnot0_n3738 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3743_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3744_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3745_o <= n3743_o & n3744_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3746 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3745_o,
    o => gen1_n5_cnot0_o);
  n3749_o <= gen1_n5_cnot0_n3746 (1);
  n3750_o <= gen1_n5_cnot0_n3746 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3751_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3752_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3753_o <= n3751_o & n3752_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3754 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3753_o,
    o => gen1_n6_cnot0_o);
  n3757_o <= gen1_n6_cnot0_n3754 (1);
  n3758_o <= gen1_n6_cnot0_n3754 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3759_o <= ctrl_prop (7);
  n3760_o <= n3758_o & n3750_o & n3742_o & n3734_o & n3726_o & n3718_o & n3710_o;
  n3761_o <= n3757_o & n3749_o & n3741_o & n3733_o & n3725_o & n3717_o & n3709_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic_vector (16 downto 0);
begin
  o <= n3700_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3682_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3683_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3684_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3685_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3686_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3687_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3688_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3689_o <= not n3688_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3690_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3691_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3692_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3693_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3694_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3695_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3696_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3697_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3698_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3699_o <= i (0);
  n3700_o <= n3682_o & n3683_o & n3684_o & n3685_o & n3686_o & n3687_o & n3689_o & n3690_o & n3691_o & n3692_o & n3693_o & n3694_o & n3695_o & n3696_o & n3697_o & n3698_o & n3699_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3633 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3641 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3649 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3657 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3665 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3673 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic_vector (5 downto 0);
  signal n3680_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3678_o;
  o <= n3679_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3680_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3630_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3631_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3632_o <= n3630_o & n3631_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3633 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3632_o,
    o => gen1_n0_cnot0_o);
  n3636_o <= gen1_n0_cnot0_n3633 (1);
  n3637_o <= gen1_n0_cnot0_n3633 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3638_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3639_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3640_o <= n3638_o & n3639_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3641 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3640_o,
    o => gen1_n1_cnot0_o);
  n3644_o <= gen1_n1_cnot0_n3641 (1);
  n3645_o <= gen1_n1_cnot0_n3641 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3646_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3647_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3648_o <= n3646_o & n3647_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3649 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3648_o,
    o => gen1_n2_cnot0_o);
  n3652_o <= gen1_n2_cnot0_n3649 (1);
  n3653_o <= gen1_n2_cnot0_n3649 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3654_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3655_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3656_o <= n3654_o & n3655_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3657 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3656_o,
    o => gen1_n3_cnot0_o);
  n3660_o <= gen1_n3_cnot0_n3657 (1);
  n3661_o <= gen1_n3_cnot0_n3657 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3662_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3663_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3664_o <= n3662_o & n3663_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3665 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3664_o,
    o => gen1_n4_cnot0_o);
  n3668_o <= gen1_n4_cnot0_n3665 (1);
  n3669_o <= gen1_n4_cnot0_n3665 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3670_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3671_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3672_o <= n3670_o & n3671_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3673 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3672_o,
    o => gen1_n5_cnot0_o);
  n3676_o <= gen1_n5_cnot0_n3673 (1);
  n3677_o <= gen1_n5_cnot0_n3673 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3678_o <= ctrl_prop (6);
  n3679_o <= n3677_o & n3669_o & n3661_o & n3653_o & n3645_o & n3637_o;
  n3680_o <= n3676_o & n3668_o & n3660_o & n3652_o & n3644_o & n3636_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic_vector (16 downto 0);
begin
  o <= n3627_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3609_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3610_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3611_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3612_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3613_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3614_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3615_o <= not n3614_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3616_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3617_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3618_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3619_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3620_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3621_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3622_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3623_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3624_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3625_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3626_o <= i (0);
  n3627_o <= n3609_o & n3610_o & n3611_o & n3612_o & n3613_o & n3615_o & n3616_o & n3617_o & n3618_o & n3619_o & n3620_o & n3621_o & n3622_o & n3623_o & n3624_o & n3625_o & n3626_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3568 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3576 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3584 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3592 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3600 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic_vector (4 downto 0);
  signal n3607_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3605_o;
  o <= n3606_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3607_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3565_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3566_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3567_o <= n3565_o & n3566_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3568 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3567_o,
    o => gen1_n0_cnot0_o);
  n3571_o <= gen1_n0_cnot0_n3568 (1);
  n3572_o <= gen1_n0_cnot0_n3568 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3573_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3574_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3575_o <= n3573_o & n3574_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3576 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3575_o,
    o => gen1_n1_cnot0_o);
  n3579_o <= gen1_n1_cnot0_n3576 (1);
  n3580_o <= gen1_n1_cnot0_n3576 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3581_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3582_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3583_o <= n3581_o & n3582_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3584 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3583_o,
    o => gen1_n2_cnot0_o);
  n3587_o <= gen1_n2_cnot0_n3584 (1);
  n3588_o <= gen1_n2_cnot0_n3584 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3589_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3590_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3591_o <= n3589_o & n3590_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3592 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3591_o,
    o => gen1_n3_cnot0_o);
  n3595_o <= gen1_n3_cnot0_n3592 (1);
  n3596_o <= gen1_n3_cnot0_n3592 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3597_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3598_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3599_o <= n3597_o & n3598_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3600 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3599_o,
    o => gen1_n4_cnot0_o);
  n3603_o <= gen1_n4_cnot0_n3600 (1);
  n3604_o <= gen1_n4_cnot0_n3600 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3605_o <= ctrl_prop (5);
  n3606_o <= n3604_o & n3596_o & n3588_o & n3580_o & n3572_o;
  n3607_o <= n3603_o & n3595_o & n3587_o & n3579_o & n3571_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic_vector (16 downto 0);
begin
  o <= n3562_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3542_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3543_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3544_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3545_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3546_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3547_o <= not n3546_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3548_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3549_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3550_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3551_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3552_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3553_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3554_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3555_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3556_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3557_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3558_o <= not n3557_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3559_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3560_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3561_o <= not n3560_o;
  n3562_o <= n3542_o & n3543_o & n3544_o & n3545_o & n3547_o & n3548_o & n3549_o & n3550_o & n3551_o & n3552_o & n3553_o & n3554_o & n3555_o & n3556_o & n3558_o & n3559_o & n3561_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3509 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3517 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3525 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3533 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (3 downto 0);
  signal n3540_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3538_o;
  o <= n3539_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3540_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3506_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3507_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3508_o <= n3506_o & n3507_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3509 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3508_o,
    o => gen1_n0_cnot0_o);
  n3512_o <= gen1_n0_cnot0_n3509 (1);
  n3513_o <= gen1_n0_cnot0_n3509 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3514_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3515_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3516_o <= n3514_o & n3515_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3517 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3516_o,
    o => gen1_n1_cnot0_o);
  n3520_o <= gen1_n1_cnot0_n3517 (1);
  n3521_o <= gen1_n1_cnot0_n3517 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3522_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3523_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3524_o <= n3522_o & n3523_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3525 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3524_o,
    o => gen1_n2_cnot0_o);
  n3528_o <= gen1_n2_cnot0_n3525 (1);
  n3529_o <= gen1_n2_cnot0_n3525 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3530_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3531_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3532_o <= n3530_o & n3531_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3533 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3532_o,
    o => gen1_n3_cnot0_o);
  n3536_o <= gen1_n3_cnot0_n3533 (1);
  n3537_o <= gen1_n3_cnot0_n3533 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3538_o <= ctrl_prop (4);
  n3539_o <= n3537_o & n3529_o & n3521_o & n3513_o;
  n3540_o <= n3536_o & n3528_o & n3520_o & n3512_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic_vector (16 downto 0);
begin
  o <= n3503_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3481_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3482_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3483_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3484_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3485_o <= not n3484_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3486_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3487_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3488_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3489_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3490_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3491_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3492_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3493_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3494_o <= not n3493_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3495_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3496_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3497_o <= not n3496_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3498_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3499_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3500_o <= not n3499_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3501_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3502_o <= not n3501_o;
  n3503_o <= n3481_o & n3482_o & n3483_o & n3485_o & n3486_o & n3487_o & n3488_o & n3489_o & n3490_o & n3491_o & n3492_o & n3494_o & n3495_o & n3497_o & n3498_o & n3500_o & n3502_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3456 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3464 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3472 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic_vector (2 downto 0);
  signal n3479_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3477_o;
  o <= n3478_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3479_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3453_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3454_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3455_o <= n3453_o & n3454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3456 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3455_o,
    o => gen1_n0_cnot0_o);
  n3459_o <= gen1_n0_cnot0_n3456 (1);
  n3460_o <= gen1_n0_cnot0_n3456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3461_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3462_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3463_o <= n3461_o & n3462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3464 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3463_o,
    o => gen1_n1_cnot0_o);
  n3467_o <= gen1_n1_cnot0_n3464 (1);
  n3468_o <= gen1_n1_cnot0_n3464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3469_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3470_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3471_o <= n3469_o & n3470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3472 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3471_o,
    o => gen1_n2_cnot0_o);
  n3475_o <= gen1_n2_cnot0_n3472 (1);
  n3476_o <= gen1_n2_cnot0_n3472 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3477_o <= ctrl_prop (3);
  n3478_o <= n3476_o & n3468_o & n3460_o;
  n3479_o <= n3475_o & n3467_o & n3459_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic_vector (16 downto 0);
begin
  o <= n3450_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3428_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3429_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3430_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3431_o <= not n3430_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3432_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3433_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3434_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3435_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3436_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3437_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3438_o <= not n3437_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3439_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3440_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3441_o <= not n3440_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3442_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3443_o <= not n3442_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3444_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3445_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3446_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3447_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3448_o <= not n3447_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3449_o <= i (0);
  n3450_o <= n3428_o & n3429_o & n3431_o & n3432_o & n3433_o & n3434_o & n3435_o & n3436_o & n3438_o & n3439_o & n3441_o & n3443_o & n3444_o & n3445_o & n3446_o & n3448_o & n3449_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3411 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3419 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic_vector (1 downto 0);
  signal n3426_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3424_o;
  o <= n3425_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3426_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3408_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3409_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3410_o <= n3408_o & n3409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3411 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3410_o,
    o => gen1_n0_cnot0_o);
  n3414_o <= gen1_n0_cnot0_n3411 (1);
  n3415_o <= gen1_n0_cnot0_n3411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3416_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3417_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3418_o <= n3416_o & n3417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3419 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3418_o,
    o => gen1_n1_cnot0_o);
  n3422_o <= gen1_n1_cnot0_n3419 (1);
  n3423_o <= gen1_n1_cnot0_n3419 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3424_o <= ctrl_prop (2);
  n3425_o <= n3423_o & n3415_o;
  n3426_o <= n3422_o & n3414_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (16 downto 0);
begin
  o <= n3405_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3379_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3380_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3381_o <= not n3380_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3382_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3383_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3384_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3385_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3386_o <= not n3385_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3387_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3388_o <= not n3387_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3389_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3390_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3391_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3392_o <= not n3391_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3393_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3394_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3395_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3396_o <= not n3395_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3397_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3398_o <= not n3397_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3399_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3400_o <= not n3399_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3401_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3402_o <= not n3401_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3403_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3404_o <= not n3403_o;
  n3405_o <= n3379_o & n3381_o & n3382_o & n3383_o & n3384_o & n3386_o & n3388_o & n3389_o & n3390_o & n3392_o & n3393_o & n3394_o & n3396_o & n3398_o & n3400_o & n3402_o & n3404_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3250 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3258 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3266 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3274 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3282 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3290 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3298 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3306 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3314 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3322 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3330 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3338 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3346 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3354 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3362 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3370 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (15 downto 0);
  signal n3377_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3375_o;
  o <= n3376_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3377_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3247_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3248_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3249_o <= n3247_o & n3248_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3250 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3249_o,
    o => gen1_n0_cnot0_o);
  n3253_o <= gen1_n0_cnot0_n3250 (1);
  n3254_o <= gen1_n0_cnot0_n3250 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3255_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3256_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3257_o <= n3255_o & n3256_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3258 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3257_o,
    o => gen1_n1_cnot0_o);
  n3261_o <= gen1_n1_cnot0_n3258 (1);
  n3262_o <= gen1_n1_cnot0_n3258 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3263_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3264_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3266 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3265_o,
    o => gen1_n2_cnot0_o);
  n3269_o <= gen1_n2_cnot0_n3266 (1);
  n3270_o <= gen1_n2_cnot0_n3266 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3271_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3272_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3273_o <= n3271_o & n3272_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3274 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3273_o,
    o => gen1_n3_cnot0_o);
  n3277_o <= gen1_n3_cnot0_n3274 (1);
  n3278_o <= gen1_n3_cnot0_n3274 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3279_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3280_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3281_o <= n3279_o & n3280_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3282 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3281_o,
    o => gen1_n4_cnot0_o);
  n3285_o <= gen1_n4_cnot0_n3282 (1);
  n3286_o <= gen1_n4_cnot0_n3282 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3287_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3288_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3289_o <= n3287_o & n3288_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3290 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3289_o,
    o => gen1_n5_cnot0_o);
  n3293_o <= gen1_n5_cnot0_n3290 (1);
  n3294_o <= gen1_n5_cnot0_n3290 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3295_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3296_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3298 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3297_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3301_o <= gen1_n6_cnot0_n3298 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3302_o <= gen1_n6_cnot0_n3298 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3303_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3304_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3305_o <= n3303_o & n3304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3306 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3305_o,
    o => gen1_n7_cnot0_o);
  n3309_o <= gen1_n7_cnot0_n3306 (1);
  n3310_o <= gen1_n7_cnot0_n3306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3311_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3312_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3313_o <= n3311_o & n3312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3314 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3313_o,
    o => gen1_n8_cnot0_o);
  n3317_o <= gen1_n8_cnot0_n3314 (1);
  n3318_o <= gen1_n8_cnot0_n3314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3319_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3320_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3322 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3321_o,
    o => gen1_n9_cnot0_o);
  n3325_o <= gen1_n9_cnot0_n3322 (1);
  n3326_o <= gen1_n9_cnot0_n3322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3327_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3328_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3330 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3329_o,
    o => gen1_n10_cnot0_o);
  n3333_o <= gen1_n10_cnot0_n3330 (1);
  n3334_o <= gen1_n10_cnot0_n3330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3335_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3336_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3338 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3337_o,
    o => gen1_n11_cnot0_o);
  n3341_o <= gen1_n11_cnot0_n3338 (1);
  n3342_o <= gen1_n11_cnot0_n3338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3343_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3344_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3345_o <= n3343_o & n3344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3346 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3345_o,
    o => gen1_n12_cnot0_o);
  n3349_o <= gen1_n12_cnot0_n3346 (1);
  n3350_o <= gen1_n12_cnot0_n3346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3351_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3352_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3354 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3353_o,
    o => gen1_n13_cnot0_o);
  n3357_o <= gen1_n13_cnot0_n3354 (1);
  n3358_o <= gen1_n13_cnot0_n3354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3359_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3360_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3361_o <= n3359_o & n3360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3362 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3361_o,
    o => gen1_n14_cnot0_o);
  n3365_o <= gen1_n14_cnot0_n3362 (1);
  n3366_o <= gen1_n14_cnot0_n3362 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3367_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3368_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3369_o <= n3367_o & n3368_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3370 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3369_o,
    o => gen1_n15_cnot0_o);
  n3373_o <= gen1_n15_cnot0_n3370 (1);
  n3374_o <= gen1_n15_cnot0_n3370 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3375_o <= ctrl_prop (16);
  n3376_o <= n3374_o & n3366_o & n3358_o & n3350_o & n3342_o & n3334_o & n3326_o & n3318_o & n3310_o & n3302_o & n3294_o & n3286_o & n3278_o & n3270_o & n3262_o & n3254_o;
  n3377_o <= n3373_o & n3365_o & n3357_o & n3349_o & n3341_o & n3333_o & n3325_o & n3317_o & n3309_o & n3301_o & n3293_o & n3285_o & n3277_o & n3269_o & n3261_o & n3253_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3109 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3117 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3125 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3133 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3141 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3149 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3157 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3165 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3173 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3181 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3189 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3197 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3205 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3213 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3221 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3229 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3237 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (16 downto 0);
  signal n3244_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3242_o;
  o <= n3243_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3244_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3106_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3107_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3108_o <= n3106_o & n3107_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3109 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3108_o,
    o => gen1_n0_cnot0_o);
  n3112_o <= gen1_n0_cnot0_n3109 (1);
  n3113_o <= gen1_n0_cnot0_n3109 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3114_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3115_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3116_o <= n3114_o & n3115_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3117 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3116_o,
    o => gen1_n1_cnot0_o);
  n3120_o <= gen1_n1_cnot0_n3117 (1);
  n3121_o <= gen1_n1_cnot0_n3117 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3122_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3123_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3124_o <= n3122_o & n3123_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3125 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3124_o,
    o => gen1_n2_cnot0_o);
  n3128_o <= gen1_n2_cnot0_n3125 (1);
  n3129_o <= gen1_n2_cnot0_n3125 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3130_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3131_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3132_o <= n3130_o & n3131_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3133 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3132_o,
    o => gen1_n3_cnot0_o);
  n3136_o <= gen1_n3_cnot0_n3133 (1);
  n3137_o <= gen1_n3_cnot0_n3133 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3138_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3139_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3140_o <= n3138_o & n3139_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3141 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3140_o,
    o => gen1_n4_cnot0_o);
  n3144_o <= gen1_n4_cnot0_n3141 (1);
  n3145_o <= gen1_n4_cnot0_n3141 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3146_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3147_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3148_o <= n3146_o & n3147_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3149 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3148_o,
    o => gen1_n5_cnot0_o);
  n3152_o <= gen1_n5_cnot0_n3149 (1);
  n3153_o <= gen1_n5_cnot0_n3149 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3154_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3155_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3157 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3156_o,
    o => gen1_n6_cnot0_o);
  n3160_o <= gen1_n6_cnot0_n3157 (1);
  n3161_o <= gen1_n6_cnot0_n3157 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3162_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3163_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3164_o <= n3162_o & n3163_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3165 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3164_o,
    o => gen1_n7_cnot0_o);
  n3168_o <= gen1_n7_cnot0_n3165 (1);
  n3169_o <= gen1_n7_cnot0_n3165 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3170_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3171_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3172_o <= n3170_o & n3171_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3173 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3172_o,
    o => gen1_n8_cnot0_o);
  n3176_o <= gen1_n8_cnot0_n3173 (1);
  n3177_o <= gen1_n8_cnot0_n3173 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3178_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3179_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3181 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3180_o,
    o => gen1_n9_cnot0_o);
  n3184_o <= gen1_n9_cnot0_n3181 (1);
  n3185_o <= gen1_n9_cnot0_n3181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3186_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3187_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3189 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3188_o,
    o => gen1_n10_cnot0_o);
  n3192_o <= gen1_n10_cnot0_n3189 (1);
  n3193_o <= gen1_n10_cnot0_n3189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3194_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3195_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3196_o <= n3194_o & n3195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3197 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3196_o,
    o => gen1_n11_cnot0_o);
  n3200_o <= gen1_n11_cnot0_n3197 (1);
  n3201_o <= gen1_n11_cnot0_n3197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3202_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3203_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3204_o <= n3202_o & n3203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3205 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3204_o,
    o => gen1_n12_cnot0_o);
  n3208_o <= gen1_n12_cnot0_n3205 (1);
  n3209_o <= gen1_n12_cnot0_n3205 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3210_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3211_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3213 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3212_o,
    o => gen1_n13_cnot0_o);
  n3216_o <= gen1_n13_cnot0_n3213 (1);
  n3217_o <= gen1_n13_cnot0_n3213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3218_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3219_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3221 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3220_o,
    o => gen1_n14_cnot0_o);
  n3224_o <= gen1_n14_cnot0_n3221 (1);
  n3225_o <= gen1_n14_cnot0_n3221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3226_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3227_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3228_o <= n3226_o & n3227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3229 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3228_o,
    o => gen1_n15_cnot0_o);
  n3232_o <= gen1_n15_cnot0_n3229 (1);
  n3233_o <= gen1_n15_cnot0_n3229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3234_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3235_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3236_o <= n3234_o & n3235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3237 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3236_o,
    o => gen1_n16_cnot0_o);
  n3240_o <= gen1_n16_cnot0_n3237 (1);
  n3241_o <= gen1_n16_cnot0_n3237 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3242_o <= ctrl_prop (17);
  n3243_o <= n3241_o & n3233_o & n3225_o & n3217_o & n3209_o & n3201_o & n3193_o & n3185_o & n3177_o & n3169_o & n3161_o & n3153_o & n3145_o & n3137_o & n3129_o & n3121_o & n3113_o;
  n3244_o <= n3240_o & n3232_o & n3224_o & n3216_o & n3208_o & n3200_o & n3192_o & n3184_o & n3176_o & n3168_o & n3160_o & n3152_o & n3144_o & n3136_o & n3128_o & n3120_o & n3112_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2223 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2231 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2239 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2247 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2255 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2263 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2271 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2279 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2287 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2295 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2303 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2311 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2319 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2327 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2335 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2343 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2355 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2363 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2371 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2379 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2387 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2395 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2403 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2411 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2419 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2427 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2435 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2443 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2451 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2459 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2467 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic_vector (1 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2479 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (1 downto 0);
  signal n2488_o : std_logic;
  signal n2489_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2490 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (1 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2501 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2512 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2523 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic_vector (1 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2534 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic_vector (1 downto 0);
  signal n2543_o : std_logic;
  signal n2544_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2545 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic_vector (1 downto 0);
  signal n2554_o : std_logic;
  signal n2555_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2556 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic_vector (1 downto 0);
  signal n2565_o : std_logic;
  signal n2566_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2567 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal n2576_o : std_logic;
  signal n2577_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2578 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2589 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal n2598_o : std_logic;
  signal n2599_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2600 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2611 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic_vector (1 downto 0);
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2622 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic_vector (1 downto 0);
  signal n2631_o : std_logic;
  signal n2632_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2633 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (1 downto 0);
  signal n2642_o : std_logic;
  signal n2643_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2644 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2655 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic_vector (1 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2665 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (1 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2676 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2687 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (1 downto 0);
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2698 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2709 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic_vector (1 downto 0);
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2720 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic_vector (1 downto 0);
  signal n2729_o : std_logic;
  signal n2730_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2731 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (1 downto 0);
  signal n2740_o : std_logic;
  signal n2741_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2742 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (1 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2753 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (1 downto 0);
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2764 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2775 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic_vector (1 downto 0);
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2786 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (1 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2797 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2808 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic_vector (1 downto 0);
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2819 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic_vector (1 downto 0);
  signal n2828_o : std_logic;
  signal n2829_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2830 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic_vector (1 downto 0);
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2841 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2849 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2857 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2865 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2873 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2881 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2889 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2897 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2905 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2913 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2921 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2929 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2937 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2945 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2953 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2965 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2973 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2981 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2989 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2997 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3005 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3013 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3021 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3029 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3037 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3045 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3053 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3061 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3069 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3077 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3085 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic_vector (16 downto 0);
  signal n3091_o : std_logic_vector (16 downto 0);
  signal n3092_o : std_logic_vector (16 downto 0);
  signal n3093_o : std_logic_vector (16 downto 0);
  signal n3094_o : std_logic_vector (16 downto 0);
  signal n3095_o : std_logic_vector (16 downto 0);
  signal n3096_o : std_logic_vector (16 downto 0);
  signal n3097_o : std_logic_vector (16 downto 0);
  signal n3098_o : std_logic_vector (16 downto 0);
  signal n3099_o : std_logic_vector (16 downto 0);
  signal n3100_o : std_logic_vector (16 downto 0);
  signal n3101_o : std_logic_vector (16 downto 0);
  signal n3102_o : std_logic_vector (16 downto 0);
  signal n3103_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3090_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3091_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3092_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3093_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3094_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3095_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3096_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3097_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3098_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3099_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3100_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3101_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3102_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3103_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2220_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2221_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2222_o <= n2220_o & n2221_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2223 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2222_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2226_o <= gen1_n1_cnot1_j_n2223 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2227_o <= gen1_n1_cnot1_j_n2223 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2228_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2229_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2230_o <= n2228_o & n2229_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2231 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2230_o,
    o => gen1_n2_cnot1_j_o);
  n2234_o <= gen1_n2_cnot1_j_n2231 (1);
  n2235_o <= gen1_n2_cnot1_j_n2231 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2236_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2237_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2238_o <= n2236_o & n2237_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2239 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2238_o,
    o => gen1_n3_cnot1_j_o);
  n2242_o <= gen1_n3_cnot1_j_n2239 (1);
  n2243_o <= gen1_n3_cnot1_j_n2239 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2244_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2245_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2246_o <= n2244_o & n2245_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2247 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2246_o,
    o => gen1_n4_cnot1_j_o);
  n2250_o <= gen1_n4_cnot1_j_n2247 (1);
  n2251_o <= gen1_n4_cnot1_j_n2247 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2252_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2253_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2254_o <= n2252_o & n2253_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2255 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2254_o,
    o => gen1_n5_cnot1_j_o);
  n2258_o <= gen1_n5_cnot1_j_n2255 (1);
  n2259_o <= gen1_n5_cnot1_j_n2255 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2260_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2261_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2262_o <= n2260_o & n2261_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2263 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2262_o,
    o => gen1_n6_cnot1_j_o);
  n2266_o <= gen1_n6_cnot1_j_n2263 (1);
  n2267_o <= gen1_n6_cnot1_j_n2263 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2268_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2269_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2270_o <= n2268_o & n2269_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2271 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2270_o,
    o => gen1_n7_cnot1_j_o);
  n2274_o <= gen1_n7_cnot1_j_n2271 (1);
  n2275_o <= gen1_n7_cnot1_j_n2271 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2276_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2277_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2278_o <= n2276_o & n2277_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2279 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2278_o,
    o => gen1_n8_cnot1_j_o);
  n2282_o <= gen1_n8_cnot1_j_n2279 (1);
  n2283_o <= gen1_n8_cnot1_j_n2279 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2284_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2285_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2286_o <= n2284_o & n2285_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2287 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2286_o,
    o => gen1_n9_cnot1_j_o);
  n2290_o <= gen1_n9_cnot1_j_n2287 (1);
  n2291_o <= gen1_n9_cnot1_j_n2287 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2292_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2293_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2295 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2294_o,
    o => gen1_n10_cnot1_j_o);
  n2298_o <= gen1_n10_cnot1_j_n2295 (1);
  n2299_o <= gen1_n10_cnot1_j_n2295 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2300_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2301_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2302_o <= n2300_o & n2301_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2303 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2302_o,
    o => gen1_n11_cnot1_j_o);
  n2306_o <= gen1_n11_cnot1_j_n2303 (1);
  n2307_o <= gen1_n11_cnot1_j_n2303 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2308_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2309_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2310_o <= n2308_o & n2309_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2311 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2310_o,
    o => gen1_n12_cnot1_j_o);
  n2314_o <= gen1_n12_cnot1_j_n2311 (1);
  n2315_o <= gen1_n12_cnot1_j_n2311 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2316_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2317_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2318_o <= n2316_o & n2317_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2319 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2318_o,
    o => gen1_n13_cnot1_j_o);
  n2322_o <= gen1_n13_cnot1_j_n2319 (1);
  n2323_o <= gen1_n13_cnot1_j_n2319 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2324_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2325_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2326_o <= n2324_o & n2325_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2327 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2326_o,
    o => gen1_n14_cnot1_j_o);
  n2330_o <= gen1_n14_cnot1_j_n2327 (1);
  n2331_o <= gen1_n14_cnot1_j_n2327 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2332_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2333_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2335 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2334_o,
    o => gen1_n15_cnot1_j_o);
  n2338_o <= gen1_n15_cnot1_j_n2335 (1);
  n2339_o <= gen1_n15_cnot1_j_n2335 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2340_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2341_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2342_o <= n2340_o & n2341_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2343 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2342_o,
    o => gen1_n16_cnot1_j_o);
  n2346_o <= gen1_n16_cnot1_j_n2343 (1);
  n2347_o <= gen1_n16_cnot1_j_n2343 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2348_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2349_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2350_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2351_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2352_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2353_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2355 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2354_o,
    o => gen2_n16_cnot2_j_o);
  n2358_o <= gen2_n16_cnot2_j_n2355 (1);
  n2359_o <= gen2_n16_cnot2_j_n2355 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2360_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2361_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2362_o <= n2360_o & n2361_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2363 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2362_o,
    o => gen2_n15_cnot2_j_o);
  n2366_o <= gen2_n15_cnot2_j_n2363 (1);
  n2367_o <= gen2_n15_cnot2_j_n2363 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2368_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2369_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2370_o <= n2368_o & n2369_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2371 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2370_o,
    o => gen2_n14_cnot2_j_o);
  n2374_o <= gen2_n14_cnot2_j_n2371 (1);
  n2375_o <= gen2_n14_cnot2_j_n2371 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2376_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2377_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2379 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2378_o,
    o => gen2_n13_cnot2_j_o);
  n2382_o <= gen2_n13_cnot2_j_n2379 (1);
  n2383_o <= gen2_n13_cnot2_j_n2379 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2384_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2385_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2386_o <= n2384_o & n2385_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2387 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2386_o,
    o => gen2_n12_cnot2_j_o);
  n2390_o <= gen2_n12_cnot2_j_n2387 (1);
  n2391_o <= gen2_n12_cnot2_j_n2387 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2392_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2393_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2395 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2394_o,
    o => gen2_n11_cnot2_j_o);
  n2398_o <= gen2_n11_cnot2_j_n2395 (1);
  n2399_o <= gen2_n11_cnot2_j_n2395 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2400_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2401_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2402_o <= n2400_o & n2401_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2403 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2402_o,
    o => gen2_n10_cnot2_j_o);
  n2406_o <= gen2_n10_cnot2_j_n2403 (1);
  n2407_o <= gen2_n10_cnot2_j_n2403 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2408_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2409_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2410_o <= n2408_o & n2409_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2411 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2410_o,
    o => gen2_n9_cnot2_j_o);
  n2414_o <= gen2_n9_cnot2_j_n2411 (1);
  n2415_o <= gen2_n9_cnot2_j_n2411 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2416_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2417_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2418_o <= n2416_o & n2417_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2419 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2418_o,
    o => gen2_n8_cnot2_j_o);
  n2422_o <= gen2_n8_cnot2_j_n2419 (1);
  n2423_o <= gen2_n8_cnot2_j_n2419 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2424_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2425_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2426_o <= n2424_o & n2425_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2427 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2426_o,
    o => gen2_n7_cnot2_j_o);
  n2430_o <= gen2_n7_cnot2_j_n2427 (1);
  n2431_o <= gen2_n7_cnot2_j_n2427 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2432_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2433_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2434_o <= n2432_o & n2433_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2435 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2434_o,
    o => gen2_n6_cnot2_j_o);
  n2438_o <= gen2_n6_cnot2_j_n2435 (1);
  n2439_o <= gen2_n6_cnot2_j_n2435 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2440_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2441_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2442_o <= n2440_o & n2441_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2443 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2442_o,
    o => gen2_n5_cnot2_j_o);
  n2446_o <= gen2_n5_cnot2_j_n2443 (1);
  n2447_o <= gen2_n5_cnot2_j_n2443 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2448_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2449_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2450_o <= n2448_o & n2449_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2451 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2450_o,
    o => gen2_n4_cnot2_j_o);
  n2454_o <= gen2_n4_cnot2_j_n2451 (1);
  n2455_o <= gen2_n4_cnot2_j_n2451 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2456_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2457_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2459 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2458_o,
    o => gen2_n3_cnot2_j_o);
  n2462_o <= gen2_n3_cnot2_j_n2459 (1);
  n2463_o <= gen2_n3_cnot2_j_n2459 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2464_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2465_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2467 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2466_o,
    o => gen2_n2_cnot2_j_o);
  n2470_o <= gen2_n2_cnot2_j_n2467 (1);
  n2471_o <= gen2_n2_cnot2_j_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2472_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2473_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2474_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2475_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2476_o <= n2474_o & n2475_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2477_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2478_o <= n2476_o & n2477_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2479 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2478_o,
    o => gen3_n1_ccnot3_j_o);
  n2482_o <= gen3_n1_ccnot3_j_n2479 (2);
  n2483_o <= gen3_n1_ccnot3_j_n2479 (1);
  n2484_o <= gen3_n1_ccnot3_j_n2479 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2485_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2486_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2488_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2489_o <= n2487_o & n2488_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2490 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2489_o,
    o => gen3_n2_ccnot3_j_o);
  n2493_o <= gen3_n2_ccnot3_j_n2490 (2);
  n2494_o <= gen3_n2_ccnot3_j_n2490 (1);
  n2495_o <= gen3_n2_ccnot3_j_n2490 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2496_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2497_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2499_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2500_o <= n2498_o & n2499_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2501 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2500_o,
    o => gen3_n3_ccnot3_j_o);
  n2504_o <= gen3_n3_ccnot3_j_n2501 (2);
  n2505_o <= gen3_n3_ccnot3_j_n2501 (1);
  n2506_o <= gen3_n3_ccnot3_j_n2501 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2507_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2508_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2510_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2512 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2511_o,
    o => gen3_n4_ccnot3_j_o);
  n2515_o <= gen3_n4_ccnot3_j_n2512 (2);
  n2516_o <= gen3_n4_ccnot3_j_n2512 (1);
  n2517_o <= gen3_n4_ccnot3_j_n2512 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2518_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2519_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2521_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2522_o <= n2520_o & n2521_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2523 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2522_o,
    o => gen3_n5_ccnot3_j_o);
  n2526_o <= gen3_n5_ccnot3_j_n2523 (2);
  n2527_o <= gen3_n5_ccnot3_j_n2523 (1);
  n2528_o <= gen3_n5_ccnot3_j_n2523 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2529_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2530_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2531_o <= n2529_o & n2530_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2532_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2534 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2533_o,
    o => gen3_n6_ccnot3_j_o);
  n2537_o <= gen3_n6_ccnot3_j_n2534 (2);
  n2538_o <= gen3_n6_ccnot3_j_n2534 (1);
  n2539_o <= gen3_n6_ccnot3_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2540_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2541_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2542_o <= n2540_o & n2541_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2543_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2544_o <= n2542_o & n2543_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2545 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2544_o,
    o => gen3_n7_ccnot3_j_o);
  n2548_o <= gen3_n7_ccnot3_j_n2545 (2);
  n2549_o <= gen3_n7_ccnot3_j_n2545 (1);
  n2550_o <= gen3_n7_ccnot3_j_n2545 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2551_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2552_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2553_o <= n2551_o & n2552_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2554_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2555_o <= n2553_o & n2554_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2556 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2555_o,
    o => gen3_n8_ccnot3_j_o);
  n2559_o <= gen3_n8_ccnot3_j_n2556 (2);
  n2560_o <= gen3_n8_ccnot3_j_n2556 (1);
  n2561_o <= gen3_n8_ccnot3_j_n2556 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2562_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2563_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2564_o <= n2562_o & n2563_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2565_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2566_o <= n2564_o & n2565_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2567 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2566_o,
    o => gen3_n9_ccnot3_j_o);
  n2570_o <= gen3_n9_ccnot3_j_n2567 (2);
  n2571_o <= gen3_n9_ccnot3_j_n2567 (1);
  n2572_o <= gen3_n9_ccnot3_j_n2567 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2573_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2574_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2576_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2577_o <= n2575_o & n2576_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2578 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2577_o,
    o => gen3_n10_ccnot3_j_o);
  n2581_o <= gen3_n10_ccnot3_j_n2578 (2);
  n2582_o <= gen3_n10_ccnot3_j_n2578 (1);
  n2583_o <= gen3_n10_ccnot3_j_n2578 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2584_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2585_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2586_o <= n2584_o & n2585_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2587_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2588_o <= n2586_o & n2587_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2589 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2588_o,
    o => gen3_n11_ccnot3_j_o);
  n2592_o <= gen3_n11_ccnot3_j_n2589 (2);
  n2593_o <= gen3_n11_ccnot3_j_n2589 (1);
  n2594_o <= gen3_n11_ccnot3_j_n2589 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2595_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2596_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2598_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2599_o <= n2597_o & n2598_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2600 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2599_o,
    o => gen3_n12_ccnot3_j_o);
  n2603_o <= gen3_n12_ccnot3_j_n2600 (2);
  n2604_o <= gen3_n12_ccnot3_j_n2600 (1);
  n2605_o <= gen3_n12_ccnot3_j_n2600 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2606_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2607_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2608_o <= n2606_o & n2607_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2609_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2610_o <= n2608_o & n2609_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2611 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2610_o,
    o => gen3_n13_ccnot3_j_o);
  n2614_o <= gen3_n13_ccnot3_j_n2611 (2);
  n2615_o <= gen3_n13_ccnot3_j_n2611 (1);
  n2616_o <= gen3_n13_ccnot3_j_n2611 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2617_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2618_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2619_o <= n2617_o & n2618_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2620_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2622 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2621_o,
    o => gen3_n14_ccnot3_j_o);
  n2625_o <= gen3_n14_ccnot3_j_n2622 (2);
  n2626_o <= gen3_n14_ccnot3_j_n2622 (1);
  n2627_o <= gen3_n14_ccnot3_j_n2622 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2628_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2629_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2630_o <= n2628_o & n2629_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2631_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2632_o <= n2630_o & n2631_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2633 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2632_o,
    o => gen3_n15_ccnot3_j_o);
  n2636_o <= gen3_n15_ccnot3_j_n2633 (2);
  n2637_o <= gen3_n15_ccnot3_j_n2633 (1);
  n2638_o <= gen3_n15_ccnot3_j_n2633 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2639_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2640_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2642_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2643_o <= n2641_o & n2642_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2644 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2643_o,
    o => gen3_n16_ccnot3_j_o);
  n2647_o <= gen3_n16_ccnot3_j_n2644 (2);
  n2648_o <= gen3_n16_ccnot3_j_n2644 (1);
  n2649_o <= gen3_n16_ccnot3_j_n2644 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2650_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2651_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2652_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2653_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2654_o <= n2652_o & n2653_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2655 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2654_o,
    o => cnot_4_o);
  n2658_o <= cnot_4_n2655 (1);
  n2659_o <= cnot_4_n2655 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2660_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2661_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2662_o <= n2660_o & n2661_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2663_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2664_o <= n2662_o & n2663_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2665 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2664_o,
    o => gen4_n15_peres4_j_o);
  n2668_o <= gen4_n15_peres4_j_n2665 (2);
  n2669_o <= gen4_n15_peres4_j_n2665 (1);
  n2670_o <= gen4_n15_peres4_j_n2665 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2671_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2672_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2674_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2675_o <= n2673_o & n2674_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2676 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2675_o,
    o => gen4_n14_peres4_j_o);
  n2679_o <= gen4_n14_peres4_j_n2676 (2);
  n2680_o <= gen4_n14_peres4_j_n2676 (1);
  n2681_o <= gen4_n14_peres4_j_n2676 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2682_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2683_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2684_o <= n2682_o & n2683_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2685_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2687 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2686_o,
    o => gen4_n13_peres4_j_o);
  n2690_o <= gen4_n13_peres4_j_n2687 (2);
  n2691_o <= gen4_n13_peres4_j_n2687 (1);
  n2692_o <= gen4_n13_peres4_j_n2687 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2693_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2694_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2696_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2698 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2697_o,
    o => gen4_n12_peres4_j_o);
  n2701_o <= gen4_n12_peres4_j_n2698 (2);
  n2702_o <= gen4_n12_peres4_j_n2698 (1);
  n2703_o <= gen4_n12_peres4_j_n2698 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2704_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2705_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2706_o <= n2704_o & n2705_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2707_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2708_o <= n2706_o & n2707_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2709 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2708_o,
    o => gen4_n11_peres4_j_o);
  n2712_o <= gen4_n11_peres4_j_n2709 (2);
  n2713_o <= gen4_n11_peres4_j_n2709 (1);
  n2714_o <= gen4_n11_peres4_j_n2709 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2715_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2716_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2717_o <= n2715_o & n2716_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2718_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2720 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2719_o,
    o => gen4_n10_peres4_j_o);
  n2723_o <= gen4_n10_peres4_j_n2720 (2);
  n2724_o <= gen4_n10_peres4_j_n2720 (1);
  n2725_o <= gen4_n10_peres4_j_n2720 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2726_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2727_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2728_o <= n2726_o & n2727_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2729_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2730_o <= n2728_o & n2729_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2731 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2730_o,
    o => gen4_n9_peres4_j_o);
  n2734_o <= gen4_n9_peres4_j_n2731 (2);
  n2735_o <= gen4_n9_peres4_j_n2731 (1);
  n2736_o <= gen4_n9_peres4_j_n2731 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2737_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2738_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2740_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2741_o <= n2739_o & n2740_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2742 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2741_o,
    o => gen4_n8_peres4_j_o);
  n2745_o <= gen4_n8_peres4_j_n2742 (2);
  n2746_o <= gen4_n8_peres4_j_n2742 (1);
  n2747_o <= gen4_n8_peres4_j_n2742 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2748_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2749_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2751_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2753 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2752_o,
    o => gen4_n7_peres4_j_o);
  n2756_o <= gen4_n7_peres4_j_n2753 (2);
  n2757_o <= gen4_n7_peres4_j_n2753 (1);
  n2758_o <= gen4_n7_peres4_j_n2753 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2759_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2760_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2762_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2764 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2763_o,
    o => gen4_n6_peres4_j_o);
  n2767_o <= gen4_n6_peres4_j_n2764 (2);
  n2768_o <= gen4_n6_peres4_j_n2764 (1);
  n2769_o <= gen4_n6_peres4_j_n2764 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2770_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2771_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2772_o <= n2770_o & n2771_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2773_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2774_o <= n2772_o & n2773_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2775 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2774_o,
    o => gen4_n5_peres4_j_o);
  n2778_o <= gen4_n5_peres4_j_n2775 (2);
  n2779_o <= gen4_n5_peres4_j_n2775 (1);
  n2780_o <= gen4_n5_peres4_j_n2775 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2781_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2782_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2783_o <= n2781_o & n2782_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2784_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2786 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2785_o,
    o => gen4_n4_peres4_j_o);
  n2789_o <= gen4_n4_peres4_j_n2786 (2);
  n2790_o <= gen4_n4_peres4_j_n2786 (1);
  n2791_o <= gen4_n4_peres4_j_n2786 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2792_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2793_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2795_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2796_o <= n2794_o & n2795_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2797 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2796_o,
    o => gen4_n3_peres4_j_o);
  n2800_o <= gen4_n3_peres4_j_n2797 (2);
  n2801_o <= gen4_n3_peres4_j_n2797 (1);
  n2802_o <= gen4_n3_peres4_j_n2797 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2803_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2804_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2805_o <= n2803_o & n2804_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2806_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2808 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2807_o,
    o => gen4_n2_peres4_j_o);
  n2811_o <= gen4_n2_peres4_j_n2808 (2);
  n2812_o <= gen4_n2_peres4_j_n2808 (1);
  n2813_o <= gen4_n2_peres4_j_n2808 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2814_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2815_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2816_o <= n2814_o & n2815_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2817_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2818_o <= n2816_o & n2817_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2819 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2818_o,
    o => gen4_n1_peres4_j_o);
  n2822_o <= gen4_n1_peres4_j_n2819 (2);
  n2823_o <= gen4_n1_peres4_j_n2819 (1);
  n2824_o <= gen4_n1_peres4_j_n2819 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2825_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2826_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2827_o <= n2825_o & n2826_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2828_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2829_o <= n2827_o & n2828_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2830 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2829_o,
    o => gen4_n0_peres4_j_o);
  n2833_o <= gen4_n0_peres4_j_n2830 (2);
  n2834_o <= gen4_n0_peres4_j_n2830 (1);
  n2835_o <= gen4_n0_peres4_j_n2830 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2836_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2837_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2838_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2839_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2840_o <= n2838_o & n2839_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2841 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2840_o,
    o => gen5_n1_cnot5_j_o);
  n2844_o <= gen5_n1_cnot5_j_n2841 (1);
  n2845_o <= gen5_n1_cnot5_j_n2841 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2846_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2847_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2849 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2848_o,
    o => gen5_n2_cnot5_j_o);
  n2852_o <= gen5_n2_cnot5_j_n2849 (1);
  n2853_o <= gen5_n2_cnot5_j_n2849 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2854_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2855_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2856_o <= n2854_o & n2855_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2857 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2856_o,
    o => gen5_n3_cnot5_j_o);
  n2860_o <= gen5_n3_cnot5_j_n2857 (1);
  n2861_o <= gen5_n3_cnot5_j_n2857 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2862_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2863_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2864_o <= n2862_o & n2863_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2865 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2864_o,
    o => gen5_n4_cnot5_j_o);
  n2868_o <= gen5_n4_cnot5_j_n2865 (1);
  n2869_o <= gen5_n4_cnot5_j_n2865 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2870_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2871_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2873 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2872_o,
    o => gen5_n5_cnot5_j_o);
  n2876_o <= gen5_n5_cnot5_j_n2873 (1);
  n2877_o <= gen5_n5_cnot5_j_n2873 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2878_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2879_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2880_o <= n2878_o & n2879_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2881 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2880_o,
    o => gen5_n6_cnot5_j_o);
  n2884_o <= gen5_n6_cnot5_j_n2881 (1);
  n2885_o <= gen5_n6_cnot5_j_n2881 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2886_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2887_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2888_o <= n2886_o & n2887_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2889 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2888_o,
    o => gen5_n7_cnot5_j_o);
  n2892_o <= gen5_n7_cnot5_j_n2889 (1);
  n2893_o <= gen5_n7_cnot5_j_n2889 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2894_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2895_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2897 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2896_o,
    o => gen5_n8_cnot5_j_o);
  n2900_o <= gen5_n8_cnot5_j_n2897 (1);
  n2901_o <= gen5_n8_cnot5_j_n2897 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2902_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2903_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2904_o <= n2902_o & n2903_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2905 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2904_o,
    o => gen5_n9_cnot5_j_o);
  n2908_o <= gen5_n9_cnot5_j_n2905 (1);
  n2909_o <= gen5_n9_cnot5_j_n2905 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2910_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2911_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2912_o <= n2910_o & n2911_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2913 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2912_o,
    o => gen5_n10_cnot5_j_o);
  n2916_o <= gen5_n10_cnot5_j_n2913 (1);
  n2917_o <= gen5_n10_cnot5_j_n2913 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2918_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2919_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2920_o <= n2918_o & n2919_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2921 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2920_o,
    o => gen5_n11_cnot5_j_o);
  n2924_o <= gen5_n11_cnot5_j_n2921 (1);
  n2925_o <= gen5_n11_cnot5_j_n2921 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2926_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2927_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2928_o <= n2926_o & n2927_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2929 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2928_o,
    o => gen5_n12_cnot5_j_o);
  n2932_o <= gen5_n12_cnot5_j_n2929 (1);
  n2933_o <= gen5_n12_cnot5_j_n2929 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2934_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2935_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2937 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2936_o,
    o => gen5_n13_cnot5_j_o);
  n2940_o <= gen5_n13_cnot5_j_n2937 (1);
  n2941_o <= gen5_n13_cnot5_j_n2937 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2942_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2943_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2944_o <= n2942_o & n2943_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2945 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2944_o,
    o => gen5_n14_cnot5_j_o);
  n2948_o <= gen5_n14_cnot5_j_n2945 (1);
  n2949_o <= gen5_n14_cnot5_j_n2945 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2950_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2951_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2952_o <= n2950_o & n2951_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2953 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2952_o,
    o => gen5_n15_cnot5_j_o);
  n2956_o <= gen5_n15_cnot5_j_n2953 (1);
  n2957_o <= gen5_n15_cnot5_j_n2953 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2958_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2959_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2960_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2961_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2962_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2963_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2964_o <= n2962_o & n2963_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2965 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2964_o,
    o => gen6_n1_cnot1_j_o);
  n2968_o <= gen6_n1_cnot1_j_n2965 (1);
  n2969_o <= gen6_n1_cnot1_j_n2965 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2970_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2971_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2972_o <= n2970_o & n2971_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2973 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2972_o,
    o => gen6_n2_cnot1_j_o);
  n2976_o <= gen6_n2_cnot1_j_n2973 (1);
  n2977_o <= gen6_n2_cnot1_j_n2973 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2978_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2979_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2980_o <= n2978_o & n2979_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2981 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2980_o,
    o => gen6_n3_cnot1_j_o);
  n2984_o <= gen6_n3_cnot1_j_n2981 (1);
  n2985_o <= gen6_n3_cnot1_j_n2981 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2986_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2987_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2988_o <= n2986_o & n2987_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2989 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2988_o,
    o => gen6_n4_cnot1_j_o);
  n2992_o <= gen6_n4_cnot1_j_n2989 (1);
  n2993_o <= gen6_n4_cnot1_j_n2989 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2994_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2995_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2996_o <= n2994_o & n2995_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2997 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2996_o,
    o => gen6_n5_cnot1_j_o);
  n3000_o <= gen6_n5_cnot1_j_n2997 (1);
  n3001_o <= gen6_n5_cnot1_j_n2997 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3002_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3003_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3004_o <= n3002_o & n3003_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3005 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3004_o,
    o => gen6_n6_cnot1_j_o);
  n3008_o <= gen6_n6_cnot1_j_n3005 (1);
  n3009_o <= gen6_n6_cnot1_j_n3005 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3010_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3011_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3012_o <= n3010_o & n3011_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3013 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3012_o,
    o => gen6_n7_cnot1_j_o);
  n3016_o <= gen6_n7_cnot1_j_n3013 (1);
  n3017_o <= gen6_n7_cnot1_j_n3013 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3018_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3019_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3020_o <= n3018_o & n3019_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3021 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3020_o,
    o => gen6_n8_cnot1_j_o);
  n3024_o <= gen6_n8_cnot1_j_n3021 (1);
  n3025_o <= gen6_n8_cnot1_j_n3021 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3026_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3027_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3028_o <= n3026_o & n3027_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3029 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3028_o,
    o => gen6_n9_cnot1_j_o);
  n3032_o <= gen6_n9_cnot1_j_n3029 (1);
  n3033_o <= gen6_n9_cnot1_j_n3029 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3034_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3035_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3036_o <= n3034_o & n3035_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3037 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3036_o,
    o => gen6_n10_cnot1_j_o);
  n3040_o <= gen6_n10_cnot1_j_n3037 (1);
  n3041_o <= gen6_n10_cnot1_j_n3037 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3042_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3043_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3044_o <= n3042_o & n3043_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3045 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3044_o,
    o => gen6_n11_cnot1_j_o);
  n3048_o <= gen6_n11_cnot1_j_n3045 (1);
  n3049_o <= gen6_n11_cnot1_j_n3045 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3050_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3051_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3052_o <= n3050_o & n3051_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3053 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3052_o,
    o => gen6_n12_cnot1_j_o);
  n3056_o <= gen6_n12_cnot1_j_n3053 (1);
  n3057_o <= gen6_n12_cnot1_j_n3053 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3058_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3059_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3060_o <= n3058_o & n3059_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3061 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3060_o,
    o => gen6_n13_cnot1_j_o);
  n3064_o <= gen6_n13_cnot1_j_n3061 (1);
  n3065_o <= gen6_n13_cnot1_j_n3061 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3066_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3067_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3068_o <= n3066_o & n3067_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3069 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3068_o,
    o => gen6_n14_cnot1_j_o);
  n3072_o <= gen6_n14_cnot1_j_n3069 (1);
  n3073_o <= gen6_n14_cnot1_j_n3069 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3074_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3075_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3076_o <= n3074_o & n3075_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3077 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3076_o,
    o => gen6_n15_cnot1_j_o);
  n3080_o <= gen6_n15_cnot1_j_n3077 (1);
  n3081_o <= gen6_n15_cnot1_j_n3077 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3082_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3083_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3084_o <= n3082_o & n3083_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3085 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3084_o,
    o => gen6_n16_cnot1_j_o);
  n3088_o <= gen6_n16_cnot1_j_n3085 (1);
  n3089_o <= gen6_n16_cnot1_j_n3085 (0);
  n3090_o <= n2346_o & n2338_o & n2330_o & n2322_o & n2314_o & n2306_o & n2298_o & n2290_o & n2282_o & n2274_o & n2266_o & n2258_o & n2250_o & n2242_o & n2234_o & n2226_o & n2348_o;
  n3091_o <= n2347_o & n2339_o & n2331_o & n2323_o & n2315_o & n2307_o & n2299_o & n2291_o & n2283_o & n2275_o & n2267_o & n2259_o & n2251_o & n2243_o & n2235_o & n2227_o & n2349_o;
  n3092_o <= n2351_o & n2358_o & n2366_o & n2374_o & n2382_o & n2390_o & n2398_o & n2406_o & n2414_o & n2422_o & n2430_o & n2438_o & n2446_o & n2454_o & n2462_o & n2470_o & n2350_o;
  n3093_o <= n2359_o & n2367_o & n2375_o & n2383_o & n2391_o & n2399_o & n2407_o & n2415_o & n2423_o & n2431_o & n2439_o & n2447_o & n2455_o & n2463_o & n2471_o & n2472_o;
  n3094_o <= n2649_o & n2638_o & n2627_o & n2616_o & n2605_o & n2594_o & n2583_o & n2572_o & n2561_o & n2550_o & n2539_o & n2528_o & n2517_o & n2506_o & n2495_o & n2484_o & n2473_o;
  n3095_o <= n2650_o & n2648_o & n2637_o & n2626_o & n2615_o & n2604_o & n2593_o & n2582_o & n2571_o & n2560_o & n2549_o & n2538_o & n2527_o & n2516_o & n2505_o & n2494_o & n2483_o;
  n3096_o <= n2651_o & n2647_o & n2636_o & n2625_o & n2614_o & n2603_o & n2592_o & n2581_o & n2570_o & n2559_o & n2548_o & n2537_o & n2526_o & n2515_o & n2504_o & n2493_o & n2482_o;
  n3097_o <= n2658_o & n2668_o & n2679_o & n2690_o & n2701_o & n2712_o & n2723_o & n2734_o & n2745_o & n2756_o & n2767_o & n2778_o & n2789_o & n2800_o & n2811_o & n2822_o & n2833_o;
  n3098_o <= n2670_o & n2681_o & n2692_o & n2703_o & n2714_o & n2725_o & n2736_o & n2747_o & n2758_o & n2769_o & n2780_o & n2791_o & n2802_o & n2813_o & n2824_o & n2835_o & n2836_o;
  n3099_o <= n2659_o & n2669_o & n2680_o & n2691_o & n2702_o & n2713_o & n2724_o & n2735_o & n2746_o & n2757_o & n2768_o & n2779_o & n2790_o & n2801_o & n2812_o & n2823_o & n2834_o;
  n3100_o <= n2957_o & n2949_o & n2941_o & n2933_o & n2925_o & n2917_o & n2909_o & n2901_o & n2893_o & n2885_o & n2877_o & n2869_o & n2861_o & n2853_o & n2845_o & n2837_o;
  n3101_o <= n2959_o & n2956_o & n2948_o & n2940_o & n2932_o & n2924_o & n2916_o & n2908_o & n2900_o & n2892_o & n2884_o & n2876_o & n2868_o & n2860_o & n2852_o & n2844_o & n2958_o;
  n3102_o <= n3088_o & n3080_o & n3072_o & n3064_o & n3056_o & n3048_o & n3040_o & n3032_o & n3024_o & n3016_o & n3008_o & n3000_o & n2992_o & n2984_o & n2976_o & n2968_o & n2960_o;
  n3103_o <= n3089_o & n3081_o & n3073_o & n3065_o & n3057_o & n3049_o & n3041_o & n3033_o & n3025_o & n3017_o & n3009_o & n3001_o & n2993_o & n2985_o & n2977_o & n2969_o & n2961_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2211 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2216_o;
  o <= n2215_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2217_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2209_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2210_o <= n2209_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2211 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2210_o,
    o => gen1_n0_cnot0_o);
  n2214_o <= gen1_n0_cnot0_n2211 (1);
  n2215_o <= gen1_n0_cnot0_n2211 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2216_o <= ctrl_prop (1);
  n2217_o <= n2214_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2063 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2071 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2079 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2087 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2095 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2103 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2111 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2119 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2127 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2135 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2143 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2151 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2159 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2167 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2175 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2183 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2191 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2199 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic_vector (17 downto 0);
  signal n2206_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2204_o;
  o <= n2205_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2206_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2060_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2061_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2062_o <= n2060_o & n2061_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2063 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2062_o,
    o => gen1_n0_cnot0_o);
  n2066_o <= gen1_n0_cnot0_n2063 (1);
  n2067_o <= gen1_n0_cnot0_n2063 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2068_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2069_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2071 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2070_o,
    o => gen1_n1_cnot0_o);
  n2074_o <= gen1_n1_cnot0_n2071 (1);
  n2075_o <= gen1_n1_cnot0_n2071 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2076_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2077_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2079 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2078_o,
    o => gen1_n2_cnot0_o);
  n2082_o <= gen1_n2_cnot0_n2079 (1);
  n2083_o <= gen1_n2_cnot0_n2079 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2084_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2085_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2087 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2086_o,
    o => gen1_n3_cnot0_o);
  n2090_o <= gen1_n3_cnot0_n2087 (1);
  n2091_o <= gen1_n3_cnot0_n2087 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2092_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2093_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2095 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2094_o,
    o => gen1_n4_cnot0_o);
  n2098_o <= gen1_n4_cnot0_n2095 (1);
  n2099_o <= gen1_n4_cnot0_n2095 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2100_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2101_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2102_o <= n2100_o & n2101_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2103 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2102_o,
    o => gen1_n5_cnot0_o);
  n2106_o <= gen1_n5_cnot0_n2103 (1);
  n2107_o <= gen1_n5_cnot0_n2103 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2108_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2109_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2111 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2110_o,
    o => gen1_n6_cnot0_o);
  n2114_o <= gen1_n6_cnot0_n2111 (1);
  n2115_o <= gen1_n6_cnot0_n2111 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2116_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2117_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2118_o <= n2116_o & n2117_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2119 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2118_o,
    o => gen1_n7_cnot0_o);
  n2122_o <= gen1_n7_cnot0_n2119 (1);
  n2123_o <= gen1_n7_cnot0_n2119 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2124_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2125_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2126_o <= n2124_o & n2125_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2127 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2126_o,
    o => gen1_n8_cnot0_o);
  n2130_o <= gen1_n8_cnot0_n2127 (1);
  n2131_o <= gen1_n8_cnot0_n2127 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2132_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2133_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2134_o <= n2132_o & n2133_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2135 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2134_o,
    o => gen1_n9_cnot0_o);
  n2138_o <= gen1_n9_cnot0_n2135 (1);
  n2139_o <= gen1_n9_cnot0_n2135 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2140_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2141_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2143 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2142_o,
    o => gen1_n10_cnot0_o);
  n2146_o <= gen1_n10_cnot0_n2143 (1);
  n2147_o <= gen1_n10_cnot0_n2143 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2148_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2149_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2150_o <= n2148_o & n2149_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2151 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2150_o,
    o => gen1_n11_cnot0_o);
  n2154_o <= gen1_n11_cnot0_n2151 (1);
  n2155_o <= gen1_n11_cnot0_n2151 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2156_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2157_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2158_o <= n2156_o & n2157_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2159 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2158_o,
    o => gen1_n12_cnot0_o);
  n2162_o <= gen1_n12_cnot0_n2159 (1);
  n2163_o <= gen1_n12_cnot0_n2159 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2164_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2165_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2166_o <= n2164_o & n2165_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2167 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2166_o,
    o => gen1_n13_cnot0_o);
  n2170_o <= gen1_n13_cnot0_n2167 (1);
  n2171_o <= gen1_n13_cnot0_n2167 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2172_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2173_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2174_o <= n2172_o & n2173_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2175 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2174_o,
    o => gen1_n14_cnot0_o);
  n2178_o <= gen1_n14_cnot0_n2175 (1);
  n2179_o <= gen1_n14_cnot0_n2175 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2180_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2181_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2182_o <= n2180_o & n2181_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2183 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2182_o,
    o => gen1_n15_cnot0_o);
  n2186_o <= gen1_n15_cnot0_n2183 (1);
  n2187_o <= gen1_n15_cnot0_n2183 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2188_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2189_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2190_o <= n2188_o & n2189_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2191 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2190_o,
    o => gen1_n16_cnot0_o);
  n2194_o <= gen1_n16_cnot0_n2191 (1);
  n2195_o <= gen1_n16_cnot0_n2191 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2196_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2197_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2198_o <= n2196_o & n2197_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2199 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2198_o,
    o => gen1_n17_cnot0_o);
  n2202_o <= gen1_n17_cnot0_n2199 (1);
  n2203_o <= gen1_n17_cnot0_n2199 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2204_o <= ctrl_prop (18);
  n2205_o <= n2203_o & n2195_o & n2187_o & n2179_o & n2171_o & n2163_o & n2155_o & n2147_o & n2139_o & n2131_o & n2123_o & n2115_o & n2107_o & n2099_o & n2091_o & n2083_o & n2075_o & n2067_o;
  n2206_o <= n2202_o & n2194_o & n2186_o & n2178_o & n2170_o & n2162_o & n2154_o & n2146_o & n2138_o & n2130_o & n2122_o & n2114_o & n2106_o & n2098_o & n2090_o & n2082_o & n2074_o & n2066_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2046 : std_logic;
  signal cnotr_n2047 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2052 : std_logic_vector (17 downto 0);
  signal add_n2053 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2046;
  a_out <= add_n2052;
  s <= add_n2053;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2047; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2046 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2047 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2052 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2053 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal cnota_n1248 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic_vector (1 downto 0);
  signal cnotb_n1255 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic_vector (1 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1263 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (1 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1274 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1284 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic_vector (1 downto 0);
  signal n1294_o : std_logic;
  signal n1295_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1296 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1306 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1318 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1328 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (1 downto 0);
  signal n1338_o : std_logic;
  signal n1339_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1340 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1350 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1362 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1372 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1384 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1394 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal n1404_o : std_logic;
  signal n1405_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1406 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1416 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic_vector (1 downto 0);
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1428 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1438 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic_vector (1 downto 0);
  signal n1448_o : std_logic;
  signal n1449_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1450 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1460 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic_vector (1 downto 0);
  signal n1470_o : std_logic;
  signal n1471_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1472 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1482 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic_vector (1 downto 0);
  signal n1492_o : std_logic;
  signal n1493_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1494 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1504 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1516 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1526 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1538 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1548 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1560 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1570 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1582 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1592 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1604 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1614 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1626 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1636 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1648 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1658 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1670 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1680 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1692 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1702 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1714 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1724 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1736 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1746 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1758 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1768 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1780 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1790 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic_vector (1 downto 0);
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1802 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1812 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (1 downto 0);
  signal n1822_o : std_logic;
  signal n1823_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1824 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1834 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1846 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1856 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic_vector (1 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1868 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1878 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic_vector (1 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1890 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1900 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1912 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1922 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1934 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1944 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic_vector (1 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1956 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1966 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1976 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal cnotea_n1983 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (17 downto 0);
  signal n1989_o : std_logic_vector (17 downto 0);
  signal n1990_o : std_logic_vector (17 downto 0);
  signal n1991_o : std_logic_vector (16 downto 0);
  signal n1992_o : std_logic_vector (16 downto 0);
  signal n1993_o : std_logic_vector (16 downto 0);
  signal n1994_o : std_logic_vector (16 downto 0);
  signal n1995_o : std_logic_vector (3 downto 0);
  signal n1996_o : std_logic_vector (3 downto 0);
  signal n1997_o : std_logic_vector (3 downto 0);
  signal n1998_o : std_logic_vector (3 downto 0);
  signal n1999_o : std_logic_vector (3 downto 0);
  signal n2000_o : std_logic_vector (3 downto 0);
  signal n2001_o : std_logic_vector (3 downto 0);
  signal n2002_o : std_logic_vector (3 downto 0);
  signal n2003_o : std_logic_vector (3 downto 0);
  signal n2004_o : std_logic_vector (3 downto 0);
  signal n2005_o : std_logic_vector (3 downto 0);
  signal n2006_o : std_logic_vector (3 downto 0);
  signal n2007_o : std_logic_vector (3 downto 0);
  signal n2008_o : std_logic_vector (3 downto 0);
  signal n2009_o : std_logic_vector (3 downto 0);
  signal n2010_o : std_logic_vector (3 downto 0);
  signal n2011_o : std_logic_vector (3 downto 0);
  signal n2012_o : std_logic_vector (3 downto 0);
  signal n2013_o : std_logic_vector (3 downto 0);
  signal n2014_o : std_logic_vector (3 downto 0);
  signal n2015_o : std_logic_vector (3 downto 0);
  signal n2016_o : std_logic_vector (3 downto 0);
  signal n2017_o : std_logic_vector (3 downto 0);
  signal n2018_o : std_logic_vector (3 downto 0);
  signal n2019_o : std_logic_vector (3 downto 0);
  signal n2020_o : std_logic_vector (3 downto 0);
  signal n2021_o : std_logic_vector (3 downto 0);
  signal n2022_o : std_logic_vector (3 downto 0);
  signal n2023_o : std_logic_vector (3 downto 0);
  signal n2024_o : std_logic_vector (3 downto 0);
  signal n2025_o : std_logic_vector (3 downto 0);
  signal n2026_o : std_logic_vector (3 downto 0);
  signal n2027_o : std_logic_vector (3 downto 0);
  signal n2028_o : std_logic_vector (3 downto 0);
  signal n2029_o : std_logic_vector (3 downto 0);
  signal n2030_o : std_logic_vector (3 downto 0);
  signal n2031_o : std_logic_vector (3 downto 0);
  signal n2032_o : std_logic_vector (3 downto 0);
  signal n2033_o : std_logic_vector (3 downto 0);
  signal n2034_o : std_logic_vector (3 downto 0);
  signal n2035_o : std_logic_vector (3 downto 0);
  signal n2036_o : std_logic_vector (3 downto 0);
  signal n2037_o : std_logic_vector (3 downto 0);
  signal n2038_o : std_logic_vector (3 downto 0);
  signal n2039_o : std_logic_vector (3 downto 0);
  signal n2040_o : std_logic_vector (3 downto 0);
  signal n2041_o : std_logic_vector (3 downto 0);
  signal n2042_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1988_o;
  b_out <= n1989_o;
  s <= n1990_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1991_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1992_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1993_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1994_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1251_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1258_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1252_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1980_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1245_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1246_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1248 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1247_o,
    o => cnota_o);
  n1251_o <= cnota_n1248 (1);
  n1252_o <= cnota_n1248 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1253_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1254_o <= n1253_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1255 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1254_o,
    o => cnotb_o);
  n1258_o <= cnotb_n1255 (1);
  n1259_o <= cnotb_n1255 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1260_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1261_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1263 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1262_o,
    o => ccnotc_o);
  n1266_o <= ccnotc_n1263 (2);
  n1267_o <= ccnotc_n1263 (1);
  n1268_o <= ccnotc_n1263 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1995_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1996_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1997_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1269_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1270_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1272_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1273_o <= n1271_o & n1272_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1274 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1273_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1277_o <= gen1_n1_ccnot1_n1274 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1278_o <= gen1_n1_ccnot1_n1274 (1);
  n1279_o <= gen1_n1_ccnot1_n1274 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1280_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1281_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1282_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1284 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1283_o,
    o => gen1_n1_cnot1_o);
  n1287_o <= gen1_n1_cnot1_n1284 (1);
  n1288_o <= gen1_n1_cnot1_n1284 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1289_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1290_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1291_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1292_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1293_o <= n1291_o & n1292_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1294_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1295_o <= n1293_o & n1294_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1296 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1295_o,
    o => gen1_n1_ccnot2_o);
  n1299_o <= gen1_n1_ccnot2_n1296 (2);
  n1300_o <= gen1_n1_ccnot2_n1296 (1);
  n1301_o <= gen1_n1_ccnot2_n1296 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1302_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1303_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1304_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1306 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1305_o,
    o => gen1_n1_cnot2_o);
  n1309_o <= gen1_n1_cnot2_n1306 (1);
  n1310_o <= gen1_n1_cnot2_n1306 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1311_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1312_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1998_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1999_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2000_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1313_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1314_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1316_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1317_o <= n1315_o & n1316_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1318 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1317_o,
    o => gen1_n2_ccnot1_o);
  n1321_o <= gen1_n2_ccnot1_n1318 (2);
  n1322_o <= gen1_n2_ccnot1_n1318 (1);
  n1323_o <= gen1_n2_ccnot1_n1318 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1324_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1325_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1326_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1328 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1327_o,
    o => gen1_n2_cnot1_o);
  n1331_o <= gen1_n2_cnot1_n1328 (1);
  n1332_o <= gen1_n2_cnot1_n1328 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1333_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1334_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1335_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1336_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1337_o <= n1335_o & n1336_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1338_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1339_o <= n1337_o & n1338_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1340 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1339_o,
    o => gen1_n2_ccnot2_o);
  n1343_o <= gen1_n2_ccnot2_n1340 (2);
  n1344_o <= gen1_n2_ccnot2_n1340 (1);
  n1345_o <= gen1_n2_ccnot2_n1340 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1346_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1347_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1348_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1349_o <= n1347_o & n1348_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1350 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1349_o,
    o => gen1_n2_cnot2_o);
  n1353_o <= gen1_n2_cnot2_n1350 (1);
  n1354_o <= gen1_n2_cnot2_n1350 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1355_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1356_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2001_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2002_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2003_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1357_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1358_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1360_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1361_o <= n1359_o & n1360_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1362 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1361_o,
    o => gen1_n3_ccnot1_o);
  n1365_o <= gen1_n3_ccnot1_n1362 (2);
  n1366_o <= gen1_n3_ccnot1_n1362 (1);
  n1367_o <= gen1_n3_ccnot1_n1362 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1368_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1369_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1370_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1371_o <= n1369_o & n1370_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1372 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1371_o,
    o => gen1_n3_cnot1_o);
  n1375_o <= gen1_n3_cnot1_n1372 (1);
  n1376_o <= gen1_n3_cnot1_n1372 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1377_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1378_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1379_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1380_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1382_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1384 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1383_o,
    o => gen1_n3_ccnot2_o);
  n1387_o <= gen1_n3_ccnot2_n1384 (2);
  n1388_o <= gen1_n3_ccnot2_n1384 (1);
  n1389_o <= gen1_n3_ccnot2_n1384 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1390_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1391_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1392_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1393_o <= n1391_o & n1392_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1394 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1393_o,
    o => gen1_n3_cnot2_o);
  n1397_o <= gen1_n3_cnot2_n1394 (1);
  n1398_o <= gen1_n3_cnot2_n1394 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1399_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1400_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2004_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2005_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2006_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1401_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1402_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1404_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1405_o <= n1403_o & n1404_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1406 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1405_o,
    o => gen1_n4_ccnot1_o);
  n1409_o <= gen1_n4_ccnot1_n1406 (2);
  n1410_o <= gen1_n4_ccnot1_n1406 (1);
  n1411_o <= gen1_n4_ccnot1_n1406 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1412_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1413_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1414_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1416 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1415_o,
    o => gen1_n4_cnot1_o);
  n1419_o <= gen1_n4_cnot1_n1416 (1);
  n1420_o <= gen1_n4_cnot1_n1416 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1421_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1422_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1423_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1424_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1425_o <= n1423_o & n1424_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1426_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1428 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1427_o,
    o => gen1_n4_ccnot2_o);
  n1431_o <= gen1_n4_ccnot2_n1428 (2);
  n1432_o <= gen1_n4_ccnot2_n1428 (1);
  n1433_o <= gen1_n4_ccnot2_n1428 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1434_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1435_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1436_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1438 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1437_o,
    o => gen1_n4_cnot2_o);
  n1441_o <= gen1_n4_cnot2_n1438 (1);
  n1442_o <= gen1_n4_cnot2_n1438 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1443_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1444_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2007_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2008_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2009_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1445_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1446_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1447_o <= n1445_o & n1446_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1448_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1449_o <= n1447_o & n1448_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1450 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1449_o,
    o => gen1_n5_ccnot1_o);
  n1453_o <= gen1_n5_ccnot1_n1450 (2);
  n1454_o <= gen1_n5_ccnot1_n1450 (1);
  n1455_o <= gen1_n5_ccnot1_n1450 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1456_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1457_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1458_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1460 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1459_o,
    o => gen1_n5_cnot1_o);
  n1463_o <= gen1_n5_cnot1_n1460 (1);
  n1464_o <= gen1_n5_cnot1_n1460 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1465_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1466_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1467_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1468_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1469_o <= n1467_o & n1468_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1470_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1471_o <= n1469_o & n1470_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1472 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1471_o,
    o => gen1_n5_ccnot2_o);
  n1475_o <= gen1_n5_ccnot2_n1472 (2);
  n1476_o <= gen1_n5_ccnot2_n1472 (1);
  n1477_o <= gen1_n5_ccnot2_n1472 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1478_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1479_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1480_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1482 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1481_o,
    o => gen1_n5_cnot2_o);
  n1485_o <= gen1_n5_cnot2_n1482 (1);
  n1486_o <= gen1_n5_cnot2_n1482 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1487_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1488_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2010_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2011_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2012_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1489_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1490_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1491_o <= n1489_o & n1490_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1492_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1493_o <= n1491_o & n1492_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1494 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1493_o,
    o => gen1_n6_ccnot1_o);
  n1497_o <= gen1_n6_ccnot1_n1494 (2);
  n1498_o <= gen1_n6_ccnot1_n1494 (1);
  n1499_o <= gen1_n6_ccnot1_n1494 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1500_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1501_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1502_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1504 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1503_o,
    o => gen1_n6_cnot1_o);
  n1507_o <= gen1_n6_cnot1_n1504 (1);
  n1508_o <= gen1_n6_cnot1_n1504 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1509_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1510_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1511_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1512_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1514_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1515_o <= n1513_o & n1514_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1516 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1515_o,
    o => gen1_n6_ccnot2_o);
  n1519_o <= gen1_n6_ccnot2_n1516 (2);
  n1520_o <= gen1_n6_ccnot2_n1516 (1);
  n1521_o <= gen1_n6_ccnot2_n1516 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1522_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1523_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1524_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1526 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1525_o,
    o => gen1_n6_cnot2_o);
  n1529_o <= gen1_n6_cnot2_n1526 (1);
  n1530_o <= gen1_n6_cnot2_n1526 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1531_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1532_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2013_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2014_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2015_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1533_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1534_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1536_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1537_o <= n1535_o & n1536_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1538 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1537_o,
    o => gen1_n7_ccnot1_o);
  n1541_o <= gen1_n7_ccnot1_n1538 (2);
  n1542_o <= gen1_n7_ccnot1_n1538 (1);
  n1543_o <= gen1_n7_ccnot1_n1538 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1544_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1545_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1546_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1548 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1547_o,
    o => gen1_n7_cnot1_o);
  n1551_o <= gen1_n7_cnot1_n1548 (1);
  n1552_o <= gen1_n7_cnot1_n1548 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1553_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1554_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1555_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1556_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1558_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1559_o <= n1557_o & n1558_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1560 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1559_o,
    o => gen1_n7_ccnot2_o);
  n1563_o <= gen1_n7_ccnot2_n1560 (2);
  n1564_o <= gen1_n7_ccnot2_n1560 (1);
  n1565_o <= gen1_n7_ccnot2_n1560 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1566_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1567_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1568_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1570 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1569_o,
    o => gen1_n7_cnot2_o);
  n1573_o <= gen1_n7_cnot2_n1570 (1);
  n1574_o <= gen1_n7_cnot2_n1570 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1575_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1576_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2016_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2017_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2018_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1577_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1578_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1580_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1582 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1581_o,
    o => gen1_n8_ccnot1_o);
  n1585_o <= gen1_n8_ccnot1_n1582 (2);
  n1586_o <= gen1_n8_ccnot1_n1582 (1);
  n1587_o <= gen1_n8_ccnot1_n1582 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1588_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1589_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1590_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1591_o <= n1589_o & n1590_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1592 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1591_o,
    o => gen1_n8_cnot1_o);
  n1595_o <= gen1_n8_cnot1_n1592 (1);
  n1596_o <= gen1_n8_cnot1_n1592 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1597_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1598_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1599_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1600_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1602_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1603_o <= n1601_o & n1602_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1604 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1603_o,
    o => gen1_n8_ccnot2_o);
  n1607_o <= gen1_n8_ccnot2_n1604 (2);
  n1608_o <= gen1_n8_ccnot2_n1604 (1);
  n1609_o <= gen1_n8_ccnot2_n1604 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1610_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1611_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1612_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1613_o <= n1611_o & n1612_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1614 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1613_o,
    o => gen1_n8_cnot2_o);
  n1617_o <= gen1_n8_cnot2_n1614 (1);
  n1618_o <= gen1_n8_cnot2_n1614 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1619_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1620_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2019_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2020_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2021_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1621_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1622_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1624_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1626 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1625_o,
    o => gen1_n9_ccnot1_o);
  n1629_o <= gen1_n9_ccnot1_n1626 (2);
  n1630_o <= gen1_n9_ccnot1_n1626 (1);
  n1631_o <= gen1_n9_ccnot1_n1626 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1632_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1633_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1634_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1635_o <= n1633_o & n1634_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1636 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1635_o,
    o => gen1_n9_cnot1_o);
  n1639_o <= gen1_n9_cnot1_n1636 (1);
  n1640_o <= gen1_n9_cnot1_n1636 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1641_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1642_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1643_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1644_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1646_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1648 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1647_o,
    o => gen1_n9_ccnot2_o);
  n1651_o <= gen1_n9_ccnot2_n1648 (2);
  n1652_o <= gen1_n9_ccnot2_n1648 (1);
  n1653_o <= gen1_n9_ccnot2_n1648 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1654_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1655_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1656_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1657_o <= n1655_o & n1656_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1658 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1657_o,
    o => gen1_n9_cnot2_o);
  n1661_o <= gen1_n9_cnot2_n1658 (1);
  n1662_o <= gen1_n9_cnot2_n1658 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1663_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1664_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2022_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2023_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2024_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1665_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1666_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1668_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1669_o <= n1667_o & n1668_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1670 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1669_o,
    o => gen1_n10_ccnot1_o);
  n1673_o <= gen1_n10_ccnot1_n1670 (2);
  n1674_o <= gen1_n10_ccnot1_n1670 (1);
  n1675_o <= gen1_n10_ccnot1_n1670 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1676_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1677_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1678_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1679_o <= n1677_o & n1678_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1680 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1679_o,
    o => gen1_n10_cnot1_o);
  n1683_o <= gen1_n10_cnot1_n1680 (1);
  n1684_o <= gen1_n10_cnot1_n1680 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1685_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1686_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1687_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1688_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1690_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1692 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1691_o,
    o => gen1_n10_ccnot2_o);
  n1695_o <= gen1_n10_ccnot2_n1692 (2);
  n1696_o <= gen1_n10_ccnot2_n1692 (1);
  n1697_o <= gen1_n10_ccnot2_n1692 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1698_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1699_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1700_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1701_o <= n1699_o & n1700_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1702 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1701_o,
    o => gen1_n10_cnot2_o);
  n1705_o <= gen1_n10_cnot2_n1702 (1);
  n1706_o <= gen1_n10_cnot2_n1702 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1707_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1708_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2025_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2026_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2027_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1709_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1710_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1712_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1714 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1713_o,
    o => gen1_n11_ccnot1_o);
  n1717_o <= gen1_n11_ccnot1_n1714 (2);
  n1718_o <= gen1_n11_ccnot1_n1714 (1);
  n1719_o <= gen1_n11_ccnot1_n1714 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1720_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1721_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1722_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1723_o <= n1721_o & n1722_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1724 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1723_o,
    o => gen1_n11_cnot1_o);
  n1727_o <= gen1_n11_cnot1_n1724 (1);
  n1728_o <= gen1_n11_cnot1_n1724 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1729_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1730_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1731_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1732_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1734_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1736 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1735_o,
    o => gen1_n11_ccnot2_o);
  n1739_o <= gen1_n11_ccnot2_n1736 (2);
  n1740_o <= gen1_n11_ccnot2_n1736 (1);
  n1741_o <= gen1_n11_ccnot2_n1736 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1742_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1743_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1744_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1745_o <= n1743_o & n1744_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1746 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1745_o,
    o => gen1_n11_cnot2_o);
  n1749_o <= gen1_n11_cnot2_n1746 (1);
  n1750_o <= gen1_n11_cnot2_n1746 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1751_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1752_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2028_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2029_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2030_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1753_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1754_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1756_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1758 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1757_o,
    o => gen1_n12_ccnot1_o);
  n1761_o <= gen1_n12_ccnot1_n1758 (2);
  n1762_o <= gen1_n12_ccnot1_n1758 (1);
  n1763_o <= gen1_n12_ccnot1_n1758 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1764_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1765_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1766_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1767_o <= n1765_o & n1766_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1768 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1767_o,
    o => gen1_n12_cnot1_o);
  n1771_o <= gen1_n12_cnot1_n1768 (1);
  n1772_o <= gen1_n12_cnot1_n1768 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1773_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1774_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1775_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1776_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1778_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1780 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1779_o,
    o => gen1_n12_ccnot2_o);
  n1783_o <= gen1_n12_ccnot2_n1780 (2);
  n1784_o <= gen1_n12_ccnot2_n1780 (1);
  n1785_o <= gen1_n12_ccnot2_n1780 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1786_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1787_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1788_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1789_o <= n1787_o & n1788_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1790 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1789_o,
    o => gen1_n12_cnot2_o);
  n1793_o <= gen1_n12_cnot2_n1790 (1);
  n1794_o <= gen1_n12_cnot2_n1790 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1795_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1796_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2031_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2032_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2033_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1797_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1798_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1799_o <= n1797_o & n1798_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1800_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1802 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1801_o,
    o => gen1_n13_ccnot1_o);
  n1805_o <= gen1_n13_ccnot1_n1802 (2);
  n1806_o <= gen1_n13_ccnot1_n1802 (1);
  n1807_o <= gen1_n13_ccnot1_n1802 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1808_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1809_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1810_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1812 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1811_o,
    o => gen1_n13_cnot1_o);
  n1815_o <= gen1_n13_cnot1_n1812 (1);
  n1816_o <= gen1_n13_cnot1_n1812 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1817_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1818_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1819_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1820_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1822_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1823_o <= n1821_o & n1822_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1824 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1823_o,
    o => gen1_n13_ccnot2_o);
  n1827_o <= gen1_n13_ccnot2_n1824 (2);
  n1828_o <= gen1_n13_ccnot2_n1824 (1);
  n1829_o <= gen1_n13_ccnot2_n1824 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1830_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1831_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1832_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1834 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1833_o,
    o => gen1_n13_cnot2_o);
  n1837_o <= gen1_n13_cnot2_n1834 (1);
  n1838_o <= gen1_n13_cnot2_n1834 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1839_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1840_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2034_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2035_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2036_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1841_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1842_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1844_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1846 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1845_o,
    o => gen1_n14_ccnot1_o);
  n1849_o <= gen1_n14_ccnot1_n1846 (2);
  n1850_o <= gen1_n14_ccnot1_n1846 (1);
  n1851_o <= gen1_n14_ccnot1_n1846 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1852_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1853_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1854_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1856 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1855_o,
    o => gen1_n14_cnot1_o);
  n1859_o <= gen1_n14_cnot1_n1856 (1);
  n1860_o <= gen1_n14_cnot1_n1856 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1861_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1862_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1863_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1864_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1865_o <= n1863_o & n1864_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1866_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1868 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1867_o,
    o => gen1_n14_ccnot2_o);
  n1871_o <= gen1_n14_ccnot2_n1868 (2);
  n1872_o <= gen1_n14_ccnot2_n1868 (1);
  n1873_o <= gen1_n14_ccnot2_n1868 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1874_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1875_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1876_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1878 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1877_o,
    o => gen1_n14_cnot2_o);
  n1881_o <= gen1_n14_cnot2_n1878 (1);
  n1882_o <= gen1_n14_cnot2_n1878 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1883_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1884_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2037_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2038_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2039_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1885_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1886_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1887_o <= n1885_o & n1886_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1888_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1890 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1889_o,
    o => gen1_n15_ccnot1_o);
  n1893_o <= gen1_n15_ccnot1_n1890 (2);
  n1894_o <= gen1_n15_ccnot1_n1890 (1);
  n1895_o <= gen1_n15_ccnot1_n1890 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1896_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1897_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1898_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1900 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1899_o,
    o => gen1_n15_cnot1_o);
  n1903_o <= gen1_n15_cnot1_n1900 (1);
  n1904_o <= gen1_n15_cnot1_n1900 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1905_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1906_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1907_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1908_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1910_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1912 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1911_o,
    o => gen1_n15_ccnot2_o);
  n1915_o <= gen1_n15_ccnot2_n1912 (2);
  n1916_o <= gen1_n15_ccnot2_n1912 (1);
  n1917_o <= gen1_n15_ccnot2_n1912 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1918_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1919_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1920_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1922 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1921_o,
    o => gen1_n15_cnot2_o);
  n1925_o <= gen1_n15_cnot2_n1922 (1);
  n1926_o <= gen1_n15_cnot2_n1922 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1927_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1928_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2040_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2041_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2042_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1929_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1930_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1931_o <= n1929_o & n1930_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1932_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1934 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1933_o,
    o => gen1_n16_ccnot1_o);
  n1937_o <= gen1_n16_ccnot1_n1934 (2);
  n1938_o <= gen1_n16_ccnot1_n1934 (1);
  n1939_o <= gen1_n16_ccnot1_n1934 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1940_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1941_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1942_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1944 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1943_o,
    o => gen1_n16_cnot1_o);
  n1947_o <= gen1_n16_cnot1_n1944 (1);
  n1948_o <= gen1_n16_cnot1_n1944 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1949_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1950_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1951_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1952_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1953_o <= n1951_o & n1952_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1954_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1955_o <= n1953_o & n1954_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1956 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1955_o,
    o => gen1_n16_ccnot2_o);
  n1959_o <= gen1_n16_ccnot2_n1956 (2);
  n1960_o <= gen1_n16_ccnot2_n1956 (1);
  n1961_o <= gen1_n16_ccnot2_n1956 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1962_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1963_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1964_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1966 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1965_o,
    o => gen1_n16_cnot2_o);
  n1969_o <= gen1_n16_cnot2_n1966 (1);
  n1970_o <= gen1_n16_cnot2_n1966 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1971_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1972_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1973_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1974_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1976 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1975_o,
    o => cnoteb_o);
  n1979_o <= cnoteb_n1976 (1);
  n1980_o <= cnoteb_n1976 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1981_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1982_o <= n1981_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1983 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1982_o,
    o => cnotea_o);
  n1986_o <= cnotea_n1983 (1);
  n1987_o <= cnotea_n1983 (0);
  n1988_o <= n1986_o & a_s;
  n1989_o <= n1979_o & b_s;
  n1990_o <= n1987_o & s_s;
  n1991_o <= n1969_o & n1925_o & n1881_o & n1837_o & n1793_o & n1749_o & n1705_o & n1661_o & n1617_o & n1573_o & n1529_o & n1485_o & n1441_o & n1397_o & n1353_o & n1309_o & n1266_o;
  n1992_o <= n1971_o & n1927_o & n1883_o & n1839_o & n1795_o & n1751_o & n1707_o & n1663_o & n1619_o & n1575_o & n1531_o & n1487_o & n1443_o & n1399_o & n1355_o & n1311_o & n1267_o;
  n1993_o <= n1970_o & n1926_o & n1882_o & n1838_o & n1794_o & n1750_o & n1706_o & n1662_o & n1618_o & n1574_o & n1530_o & n1486_o & n1442_o & n1398_o & n1354_o & n1310_o & n1259_o;
  n1994_o <= n1972_o & n1928_o & n1884_o & n1840_o & n1796_o & n1752_o & n1708_o & n1664_o & n1620_o & n1576_o & n1532_o & n1488_o & n1444_o & n1400_o & n1356_o & n1312_o & n1268_o;
  n1995_o <= n1279_o & n1278_o & n1277_o & n1280_o;
  n1996_o <= n1290_o & n1288_o & n1287_o & n1289_o;
  n1997_o <= n1301_o & n1300_o & n1302_o & n1299_o;
  n1998_o <= n1323_o & n1322_o & n1321_o & n1324_o;
  n1999_o <= n1334_o & n1332_o & n1331_o & n1333_o;
  n2000_o <= n1345_o & n1344_o & n1346_o & n1343_o;
  n2001_o <= n1367_o & n1366_o & n1365_o & n1368_o;
  n2002_o <= n1378_o & n1376_o & n1375_o & n1377_o;
  n2003_o <= n1389_o & n1388_o & n1390_o & n1387_o;
  n2004_o <= n1411_o & n1410_o & n1409_o & n1412_o;
  n2005_o <= n1422_o & n1420_o & n1419_o & n1421_o;
  n2006_o <= n1433_o & n1432_o & n1434_o & n1431_o;
  n2007_o <= n1455_o & n1454_o & n1453_o & n1456_o;
  n2008_o <= n1466_o & n1464_o & n1463_o & n1465_o;
  n2009_o <= n1477_o & n1476_o & n1478_o & n1475_o;
  n2010_o <= n1499_o & n1498_o & n1497_o & n1500_o;
  n2011_o <= n1510_o & n1508_o & n1507_o & n1509_o;
  n2012_o <= n1521_o & n1520_o & n1522_o & n1519_o;
  n2013_o <= n1543_o & n1542_o & n1541_o & n1544_o;
  n2014_o <= n1554_o & n1552_o & n1551_o & n1553_o;
  n2015_o <= n1565_o & n1564_o & n1566_o & n1563_o;
  n2016_o <= n1587_o & n1586_o & n1585_o & n1588_o;
  n2017_o <= n1598_o & n1596_o & n1595_o & n1597_o;
  n2018_o <= n1609_o & n1608_o & n1610_o & n1607_o;
  n2019_o <= n1631_o & n1630_o & n1629_o & n1632_o;
  n2020_o <= n1642_o & n1640_o & n1639_o & n1641_o;
  n2021_o <= n1653_o & n1652_o & n1654_o & n1651_o;
  n2022_o <= n1675_o & n1674_o & n1673_o & n1676_o;
  n2023_o <= n1686_o & n1684_o & n1683_o & n1685_o;
  n2024_o <= n1697_o & n1696_o & n1698_o & n1695_o;
  n2025_o <= n1719_o & n1718_o & n1717_o & n1720_o;
  n2026_o <= n1730_o & n1728_o & n1727_o & n1729_o;
  n2027_o <= n1741_o & n1740_o & n1742_o & n1739_o;
  n2028_o <= n1763_o & n1762_o & n1761_o & n1764_o;
  n2029_o <= n1774_o & n1772_o & n1771_o & n1773_o;
  n2030_o <= n1785_o & n1784_o & n1786_o & n1783_o;
  n2031_o <= n1807_o & n1806_o & n1805_o & n1808_o;
  n2032_o <= n1818_o & n1816_o & n1815_o & n1817_o;
  n2033_o <= n1829_o & n1828_o & n1830_o & n1827_o;
  n2034_o <= n1851_o & n1850_o & n1849_o & n1852_o;
  n2035_o <= n1862_o & n1860_o & n1859_o & n1861_o;
  n2036_o <= n1873_o & n1872_o & n1874_o & n1871_o;
  n2037_o <= n1895_o & n1894_o & n1893_o & n1896_o;
  n2038_o <= n1906_o & n1904_o & n1903_o & n1905_o;
  n2039_o <= n1917_o & n1916_o & n1918_o & n1915_o;
  n2040_o <= n1939_o & n1938_o & n1937_o & n1940_o;
  n2041_o <= n1950_o & n1948_o & n1947_o & n1949_o;
  n2042_o <= n1961_o & n1960_o & n1962_o & n1959_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1137_o : std_logic_vector (17 downto 0);
  signal add1_n1138 : std_logic_vector (17 downto 0);
  signal add1_n1139 : std_logic_vector (17 downto 0);
  signal add1_n1140 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1147_o : std_logic;
  signal addsub_n1148 : std_logic;
  signal addsub_n1149 : std_logic_vector (17 downto 0);
  signal addsub_n1150 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1157_o : std_logic;
  signal cnotr1_n1158 : std_logic;
  signal cnotr1_n1159 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1164_o : std_logic;
  signal cnotr2_n1165 : std_logic;
  signal cnotr2_n1166 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1173 : std_logic;
  signal gen0_cnotr3_n1174 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1179_o : std_logic_vector (7 downto 0);
  signal n1180_o : std_logic;
  signal n1181_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1182 : std_logic;
  signal gen0_cnotr4_n1183 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1188_o : std_logic_vector (7 downto 0);
  signal n1189_o : std_logic_vector (8 downto 0);
  signal n1190_o : std_logic_vector (16 downto 0);
  signal n1191_o : std_logic;
  signal gen0_cnotr5_n1192 : std_logic;
  signal gen0_cnotr5_n1193 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1198_o : std_logic_vector (7 downto 0);
  signal n1199_o : std_logic_vector (8 downto 0);
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (15 downto 0);
  signal n1202_o : std_logic_vector (16 downto 0);
  signal add2_n1203 : std_logic_vector (16 downto 0);
  signal add2_n1204 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal cnotr6_n1214 : std_logic;
  signal cnotr6_n1215 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1220_o : std_logic;
  signal n1221_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1222 : std_logic;
  signal cnotr7_n1223 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1228_o : std_logic;
  signal alut1_n1229 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1232 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1235_o : std_logic_vector (27 downto 0);
  signal n1236_o : std_logic_vector (16 downto 0);
  signal n1237_o : std_logic_vector (17 downto 0);
  signal n1238_o : std_logic_vector (17 downto 0);
  signal n1239_o : std_logic_vector (17 downto 0);
  signal n1240_o : std_logic_vector (5 downto 0);
begin
  g <= n1235_o;
  a_out <= add2_n1204;
  c_out <= n1236_o;
  x_out <= add1_n1140;
  y_out <= addsub_n1150;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1138; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1237_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1238_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1159; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1139; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1166; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1239_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1240_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1229; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1215; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1203; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1232; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1183; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1202_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1137_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1138 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1139 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1140 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1137_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1147_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1148 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1149 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1150 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1147_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1157_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1158 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1159 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1157_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1164_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1165 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1166 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1164_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1171_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1172_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1173 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1174 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1171_o,
    i => n1172_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1179_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1180_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1181_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1182 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1183 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1180_o,
    i => n1181_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1188_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1189_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1190_o <= n1188_o & n1189_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1191_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1192 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1193 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1191_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1198_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1199_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1200_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1201_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1202_o <= n1200_o & n1201_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1203 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1204 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1209_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1210_o <= not n1209_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1211_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1212_o <= not n1211_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1213_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1214 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1215 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1213_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1220_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1221_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1222 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1223 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1220_o,
    i => n1221_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1228_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1229 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1232 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1235_o <= n1199_o & addsub_n1149 & cnotr7_n1222;
  n1236_o <= cnotr7_n1223 & n1228_o;
  n1237_o <= gen0_cnotr5_n1193 & gen0_cnotr5_n1192 & n1198_o;
  n1238_o <= gen0_cnotr3_n1174 & gen0_cnotr3_n1173 & n1179_o;
  n1239_o <= gen0_cnotr4_n1182 & n1190_o;
  n1240_o <= addsub_n1148 & n1212_o & cnotr6_n1214 & n1210_o & cnotr2_n1165 & cnotr1_n1158;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1027_o : std_logic_vector (17 downto 0);
  signal add1_n1028 : std_logic_vector (17 downto 0);
  signal add1_n1029 : std_logic_vector (17 downto 0);
  signal add1_n1030 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1037_o : std_logic;
  signal addsub_n1038 : std_logic;
  signal addsub_n1039 : std_logic_vector (17 downto 0);
  signal addsub_n1040 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1047_o : std_logic;
  signal cnotr1_n1048 : std_logic;
  signal cnotr1_n1049 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1054_o : std_logic;
  signal cnotr2_n1055 : std_logic;
  signal cnotr2_n1056 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1061_o : std_logic;
  signal n1062_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1063 : std_logic;
  signal gen0_cnotr3_n1064 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1069_o : std_logic_vector (8 downto 0);
  signal n1070_o : std_logic;
  signal n1071_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1072 : std_logic;
  signal gen0_cnotr4_n1073 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1078_o : std_logic_vector (8 downto 0);
  signal n1079_o : std_logic_vector (7 downto 0);
  signal n1080_o : std_logic_vector (16 downto 0);
  signal n1081_o : std_logic;
  signal gen0_cnotr5_n1082 : std_logic;
  signal gen0_cnotr5_n1083 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1088_o : std_logic_vector (8 downto 0);
  signal n1089_o : std_logic_vector (7 downto 0);
  signal n1090_o : std_logic;
  signal n1091_o : std_logic_vector (15 downto 0);
  signal n1092_o : std_logic_vector (16 downto 0);
  signal add2_n1093 : std_logic_vector (16 downto 0);
  signal add2_n1094 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal cnotr6_n1104 : std_logic;
  signal cnotr6_n1105 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1110_o : std_logic;
  signal n1111_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1112 : std_logic;
  signal cnotr7_n1113 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1118_o : std_logic;
  signal alut1_n1119 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1122 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1125_o : std_logic_vector (26 downto 0);
  signal n1126_o : std_logic_vector (16 downto 0);
  signal n1127_o : std_logic_vector (17 downto 0);
  signal n1128_o : std_logic_vector (17 downto 0);
  signal n1129_o : std_logic_vector (17 downto 0);
  signal n1130_o : std_logic_vector (5 downto 0);
begin
  g <= n1125_o;
  a_out <= add2_n1094;
  c_out <= n1126_o;
  x_out <= add1_n1030;
  y_out <= addsub_n1040;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1028; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1127_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1128_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1049; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1029; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1056; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1129_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1130_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1119; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1105; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1093; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1122; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1073; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1092_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1027_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1028 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1029 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1030 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1027_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1037_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1038 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1039 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1040 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1037_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1047_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1048 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1049 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1047_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1054_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1055 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1056 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1054_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1061_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1062_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1063 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1064 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1061_o,
    i => n1062_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1069_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1070_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1071_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1072 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1073 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1070_o,
    i => n1071_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1078_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1079_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1080_o <= n1078_o & n1079_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1081_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1082 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1083 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1081_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1088_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1089_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1090_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1091_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1092_o <= n1090_o & n1091_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1093 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1094 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1099_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1100_o <= not n1099_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1101_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1102_o <= not n1101_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1103_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1104 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1105 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1103_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1110_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1111_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1112 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1113 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1110_o,
    i => n1111_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1118_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1119 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1122 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1125_o <= n1089_o & addsub_n1039 & cnotr7_n1112;
  n1126_o <= cnotr7_n1113 & n1118_o;
  n1127_o <= gen0_cnotr5_n1083 & gen0_cnotr5_n1082 & n1088_o;
  n1128_o <= gen0_cnotr3_n1064 & gen0_cnotr3_n1063 & n1069_o;
  n1129_o <= gen0_cnotr4_n1072 & n1080_o;
  n1130_o <= addsub_n1038 & n1102_o & cnotr6_n1104 & n1100_o & cnotr2_n1055 & cnotr1_n1048;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n917_o : std_logic_vector (17 downto 0);
  signal add1_n918 : std_logic_vector (17 downto 0);
  signal add1_n919 : std_logic_vector (17 downto 0);
  signal add1_n920 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n927_o : std_logic;
  signal addsub_n928 : std_logic;
  signal addsub_n929 : std_logic_vector (17 downto 0);
  signal addsub_n930 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n937_o : std_logic;
  signal cnotr1_n938 : std_logic;
  signal cnotr1_n939 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n944_o : std_logic;
  signal cnotr2_n945 : std_logic;
  signal cnotr2_n946 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n951_o : std_logic;
  signal n952_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n953 : std_logic;
  signal gen0_cnotr3_n954 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n959_o : std_logic_vector (9 downto 0);
  signal n960_o : std_logic;
  signal n961_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n962 : std_logic;
  signal gen0_cnotr4_n963 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n968_o : std_logic_vector (9 downto 0);
  signal n969_o : std_logic_vector (6 downto 0);
  signal n970_o : std_logic_vector (16 downto 0);
  signal n971_o : std_logic;
  signal gen0_cnotr5_n972 : std_logic;
  signal gen0_cnotr5_n973 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n978_o : std_logic_vector (9 downto 0);
  signal n979_o : std_logic_vector (6 downto 0);
  signal n980_o : std_logic;
  signal n981_o : std_logic_vector (15 downto 0);
  signal n982_o : std_logic_vector (16 downto 0);
  signal add2_n983 : std_logic_vector (16 downto 0);
  signal add2_n984 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal cnotr6_n994 : std_logic;
  signal cnotr6_n995 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1002 : std_logic;
  signal cnotr7_n1003 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1008_o : std_logic;
  signal alut1_n1009 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1012 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1015_o : std_logic_vector (25 downto 0);
  signal n1016_o : std_logic_vector (16 downto 0);
  signal n1017_o : std_logic_vector (17 downto 0);
  signal n1018_o : std_logic_vector (17 downto 0);
  signal n1019_o : std_logic_vector (17 downto 0);
  signal n1020_o : std_logic_vector (5 downto 0);
begin
  g <= n1015_o;
  a_out <= add2_n984;
  c_out <= n1016_o;
  x_out <= add1_n920;
  y_out <= addsub_n930;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n918; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1017_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1018_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n939; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n919; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n946; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1019_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1020_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1009; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n995; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n983; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1012; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n963; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n982_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n917_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n918 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n919 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n920 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n917_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n927_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n928 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n929 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n930 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n927_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n937_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n938 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n939 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n937_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n944_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n945 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n946 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n944_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n951_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n952_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n953 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n954 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n951_o,
    i => n952_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n959_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n960_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n961_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n962 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n963 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n960_o,
    i => n961_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n968_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n969_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n970_o <= n968_o & n969_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n971_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n972 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n973 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n971_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n978_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n979_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n980_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n981_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n982_o <= n980_o & n981_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n983 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n984 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n989_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n990_o <= not n989_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n991_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n992_o <= not n991_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n993_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n994 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n995 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n993_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1000_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1001_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1002 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1003 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1000_o,
    i => n1001_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1008_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1009 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1012 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1015_o <= n979_o & addsub_n929 & cnotr7_n1002;
  n1016_o <= cnotr7_n1003 & n1008_o;
  n1017_o <= gen0_cnotr5_n973 & gen0_cnotr5_n972 & n978_o;
  n1018_o <= gen0_cnotr3_n954 & gen0_cnotr3_n953 & n959_o;
  n1019_o <= gen0_cnotr4_n962 & n970_o;
  n1020_o <= addsub_n928 & n992_o & cnotr6_n994 & n990_o & cnotr2_n945 & cnotr1_n938;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n807_o : std_logic_vector (17 downto 0);
  signal add1_n808 : std_logic_vector (17 downto 0);
  signal add1_n809 : std_logic_vector (17 downto 0);
  signal add1_n810 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n817_o : std_logic;
  signal addsub_n818 : std_logic;
  signal addsub_n819 : std_logic_vector (17 downto 0);
  signal addsub_n820 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n827_o : std_logic;
  signal cnotr1_n828 : std_logic;
  signal cnotr1_n829 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n834_o : std_logic;
  signal cnotr2_n835 : std_logic;
  signal cnotr2_n836 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n841_o : std_logic;
  signal n842_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n843 : std_logic;
  signal gen0_cnotr3_n844 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n849_o : std_logic_vector (10 downto 0);
  signal n850_o : std_logic;
  signal n851_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n852 : std_logic;
  signal gen0_cnotr4_n853 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n858_o : std_logic_vector (10 downto 0);
  signal n859_o : std_logic_vector (5 downto 0);
  signal n860_o : std_logic_vector (16 downto 0);
  signal n861_o : std_logic;
  signal gen0_cnotr5_n862 : std_logic;
  signal gen0_cnotr5_n863 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n868_o : std_logic_vector (10 downto 0);
  signal n869_o : std_logic_vector (5 downto 0);
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (15 downto 0);
  signal n872_o : std_logic_vector (16 downto 0);
  signal add2_n873 : std_logic_vector (16 downto 0);
  signal add2_n874 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal cnotr6_n884 : std_logic;
  signal cnotr6_n885 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (15 downto 0);
  signal cnotr7_n892 : std_logic;
  signal cnotr7_n893 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n898_o : std_logic;
  signal alut1_n899 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n902 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n905_o : std_logic_vector (24 downto 0);
  signal n906_o : std_logic_vector (16 downto 0);
  signal n907_o : std_logic_vector (17 downto 0);
  signal n908_o : std_logic_vector (17 downto 0);
  signal n909_o : std_logic_vector (17 downto 0);
  signal n910_o : std_logic_vector (5 downto 0);
begin
  g <= n905_o;
  a_out <= add2_n874;
  c_out <= n906_o;
  x_out <= add1_n810;
  y_out <= addsub_n820;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n808; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n907_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n908_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n829; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n809; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n836; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n909_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n910_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n899; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n885; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n873; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n902; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n853; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n872_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n807_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n808 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n809 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n810 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n807_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n817_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n818 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n819 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n820 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n817_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n827_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n828 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n829 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n827_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n834_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n835 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n836 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n834_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n841_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n842_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n843 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n844 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n841_o,
    i => n842_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n849_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n850_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n851_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n852 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n853 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n850_o,
    i => n851_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n858_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n859_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n860_o <= n858_o & n859_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n861_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n862 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n863 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n861_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n868_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n869_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n870_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n871_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n872_o <= n870_o & n871_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n873 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n874 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n879_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n880_o <= not n879_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n881_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n882_o <= not n881_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n883_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n884 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n885 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n883_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n890_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n891_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n892 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n893 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n890_o,
    i => n891_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n898_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n899 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n902 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n905_o <= n869_o & addsub_n819 & cnotr7_n892;
  n906_o <= cnotr7_n893 & n898_o;
  n907_o <= gen0_cnotr5_n863 & gen0_cnotr5_n862 & n868_o;
  n908_o <= gen0_cnotr3_n844 & gen0_cnotr3_n843 & n849_o;
  n909_o <= gen0_cnotr4_n852 & n860_o;
  n910_o <= addsub_n818 & n882_o & cnotr6_n884 & n880_o & cnotr2_n835 & cnotr1_n828;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n697_o : std_logic_vector (17 downto 0);
  signal add1_n698 : std_logic_vector (17 downto 0);
  signal add1_n699 : std_logic_vector (17 downto 0);
  signal add1_n700 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n707_o : std_logic;
  signal addsub_n708 : std_logic;
  signal addsub_n709 : std_logic_vector (17 downto 0);
  signal addsub_n710 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n717_o : std_logic;
  signal cnotr1_n718 : std_logic;
  signal cnotr1_n719 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n724_o : std_logic;
  signal cnotr2_n725 : std_logic;
  signal cnotr2_n726 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n733 : std_logic;
  signal gen0_cnotr3_n734 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n739_o : std_logic_vector (11 downto 0);
  signal n740_o : std_logic;
  signal n741_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n742 : std_logic;
  signal gen0_cnotr4_n743 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n748_o : std_logic_vector (11 downto 0);
  signal n749_o : std_logic_vector (4 downto 0);
  signal n750_o : std_logic_vector (16 downto 0);
  signal n751_o : std_logic;
  signal gen0_cnotr5_n752 : std_logic;
  signal gen0_cnotr5_n753 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n758_o : std_logic_vector (11 downto 0);
  signal n759_o : std_logic_vector (4 downto 0);
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (15 downto 0);
  signal n762_o : std_logic_vector (16 downto 0);
  signal add2_n763 : std_logic_vector (16 downto 0);
  signal add2_n764 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal cnotr6_n774 : std_logic;
  signal cnotr6_n775 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n780_o : std_logic;
  signal n781_o : std_logic_vector (15 downto 0);
  signal cnotr7_n782 : std_logic;
  signal cnotr7_n783 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n788_o : std_logic;
  signal alut1_n789 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n792 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n795_o : std_logic_vector (23 downto 0);
  signal n796_o : std_logic_vector (16 downto 0);
  signal n797_o : std_logic_vector (17 downto 0);
  signal n798_o : std_logic_vector (17 downto 0);
  signal n799_o : std_logic_vector (17 downto 0);
  signal n800_o : std_logic_vector (5 downto 0);
begin
  g <= n795_o;
  a_out <= add2_n764;
  c_out <= n796_o;
  x_out <= add1_n700;
  y_out <= addsub_n710;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n698; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n797_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n798_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n719; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n699; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n726; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n799_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n800_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n789; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n775; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n763; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n792; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n743; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n762_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n697_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n698 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n699 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n700 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n697_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n707_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n708 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n709 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n710 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n707_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n717_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n718 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n719 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n717_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n724_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n725 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n726 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n724_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n731_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n732_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n733 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n734 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n731_o,
    i => n732_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n739_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n740_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n741_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n742 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n743 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n740_o,
    i => n741_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n748_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n749_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n750_o <= n748_o & n749_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n751_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n752 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n753 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n751_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n758_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n759_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n760_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n761_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n762_o <= n760_o & n761_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n763 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n764 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n769_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n770_o <= not n769_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n771_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n772_o <= not n771_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n773_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n774 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n775 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n773_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n780_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n781_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n782 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n783 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n780_o,
    i => n781_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n788_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n789 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n792 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n795_o <= n759_o & addsub_n709 & cnotr7_n782;
  n796_o <= cnotr7_n783 & n788_o;
  n797_o <= gen0_cnotr5_n753 & gen0_cnotr5_n752 & n758_o;
  n798_o <= gen0_cnotr3_n734 & gen0_cnotr3_n733 & n739_o;
  n799_o <= gen0_cnotr4_n742 & n750_o;
  n800_o <= addsub_n708 & n772_o & cnotr6_n774 & n770_o & cnotr2_n725 & cnotr1_n718;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n587_o : std_logic_vector (17 downto 0);
  signal add1_n588 : std_logic_vector (17 downto 0);
  signal add1_n589 : std_logic_vector (17 downto 0);
  signal add1_n590 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n597_o : std_logic;
  signal addsub_n598 : std_logic;
  signal addsub_n599 : std_logic_vector (17 downto 0);
  signal addsub_n600 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n607_o : std_logic;
  signal cnotr1_n608 : std_logic;
  signal cnotr1_n609 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n614_o : std_logic;
  signal cnotr2_n615 : std_logic;
  signal cnotr2_n616 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n621_o : std_logic;
  signal n622_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n623 : std_logic;
  signal gen0_cnotr3_n624 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n629_o : std_logic_vector (12 downto 0);
  signal n630_o : std_logic;
  signal n631_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n632 : std_logic;
  signal gen0_cnotr4_n633 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n638_o : std_logic_vector (12 downto 0);
  signal n639_o : std_logic_vector (3 downto 0);
  signal n640_o : std_logic_vector (16 downto 0);
  signal n641_o : std_logic;
  signal gen0_cnotr5_n642 : std_logic;
  signal gen0_cnotr5_n643 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n648_o : std_logic_vector (12 downto 0);
  signal n649_o : std_logic_vector (3 downto 0);
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (15 downto 0);
  signal n652_o : std_logic_vector (16 downto 0);
  signal add2_n653 : std_logic_vector (16 downto 0);
  signal add2_n654 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal cnotr6_n664 : std_logic;
  signal cnotr6_n665 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n670_o : std_logic;
  signal n671_o : std_logic_vector (15 downto 0);
  signal cnotr7_n672 : std_logic;
  signal cnotr7_n673 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n678_o : std_logic;
  signal alut1_n679 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n682 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n685_o : std_logic_vector (22 downto 0);
  signal n686_o : std_logic_vector (16 downto 0);
  signal n687_o : std_logic_vector (17 downto 0);
  signal n688_o : std_logic_vector (17 downto 0);
  signal n689_o : std_logic_vector (17 downto 0);
  signal n690_o : std_logic_vector (5 downto 0);
begin
  g <= n685_o;
  a_out <= add2_n654;
  c_out <= n686_o;
  x_out <= add1_n590;
  y_out <= addsub_n600;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n588; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n687_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n688_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n609; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n589; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n616; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n689_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n690_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n679; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n665; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n653; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n682; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n633; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n652_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n587_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n588 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n589 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n590 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n587_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n597_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n598 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n599 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n600 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n597_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n607_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n608 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n609 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n607_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n614_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n615 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n616 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n614_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n621_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n622_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n623 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n624 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n621_o,
    i => n622_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n629_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n630_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n631_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n632 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n633 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n630_o,
    i => n631_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n638_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n639_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n640_o <= n638_o & n639_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n641_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n642 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n643 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n641_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n648_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n649_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n650_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n651_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n652_o <= n650_o & n651_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n653 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n654 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n659_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n660_o <= not n659_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n661_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n662_o <= not n661_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n663_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n664 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n665 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n663_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n670_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n671_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n672 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n673 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n670_o,
    i => n671_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n678_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n679 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n682 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n685_o <= n649_o & addsub_n599 & cnotr7_n672;
  n686_o <= cnotr7_n673 & n678_o;
  n687_o <= gen0_cnotr5_n643 & gen0_cnotr5_n642 & n648_o;
  n688_o <= gen0_cnotr3_n624 & gen0_cnotr3_n623 & n629_o;
  n689_o <= gen0_cnotr4_n632 & n640_o;
  n690_o <= addsub_n598 & n662_o & cnotr6_n664 & n660_o & cnotr2_n615 & cnotr1_n608;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n477_o : std_logic_vector (17 downto 0);
  signal add1_n478 : std_logic_vector (17 downto 0);
  signal add1_n479 : std_logic_vector (17 downto 0);
  signal add1_n480 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n487_o : std_logic;
  signal addsub_n488 : std_logic;
  signal addsub_n489 : std_logic_vector (17 downto 0);
  signal addsub_n490 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n497_o : std_logic;
  signal cnotr1_n498 : std_logic;
  signal cnotr1_n499 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n504_o : std_logic;
  signal cnotr2_n505 : std_logic;
  signal cnotr2_n506 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n511_o : std_logic;
  signal n512_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n513 : std_logic;
  signal gen0_cnotr3_n514 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n519_o : std_logic_vector (13 downto 0);
  signal n520_o : std_logic;
  signal n521_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n522 : std_logic;
  signal gen0_cnotr4_n523 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n528_o : std_logic_vector (13 downto 0);
  signal n529_o : std_logic_vector (2 downto 0);
  signal n530_o : std_logic_vector (16 downto 0);
  signal n531_o : std_logic;
  signal gen0_cnotr5_n532 : std_logic;
  signal gen0_cnotr5_n533 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n538_o : std_logic_vector (13 downto 0);
  signal n539_o : std_logic_vector (2 downto 0);
  signal n540_o : std_logic;
  signal n541_o : std_logic_vector (15 downto 0);
  signal n542_o : std_logic_vector (16 downto 0);
  signal add2_n543 : std_logic_vector (16 downto 0);
  signal add2_n544 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n549_o : std_logic;
  signal n550_o : std_logic;
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal cnotr6_n554 : std_logic;
  signal cnotr6_n555 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n560_o : std_logic;
  signal n561_o : std_logic_vector (15 downto 0);
  signal cnotr7_n562 : std_logic;
  signal cnotr7_n563 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n568_o : std_logic;
  signal alut1_n569 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n572 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n575_o : std_logic_vector (21 downto 0);
  signal n576_o : std_logic_vector (16 downto 0);
  signal n577_o : std_logic_vector (17 downto 0);
  signal n578_o : std_logic_vector (17 downto 0);
  signal n579_o : std_logic_vector (17 downto 0);
  signal n580_o : std_logic_vector (5 downto 0);
begin
  g <= n575_o;
  a_out <= add2_n544;
  c_out <= n576_o;
  x_out <= add1_n480;
  y_out <= addsub_n490;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n478; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n577_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n578_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n499; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n479; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n506; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n579_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n580_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n569; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n555; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n543; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n572; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n523; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n542_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n477_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n478 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n479 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n480 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n477_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n487_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n488 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n489 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n490 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n487_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n497_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n498 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n499 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n497_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n504_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n505 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n506 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n504_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n511_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n512_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n513 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n514 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n511_o,
    i => n512_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n519_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n520_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n521_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n522 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n523 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n520_o,
    i => n521_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n528_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n529_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n530_o <= n528_o & n529_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n531_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n532 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n533 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n531_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n538_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n539_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n540_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n541_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n542_o <= n540_o & n541_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n543 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n544 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n549_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n550_o <= not n549_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n551_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n552_o <= not n551_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n553_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n554 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n555 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n553_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n560_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n561_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n562 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n563 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n560_o,
    i => n561_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n568_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n569 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n572 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n575_o <= n539_o & addsub_n489 & cnotr7_n562;
  n576_o <= cnotr7_n563 & n568_o;
  n577_o <= gen0_cnotr5_n533 & gen0_cnotr5_n532 & n538_o;
  n578_o <= gen0_cnotr3_n514 & gen0_cnotr3_n513 & n519_o;
  n579_o <= gen0_cnotr4_n522 & n530_o;
  n580_o <= addsub_n488 & n552_o & cnotr6_n554 & n550_o & cnotr2_n505 & cnotr1_n498;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n367_o : std_logic_vector (17 downto 0);
  signal add1_n368 : std_logic_vector (17 downto 0);
  signal add1_n369 : std_logic_vector (17 downto 0);
  signal add1_n370 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n377_o : std_logic;
  signal addsub_n378 : std_logic;
  signal addsub_n379 : std_logic_vector (17 downto 0);
  signal addsub_n380 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n387_o : std_logic;
  signal cnotr1_n388 : std_logic;
  signal cnotr1_n389 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n394_o : std_logic;
  signal cnotr2_n395 : std_logic;
  signal cnotr2_n396 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n401_o : std_logic;
  signal n402_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n403 : std_logic;
  signal gen0_cnotr3_n404 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n409_o : std_logic_vector (14 downto 0);
  signal n410_o : std_logic;
  signal n411_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n412 : std_logic;
  signal gen0_cnotr4_n413 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n418_o : std_logic_vector (14 downto 0);
  signal n419_o : std_logic_vector (1 downto 0);
  signal n420_o : std_logic_vector (16 downto 0);
  signal n421_o : std_logic;
  signal gen0_cnotr5_n422 : std_logic;
  signal gen0_cnotr5_n423 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n428_o : std_logic_vector (14 downto 0);
  signal n429_o : std_logic_vector (1 downto 0);
  signal n430_o : std_logic;
  signal n431_o : std_logic_vector (15 downto 0);
  signal n432_o : std_logic_vector (16 downto 0);
  signal add2_n433 : std_logic_vector (16 downto 0);
  signal add2_n434 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal cnotr6_n444 : std_logic;
  signal cnotr6_n445 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n450_o : std_logic;
  signal n451_o : std_logic_vector (15 downto 0);
  signal cnotr7_n452 : std_logic;
  signal cnotr7_n453 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n458_o : std_logic;
  signal alut1_n459 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n462 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n465_o : std_logic_vector (20 downto 0);
  signal n466_o : std_logic_vector (16 downto 0);
  signal n467_o : std_logic_vector (17 downto 0);
  signal n468_o : std_logic_vector (17 downto 0);
  signal n469_o : std_logic_vector (17 downto 0);
  signal n470_o : std_logic_vector (5 downto 0);
begin
  g <= n465_o;
  a_out <= add2_n434;
  c_out <= n466_o;
  x_out <= add1_n370;
  y_out <= addsub_n380;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n467_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n468_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n389; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n369; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n396; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n469_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n470_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n459; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n445; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n433; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n462; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n413; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n432_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n367_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n368 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n369 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n370 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n367_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n377_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n378 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n379 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n380 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n377_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n387_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n388 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n389 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n387_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n394_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n395 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n396 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n394_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n401_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n402_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n403 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n404 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n401_o,
    i => n402_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n409_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n410_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n411_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n412 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n413 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n410_o,
    i => n411_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n418_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n419_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n420_o <= n418_o & n419_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n421_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n422 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n423 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n421_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n428_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n429_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n430_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n431_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n432_o <= n430_o & n431_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n433 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n434 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n439_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n440_o <= not n439_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n441_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n442_o <= not n441_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n443_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n444 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n445 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n443_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n450_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n451_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n452 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n453 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n450_o,
    i => n451_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n458_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n459 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n462 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n465_o <= n429_o & addsub_n379 & cnotr7_n452;
  n466_o <= cnotr7_n453 & n458_o;
  n467_o <= gen0_cnotr5_n423 & gen0_cnotr5_n422 & n428_o;
  n468_o <= gen0_cnotr3_n404 & gen0_cnotr3_n403 & n409_o;
  n469_o <= gen0_cnotr4_n412 & n420_o;
  n470_o <= addsub_n378 & n442_o & cnotr6_n444 & n440_o & cnotr2_n395 & cnotr1_n388;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n257_o : std_logic_vector (17 downto 0);
  signal add1_n258 : std_logic_vector (17 downto 0);
  signal add1_n259 : std_logic_vector (17 downto 0);
  signal add1_n260 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n267_o : std_logic;
  signal addsub_n268 : std_logic;
  signal addsub_n269 : std_logic_vector (17 downto 0);
  signal addsub_n270 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n277_o : std_logic;
  signal cnotr1_n278 : std_logic;
  signal cnotr1_n279 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n284_o : std_logic;
  signal cnotr2_n285 : std_logic;
  signal cnotr2_n286 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal gen0_cnotr3_n293 : std_logic;
  signal gen0_cnotr3_n294 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n299_o : std_logic_vector (15 downto 0);
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal gen0_cnotr4_n302 : std_logic;
  signal gen0_cnotr4_n303 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n308_o : std_logic_vector (15 downto 0);
  signal n309_o : std_logic;
  signal n310_o : std_logic_vector (16 downto 0);
  signal n311_o : std_logic;
  signal gen0_cnotr5_n312 : std_logic;
  signal gen0_cnotr5_n313 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n318_o : std_logic_vector (15 downto 0);
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic_vector (15 downto 0);
  signal n322_o : std_logic_vector (16 downto 0);
  signal add2_n323 : std_logic_vector (16 downto 0);
  signal add2_n324 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal cnotr6_n334 : std_logic;
  signal cnotr6_n335 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n340_o : std_logic;
  signal n341_o : std_logic_vector (15 downto 0);
  signal cnotr7_n342 : std_logic;
  signal cnotr7_n343 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n348_o : std_logic;
  signal alut1_n349 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n352 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n355_o : std_logic_vector (19 downto 0);
  signal n356_o : std_logic_vector (16 downto 0);
  signal n357_o : std_logic_vector (17 downto 0);
  signal n358_o : std_logic_vector (17 downto 0);
  signal n359_o : std_logic_vector (17 downto 0);
  signal n360_o : std_logic_vector (5 downto 0);
begin
  g <= n355_o;
  a_out <= add2_n324;
  c_out <= n356_o;
  x_out <= add1_n260;
  y_out <= addsub_n270;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n357_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n358_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n279; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n259; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n286; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n359_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n360_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n349; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n335; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n323; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n352; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n303; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n322_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n257_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n258 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n259 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n260 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n257_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n267_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n268 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n269 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n270 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n267_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n277_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n278 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n279 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n277_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n284_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n285 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n286 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n284_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n291_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n292_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n293 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n294 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n291_o,
    i => n292_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n299_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n300_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n301_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n302 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n303 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n300_o,
    i => n301_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n308_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n309_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n310_o <= n308_o & n309_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n311_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n312 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n313 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n311_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n318_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n319_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n320_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n321_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n322_o <= n320_o & n321_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n323 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n324 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n329_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n330_o <= not n329_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n331_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n332_o <= not n331_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n333_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n334 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n335 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n333_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n340_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n341_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n342 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n343 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n340_o,
    i => n341_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n348_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n349 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n352 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n355_o <= n319_o & addsub_n269 & cnotr7_n342;
  n356_o <= cnotr7_n343 & n348_o;
  n357_o <= gen0_cnotr5_n313 & gen0_cnotr5_n312 & n318_o;
  n358_o <= gen0_cnotr3_n294 & gen0_cnotr3_n293 & n299_o;
  n359_o <= gen0_cnotr4_n302 & n310_o;
  n360_o <= addsub_n268 & n332_o & cnotr6_n334 & n330_o & cnotr2_n285 & cnotr1_n278;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_10;

architecture rtl of inith_lookup_17_10 is
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic_vector (16 downto 0);
begin
  o <= n251_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n227_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n228_o <= not n227_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n229_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n230_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n231_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n232_o <= not n231_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n233_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n234_o <= not n233_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n235_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n236_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n237_o <= not n236_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n238_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n239_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n240_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n241_o <= not n240_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n242_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n243_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n244_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n245_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n246_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n247_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n248_o <= not n247_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n249_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n250_o <= not n249_o;
  n251_o <= n228_o & n229_o & n230_o & n232_o & n234_o & n235_o & n237_o & n238_o & n239_o & n241_o & n242_o & n243_o & n244_o & n245_o & n246_o & n248_o & n250_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (264 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (264 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (186 downto 0);
  signal as : std_logic_vector (186 downto 0);
  signal xs : std_logic_vector (197 downto 0);
  signal ys : std_logic_vector (197 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal inity_n11 : std_logic_vector (16 downto 0);
  signal inity_o : std_logic_vector (16 downto 0);
  signal n14_o : std_logic;
  signal n15_o : std_logic_vector (16 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal n20_o : std_logic_vector (19 downto 0);
  signal n21_o : std_logic_vector (16 downto 0);
  signal n22_o : std_logic_vector (16 downto 0);
  signal n23_o : std_logic_vector (17 downto 0);
  signal n24_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n25 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n26 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n27 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n28 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n29 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n40_o : std_logic_vector (20 downto 0);
  signal n41_o : std_logic_vector (16 downto 0);
  signal n42_o : std_logic_vector (16 downto 0);
  signal n43_o : std_logic_vector (17 downto 0);
  signal n44_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n45 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n46 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n47 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n48 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n49 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n60_o : std_logic_vector (21 downto 0);
  signal n61_o : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (16 downto 0);
  signal n63_o : std_logic_vector (17 downto 0);
  signal n64_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n65 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n66 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n67 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n68 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n69 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n80_o : std_logic_vector (22 downto 0);
  signal n81_o : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (16 downto 0);
  signal n83_o : std_logic_vector (17 downto 0);
  signal n84_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n85 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n86 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n87 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n88 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n89 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n100_o : std_logic_vector (22 downto 0);
  signal n101_o : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (16 downto 0);
  signal n103_o : std_logic_vector (17 downto 0);
  signal n104_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n105 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n106 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n107 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n108 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n109 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n120_o : std_logic_vector (23 downto 0);
  signal n121_o : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (16 downto 0);
  signal n123_o : std_logic_vector (17 downto 0);
  signal n124_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n125 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n126 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n127 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n128 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n129 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n140_o : std_logic_vector (24 downto 0);
  signal n141_o : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (16 downto 0);
  signal n143_o : std_logic_vector (17 downto 0);
  signal n144_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n145 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n146 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n147 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n148 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n149 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n160_o : std_logic_vector (25 downto 0);
  signal n161_o : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (16 downto 0);
  signal n163_o : std_logic_vector (17 downto 0);
  signal n164_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n165 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n166 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n167 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n168 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n169 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n180_o : std_logic_vector (26 downto 0);
  signal n181_o : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (16 downto 0);
  signal n183_o : std_logic_vector (17 downto 0);
  signal n184_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n185 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n186 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n187 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n188 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n189 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n200_o : std_logic_vector (27 downto 0);
  signal n201_o : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (16 downto 0);
  signal n203_o : std_logic_vector (17 downto 0);
  signal n204_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n205 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n206 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n207 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n208 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n209 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n221_o : std_logic_vector (264 downto 0);
  signal n222_o : std_logic_vector (186 downto 0);
  signal n223_o : std_logic_vector (186 downto 0);
  signal n224_o : std_logic_vector (197 downto 0);
  signal n225_o : std_logic_vector (197 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n221_o;
  wrap_A_OUT <= n16_o;
  wrap_C_OUT <= n17_o;
  wrap_X_OUT <= n18_o;
  wrap_Y_OUT <= n19_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n222_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n223_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n224_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n225_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_10 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:100:79
  n10_o <= wrap_Y (16 downto 0);
  -- vhdl_source/cordich.vhdl:101:77
  inity_n11 <= inity_o; -- (signal)
  -- vhdl_source/cordich.vhdl:99:8
  inity : entity work.inith_lookup_17_10 port map (
    i => n10_o,
    o => inity_o);
  -- vhdl_source/cordich.vhdl:103:23
  n14_o <= wrap_Y (17);
  -- vhdl_source/cordich.vhdl:107:17
  n15_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:108:19
  n16_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:109:19
  n17_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:110:19
  n18_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:111:19
  n19_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:116:71
  n20_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:117:71
  n21_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:117:83
  n22_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n23_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n24_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n0_stagex_n25 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n0_stagex_n26 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n0_stagex_n27 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n28 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n29 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n20_o,
    a => n21_o,
    c => n22_o,
    x => n23_o,
    y => n24_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n40_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:117:71
  n41_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:117:83
  n42_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:71
  n43_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n44_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n1_stagex_n45 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n1_stagex_n46 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n1_stagex_n47 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n48 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n49 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n40_o,
    a => n41_o,
    c => n42_o,
    x => n43_o,
    y => n44_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n60_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:117:71
  n61_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:117:83
  n62_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:71
  n63_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n64_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n2_stagex_n65 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n2_stagex_n66 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n2_stagex_n67 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n68 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n69 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n60_o,
    a => n61_o,
    c => n62_o,
    x => n63_o,
    y => n64_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n80_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:117:71
  n81_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:117:83
  n82_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:71
  n83_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n84_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n3_stagex_n85 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n3_stagex_n86 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n3_stagex_n87 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n88 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n89 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n80_o,
    a => n81_o,
    c => n82_o,
    x => n83_o,
    y => n84_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n100_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:117:71
  n101_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:117:83
  n102_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:71
  n103_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:118:83
  n104_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n4_stagex_n105 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n4_stagex_n106 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n4_stagex_n107 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n108 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n109 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n100_o,
    a => n101_o,
    c => n102_o,
    x => n103_o,
    y => n104_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n120_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:117:71
  n121_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:117:83
  n122_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n123_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:118:83
  n124_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n5_stagex_n125 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n5_stagex_n126 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n5_stagex_n127 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n128 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n129 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n120_o,
    a => n121_o,
    c => n122_o,
    x => n123_o,
    y => n124_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n140_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:117:71
  n141_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:117:83
  n142_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:71
  n143_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:118:83
  n144_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n6_stagex_n145 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n6_stagex_n146 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n6_stagex_n147 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n148 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n149 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n140_o,
    a => n141_o,
    c => n142_o,
    x => n143_o,
    y => n144_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n160_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:117:71
  n161_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:117:83
  n162_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:71
  n163_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:118:83
  n164_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n7_stagex_n165 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n7_stagex_n166 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n7_stagex_n167 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n168 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n169 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n160_o,
    a => n161_o,
    c => n162_o,
    x => n163_o,
    y => n164_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n180_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:117:71
  n181_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:117:83
  n182_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:71
  n183_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:118:83
  n184_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n8_stagex_n185 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n8_stagex_n186 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n8_stagex_n187 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n188 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n189 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n180_o,
    a => n181_o,
    c => n182_o,
    x => n183_o,
    y => n184_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n200_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:117:71
  n201_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:117:83
  n202_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:71
  n203_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:118:83
  n204_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n9_stagex_n205 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n9_stagex_n206 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n9_stagex_n207 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n208 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n209 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n200_o,
    a => n201_o,
    c => n202_o,
    x => n203_o,
    y => n204_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  n221_o <= (25 downto 0 => 'Z') & gen1_n9_stagex_n205 & gen1_n8_stagex_n185 & gen1_n7_stagex_n165 & gen1_n6_stagex_n145 & gen1_n5_stagex_n125 & gen1_n4_stagex_n105 & gen1_n3_stagex_n85 & gen1_n2_stagex_n65 & gen1_n1_stagex_n45 & gen1_n0_stagex_n25;
  n222_o <= gen1_n9_stagex_n207 & gen1_n8_stagex_n187 & gen1_n7_stagex_n167 & gen1_n6_stagex_n147 & gen1_n5_stagex_n127 & gen1_n4_stagex_n107 & gen1_n3_stagex_n87 & gen1_n2_stagex_n67 & gen1_n1_stagex_n47 & gen1_n0_stagex_n27 & wrap_C;
  n223_o <= gen1_n9_stagex_n206 & gen1_n8_stagex_n186 & gen1_n7_stagex_n166 & gen1_n6_stagex_n146 & gen1_n5_stagex_n126 & gen1_n4_stagex_n106 & gen1_n3_stagex_n86 & gen1_n2_stagex_n66 & gen1_n1_stagex_n46 & gen1_n0_stagex_n26 & n15_o;
  n224_o <= gen1_n9_stagex_n208 & gen1_n8_stagex_n188 & gen1_n7_stagex_n168 & gen1_n6_stagex_n148 & gen1_n5_stagex_n128 & gen1_n4_stagex_n108 & gen1_n3_stagex_n88 & gen1_n2_stagex_n68 & gen1_n1_stagex_n48 & gen1_n0_stagex_n28 & n9_o & initx_n6;
  n225_o <= gen1_n9_stagex_n209 & gen1_n8_stagex_n189 & gen1_n7_stagex_n169 & gen1_n6_stagex_n149 & gen1_n5_stagex_n129 & gen1_n4_stagex_n109 & gen1_n3_stagex_n89 & gen1_n2_stagex_n69 & gen1_n1_stagex_n49 & gen1_n0_stagex_n29 & n14_o & inity_n11;
end rtl;
