#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed Dec 13 21:52:06 2017
# Process ID: 13956
# Current directory: /home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1
# Command line: vivado -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file: /home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/Wrapper.vds
# Journal file: /home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13970 
WARNING: [Synth 8-2507] parameter declaration becomes local in Debouncer with formal parameter declaration list [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Debouncer.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in Debouncer with formal parameter declaration list [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Debouncer.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in Debouncer with formal parameter declaration list [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Debouncer.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.125 ; gain = 87.277 ; free physical = 3283 ; free virtual = 13448
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Wrapper.v:23]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Debouncer' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Debouncer.v:23]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter PERIOD bound to: 10000000 - type: integer 
	Parameter WAIT_BTN_CHANGE bound to: 0 - type: integer 
	Parameter WAIT_BTN_SETTLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Debouncer.v:23]
INFO: [Synth 8-638] synthesizing module 'Primary_Controller' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:23]
	Parameter STARTUP bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter GAME_OVER bound to: 2 - type: integer 
	Parameter TICK bound to: 3 - type: integer 
	Parameter SCROLL_MAP bound to: 4 - type: integer 
	Parameter INIT_JMP bound to: 5 - type: integer 
	Parameter AIR bound to: 6 - type: integer 
	Parameter RISE bound to: 7 - type: integer 
	Parameter FALL bound to: 8 - type: integer 
	Parameter WAIT_BTN_UP bound to: 9 - type: integer 
	Parameter UPPER_BOUNDARY bound to: 180 - type: integer 
	Parameter LOWER_BOUNDARY bound to: 380 - type: integer 
	Parameter DELTA_Y bound to: 5 - type: integer 
WARNING: [Synth 8-3848] Net Map_Shift in module/entity Primary_Controller does not have driver. [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Primary_Controller' (2#1) [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'Pixel_Generation' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Pixel_Generation.v:23]
	Parameter digitSizeX bound to: 16 - type: integer 
	Parameter digitLeft bound to: 200 - type: integer 
	Parameter digitRight bound to: 215 - type: integer 
	Parameter digitSizeY bound to: 16 - type: integer 
	Parameter digitRGB bound to: 12'b000000000000 
INFO: [Synth 8-638] synthesizing module 'dROM' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/.Xil/Vivado-13956-brandon-P2540UA/realtime/dROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dROM' (3#1) [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/.Xil/Vivado-13956-brandon-P2540UA/realtime/dROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Generation' (4#1) [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Pixel_Generation.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/VGA_Controller.v:23]
	Parameter H_DISP bound to: 640 - type: integer 
	Parameter H_BP bound to: 48 - type: integer 
	Parameter H_FP bound to: 16 - type: integer 
	Parameter H_RE bound to: 96 - type: integer 
	Parameter V_DISP bound to: 480 - type: integer 
	Parameter V_BP bound to: 33 - type: integer 
	Parameter V_FP bound to: 10 - type: integer 
	Parameter V_RE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (5#1) [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/VGA_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (6#1) [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Wrapper.v:23]
WARNING: [Synth 8-3331] design Pixel_Generation has unconnected port refTick
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[9]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[8]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[7]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[6]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[5]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[4]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[3]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[2]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[1]
WARNING: [Synth 8-3331] design Primary_Controller has unconnected port Map_Shift[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.375 ; gain = 114.527 ; free physical = 3302 ; free virtual = 13467
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.375 ; gain = 114.527 ; free physical = 3302 ; free virtual = 13467
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/.Xil/Vivado-13956-brandon-P2540UA/dcp3/dROM_in_context.xdc] for cell 'PixelGeneration/digitROM'
Finished Parsing XDC File [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/.Xil/Vivado-13956-brandon-P2540UA/dcp3/dROM_in_context.xdc] for cell 'PixelGeneration/digitROM'
Parsing XDC File [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.602 ; gain = 0.000 ; free physical = 2939 ; free virtual = 13099
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PixelGeneration/digitROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 3112 ; free virtual = 13272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 3112 ; free virtual = 13272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PixelGeneration/digitROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 3114 ; free virtual = 13274
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Primary_Controller'
INFO: [Synth 8-5546] ROM "Rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "GameOver" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "Duck" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Player_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State_Next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element pixel_x_reg was removed.  [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/VGA_Controller.v:60]
WARNING: [Synth 8-6014] Unused sequential element pixel_y_reg was removed.  [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/VGA_Controller.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'Btn_Out_reg' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Debouncer.v:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STARTUP |                             0000 |                            00000
                    WAIT |                             0001 |                            00001
             WAIT_BTN_UP |                             0010 |                            01001
                    TICK |                             0011 |                            00011
               GAME_OVER |                             0100 |                            00010
                INIT_JMP |                             0101 |                            00101
                     AIR |                             0110 |                            00110
                    RISE |                             0111 |                            00111
                    FALL |                             1000 |                            01000
              SCROLL_MAP |                             1001 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Primary_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'Rising_Next_reg' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'Gnd_Next_reg' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'Duck_reg' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'GameOver_reg' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'Rst_reg' [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/Primary_Controller.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 3105 ; free virtual = 13265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Primary_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Pixel_Generation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element VGAController/pixel_x_reg was removed.  [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/VGA_Controller.v:60]
WARNING: [Synth 8-6014] Unused sequential element VGAController/pixel_y_reg was removed.  [/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.srcs/sources_1/new/VGA_Controller.v:84]
WARNING: [Synth 8-3332] Sequential element (PrimaryController/GameOver_reg) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (VGAController/pixel_counter_reg[1]) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 3095 ; free virtual = 13254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2969 ; free virtual = 13129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2968 ; free virtual = 13128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dROM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |dROM   |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    10|
|4     |LUT1   |     1|
|5     |LUT2   |    21|
|6     |LUT3   |    13|
|7     |LUT4   |    30|
|8     |LUT5   |    21|
|9     |LUT6   |    54|
|10    |MUXF7  |     2|
|11    |FDCE   |    22|
|12    |FDRE   |    42|
|13    |FDSE   |     6|
|14    |LD     |     7|
|15    |IBUF   |     4|
|16    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   264|
|2     |  PixelGeneration   |Pixel_Generation   |    32|
|3     |  PrimaryController |Primary_Controller |    83|
|4     |  Sanitize_Inputs   |Debouncer          |    54|
|5     |  VGAController     |VGA_Controller     |    76|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.602 ; gain = 458.754 ; free physical = 2966 ; free virtual = 13126
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1637.602 ; gain = 114.527 ; free physical = 3018 ; free virtual = 13178
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1637.609 ; gain = 458.754 ; free physical = 3018 ; free virtual = 13178
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1637.609 ; gain = 477.863 ; free physical = 3011 ; free virtual = 13171
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documents/Vivado_Projects/T_Rex_Runner/T_Rex_Runner.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1661.613 ; gain = 0.000 ; free physical = 3011 ; free virtual = 13172
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 21:52:59 2017...
