Analysis & Synthesis report for FinalProject
Mon Aug  7 16:44:39 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |FinalProject
 13. Parameter Settings for User Entity Instance: timeclk:timeclk
 14. Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Div2
 16. Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Mod1
 18. Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Mod0
 20. Port Connectivity Checks: "ovenDisplay:display"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug  7 16:44:39 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; FinalProject                                   ;
; Top-level Entity Name              ; FinalProject                                   ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 2,383                                          ;
;     Total combinational functions  ; 2,383                                          ;
;     Dedicated logic registers      ; 44                                             ;
; Total registers                    ; 44                                             ;
; Total pins                         ; 52                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FinalProject       ; FinalProject       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
;     Processor 5            ;   0.4%      ;
;     Processor 6            ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; timeclk.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/timeclk.v                  ;         ;
; ovenDisplay.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v              ;         ;
; FinalProject.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                    ;         ;
; db/lpm_divide_i3o.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_i3o.tdf      ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf     ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/add_sub_u3c.tdf         ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_abs_o99.tdf         ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_abs_8b9.tdf         ;         ;
; db/lpm_divide_fbo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_fbo.tdf      ;         ;
; db/lpm_divide_otl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_otl.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_uhe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_uhe.tdf       ;         ;
; db/lpm_divide_qll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_qll.tdf      ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/sign_div_unsign_plh.tdf ;         ;
; db/alt_u_div_the.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_the.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 2,383                       ;
;                                             ;                             ;
; Total combinational functions               ; 2383                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 687                         ;
;     -- 3 input functions                    ; 653                         ;
;     -- <=2 input functions                  ; 1043                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1545                        ;
;     -- arithmetic mode                      ; 838                         ;
;                                             ;                             ;
; Total registers                             ; 44                          ;
;     -- Dedicated logic registers            ; 44                          ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 52                          ;
;                                             ;                             ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; ovenDisplay:display|Add5~62 ;
; Maximum fan-out                             ; 101                         ;
; Total fan-out                               ; 6717                        ;
; Average fan-out                             ; 2.65                        ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FinalProject                             ; 2383 (0)            ; 44 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 52   ; 0            ; 0          ; |FinalProject                                                                                                                     ; FinalProject        ; work         ;
;    |ovenDisplay:display|                  ; 2303 (268)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display                                                                                                 ; ovenDisplay         ; work         ;
;       |lpm_divide:Div0|                   ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div0|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 173 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 173 (173)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Div1|                   ; 514 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fbo:auto_generated|  ; 514 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div1|lpm_divide_fbo:auto_generated                                                   ; lpm_divide_fbo      ; work         ;
;             |abs_divider_kbg:divider|     ; 514 (34)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|    ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider     ; alt_u_div_she       ; work         ;
;                |lpm_abs_8b9:my_abs_num|   ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num    ; lpm_abs_8b9         ; work         ;
;       |lpm_divide:Div2|                   ; 528 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fbo:auto_generated|  ; 528 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div2|lpm_divide_fbo:auto_generated                                                   ; lpm_divide_fbo      ; work         ;
;             |abs_divider_kbg:divider|     ; 528 (34)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|    ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider     ; alt_u_div_she       ; work         ;
;                |lpm_abs_8b9:my_abs_num|   ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num    ; lpm_abs_8b9         ; work         ;
;       |lpm_divide:Mod0|                   ; 115 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_qll:auto_generated|  ; 115 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod0|lpm_divide_qll:auto_generated                                                   ; lpm_divide_qll      ; work         ;
;             |sign_div_unsign_plh:divider| ; 115 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_the:divider|    ; 115 (115)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_the:divider ; alt_u_div_the       ; work         ;
;       |lpm_divide:Mod1|                   ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3o:auto_generated|  ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated                                                   ; lpm_divide_i3o      ; work         ;
;             |abs_divider_kbg:divider|     ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|    ; 192 (192)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider     ; alt_u_div_she       ; work         ;
;       |lpm_divide:Mod2|                   ; 513 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3o:auto_generated|  ; 513 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated                                                   ; lpm_divide_i3o      ; work         ;
;             |abs_divider_kbg:divider|     ; 513 (10)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|    ; 459 (459)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider     ; alt_u_div_she       ; work         ;
;                |lpm_abs_8b9:my_abs_num|   ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num    ; lpm_abs_8b9         ; work         ;
;    |timeclk:timeclk|                      ; 80 (80)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|timeclk:timeclk                                                                                                     ; timeclk             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; ovenDisplay:display|hex0[6]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex0[5]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex0[4]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex0[3]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex0[2]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex0[1]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex0[0]                         ; ovenDisplay:display|WideNor2 ; yes                    ;
; ovenDisplay:display|hex1[6]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex1[5]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex1[4]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex1[3]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex1[2]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex1[1]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex1[0]                         ; ovenDisplay:display|WideNor3 ; yes                    ;
; ovenDisplay:display|hex3[6]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex3[5]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex3[4]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex3[3]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex3[2]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex3[1]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex3[0]                         ; ovenDisplay:display|WideNor0 ; yes                    ;
; ovenDisplay:display|hex4[6]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; ovenDisplay:display|hex4[5]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; ovenDisplay:display|hex4[4]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; ovenDisplay:display|hex4[3]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; ovenDisplay:display|hex4[2]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; ovenDisplay:display|hex4[1]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; ovenDisplay:display|hex4[0]                         ; ovenDisplay:display|WideNor1 ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; timeclk:timeclk|current_time[12]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 44    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject|timeclk:timeclk|current_time[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FinalProject ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; MAX_COUNT      ; 25000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timeclk:timeclk ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; max_count      ; 50000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3o ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_i3o ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ovenDisplay:display|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ovenDisplay:display"                                                                                                                                                                          ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_temp     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_temp[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; target_temp      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; target_temp[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 44                          ;
;     ENA               ; 4                           ;
;     SCLR              ; 32                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 2384                        ;
;     arith             ; 838                         ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 627                         ;
;     normal            ; 1546                        ;
;         0 data inputs ; 124                         ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 694                         ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 687                         ;
;                       ;                             ;
; Max LUT depth         ; 237.40                      ;
; Average LUT depth     ; 194.44                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon Aug  7 16:44:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file timeclk.v
    Info (12023): Found entity 1: timeclk File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/timeclk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ovendisplay.v
    Info (12023): Found entity 1: ovenDisplay File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file finalproject.v
    Info (12023): Found entity 1: FinalProject File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file heatcontrol.v
    Info (12023): Found entity 1: HeatControl File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/HeatControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temperature.v
    Info (12023): Found entity 1: Temperature File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oventimer.v
    Info (12023): Found entity 1: OvenTimer File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/OvenTimer.v Line: 1
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FinalProject.v(7): truncated value with size 32 to match size of target (26) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 7
Info (12128): Elaborating entity "timeclk" for hierarchy "timeclk:timeclk" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 15
Warning (10230): Verilog HDL assignment warning at timeclk.v(10): truncated value with size 32 to match size of target (13) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/timeclk.v Line: 10
Info (12128): Elaborating entity "ovenDisplay" for hierarchy "ovenDisplay:display" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 16
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(37): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 37
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(37): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 37
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(49): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 49
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(49): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 49
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(57): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 57
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(57): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 57
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(69): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 69
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(69): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(27): inferring latch(es) for variable "hex0", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(27): inferring latch(es) for variable "hex1", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(27): inferring latch(es) for variable "hex3", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(27): inferring latch(es) for variable "hex4", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 27
Info (10041): Inferred latch for "hex4[6]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex4[5]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex4[4]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex4[3]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex4[2]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex4[1]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex4[0]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[6]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[5]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[4]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[3]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[2]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[1]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex3[0]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[6]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[5]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[4]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[3]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[2]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[1]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex1[0]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[6]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[5]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[4]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[3]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[2]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[1]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (10041): Inferred latch for "hex0[0]" at ovenDisplay.v(35) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ovenDisplay:display|Mod2" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ovenDisplay:display|Div2" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ovenDisplay:display|Div0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ovenDisplay:display|Mod1" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ovenDisplay:display|Div1" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ovenDisplay:display|Mod0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 17
Info (12130): Elaborated megafunction instantiation "ovenDisplay:display|lpm_divide:Mod2" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 22
Info (12133): Instantiated megafunction "ovenDisplay:display|lpm_divide:Mod2" with the following parameter: File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf
    Info (12023): Found entity 1: lpm_divide_i3o File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_i3o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_abs_o99.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "ovenDisplay:display|lpm_divide:Div2" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 23
Info (12133): Instantiated megafunction "ovenDisplay:display|lpm_divide:Div2" with the following parameter: File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_fbo.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "ovenDisplay:display|lpm_divide:Div0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 17
Info (12133): Instantiated megafunction "ovenDisplay:display|lpm_divide:Div0" with the following parameter: File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ovenDisplay:display|lpm_divide:Mod0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 17
Info (12133): Instantiated megafunction "ovenDisplay:display|lpm_divide:Mod0" with the following parameter: File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf
    Info (12023): Found entity 1: lpm_divide_qll File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/lpm_divide_qll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_the.tdf
    Info (12023): Found entity 1: alt_u_div_the File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_the.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 93 buffer(s)
    Info (13016): Ignored 93 CARRY_SUM buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ovenDisplay:display|hex1[0]" merged with LATCH primitive "ovenDisplay:display|hex1[3]" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Info (13026): Duplicate LATCH primitive "ovenDisplay:display|hex4[0]" merged with LATCH primitive "ovenDisplay:display|hex4[3]" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
Warning (13012): Latch ovenDisplay:display|hex0[6] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex0[5] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex0[4] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex0[3] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex0[2] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex0[1] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex0[0] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod2|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|remainder[1]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/abs_divider_kbg.tdf Line: 34
Warning (13012): Latch ovenDisplay:display|hex1[6] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal26~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 70
Warning (13012): Latch ovenDisplay:display|hex1[5] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal26~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 70
Warning (13012): Latch ovenDisplay:display|hex1[4] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal27~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 71
Warning (13012): Latch ovenDisplay:display|hex1[3] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal26~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 70
Warning (13012): Latch ovenDisplay:display|hex1[2] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal27~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 71
Warning (13012): Latch ovenDisplay:display|hex1[1] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal30~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 74
Warning (13012): Latch ovenDisplay:display|hex3[6] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[187]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex3[5] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[187]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex3[4] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[187]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex3[3] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[187]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex3[2] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[189]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex3[1] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[189]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex3[0] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|StageOut[189]~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 199
Warning (13012): Latch ovenDisplay:display|hex4[6] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal10~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (13012): Latch ovenDisplay:display|hex4[5] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal10~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (13012): Latch ovenDisplay:display|hex4[4] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal11~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 51
Warning (13012): Latch ovenDisplay:display|hex4[3] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal10~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (13012): Latch ovenDisplay:display|hex4[2] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal11~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 51
Warning (13012): Latch ovenDisplay:display|hex4[1] has unsafe behavior File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ovenDisplay:display|Equal14~synth File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 54
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex2[5]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex2[4]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex2[3]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex2[2]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex2[1]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex2[0]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[6]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[5]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[4]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[3]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[2]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[1]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (13410): Pin "hex5[0]" is stuck at VCC File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 152
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~10" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 97
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 102
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 107
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 112
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 117
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 122
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 127
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 132
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 137
    Info (17048): Logic cell "ovenDisplay:display|lpm_divide:Mod1|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/db/alt_u_div_she.tdf Line: 147
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "key1" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "sw0" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "sw1" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "sw2" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "sw3" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "sw4" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
    Warning (15610): No output dependent on input pin "sw5" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
Info (21057): Implemented 2435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 2383 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Mon Aug  7 16:44:39 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


