ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.uart_printf,"ax",%progbits
  21              		.align	1
  22              		.global	uart_printf
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	uart_printf:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "i2c.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 2


  30:Core/Src/main.c **** #include <stdarg.h>
  31:Core/Src/main.c **** #include <stdint.h>
  32:Core/Src/main.c **** #include <stdio.h>
  33:Core/Src/main.c **** #include <stm32g4xx_it.h>
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** // #include "mpu9250.h"
  39:Core/Src/main.c **** // #include "mpu.h"
  40:Core/Src/main.c **** #include "inv_mpu.h"
  41:Core/Src/main.c **** #include "oled.h"
  42:Core/Src/main.c **** #include "ws2812.h"
  43:Core/Src/main.c **** #include "mpu.h"
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PTD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PD */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  53:Core/Src/main.c **** /* USER CODE BEGIN PM */
  54:Core/Src/main.c **** static char printf_buff[256];
  55:Core/Src/main.c **** void uart_printf(char *fmt, ...) {
  30              		.loc 1 55 34 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 16, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 1
  34              		.loc 1 55 34 is_stmt 0 view .LVU1
  35 0000 0FB4     		push	{r0, r1, r2, r3}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 0, -16
  39              		.cfi_offset 1, -12
  40              		.cfi_offset 2, -8
  41              		.cfi_offset 3, -4
  42 0002 00B5     		push	{lr}
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 20
  45              		.cfi_offset 14, -20
  46 0004 85B0     		sub	sp, sp, #20
  47              	.LCFI2:
  48              		.cfi_def_cfa_offset 40
  49 0006 06AA     		add	r2, sp, #24
  50 0008 52F8043B 		ldr	r3, [r2], #4
  56:Core/Src/main.c ****   va_list args;
  51              		.loc 1 56 3 is_stmt 1 view .LVU2
  57:Core/Src/main.c ****   int ret;
  52              		.loc 1 57 3 view .LVU3
  58:Core/Src/main.c ****   va_start(args, fmt);
  53              		.loc 1 58 3 view .LVU4
  54 000c 0392     		str	r2, [sp, #12]
  59:Core/Src/main.c ****   ret = vsprintf(printf_buff, fmt, args);
  55              		.loc 1 59 3 view .LVU5
  56              		.loc 1 59 9 is_stmt 0 view .LVU6
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 3


  57 000e 0092     		str	r2, [sp]
  58 0010 4FF48072 		mov	r2, #256
  59 0014 0021     		movs	r1, #0
  60 0016 0948     		ldr	r0, .L5
  61 0018 FFF7FEFF 		bl	__vsprintf_chk
  62              	.LVL1:
  60:Core/Src/main.c ****   va_end(args);
  63              		.loc 1 60 3 is_stmt 1 view .LVU7
  61:Core/Src/main.c ****   if (ret > 0) {
  64              		.loc 1 61 3 view .LVU8
  65              		.loc 1 61 6 is_stmt 0 view .LVU9
  66 001c 0028     		cmp	r0, #0
  67              		.loc 1 61 6 view .LVU10
  68 001e 04DC     		bgt	.L4
  69              	.LVL2:
  70              	.L1:
  62:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)printf_buff, ret, HAL_MAX_DELAY);
  63:Core/Src/main.c ****   }
  64:Core/Src/main.c **** }
  71              		.loc 1 64 1 view .LVU11
  72 0020 05B0     		add	sp, sp, #20
  73              	.LCFI3:
  74              		.cfi_remember_state
  75              		.cfi_def_cfa_offset 20
  76              		@ sp needed
  77 0022 5DF804EB 		ldr	lr, [sp], #4
  78              	.LCFI4:
  79              		.cfi_restore 14
  80              		.cfi_def_cfa_offset 16
  81 0026 04B0     		add	sp, sp, #16
  82              	.LCFI5:
  83              		.cfi_restore 3
  84              		.cfi_restore 2
  85              		.cfi_restore 1
  86              		.cfi_restore 0
  87              		.cfi_def_cfa_offset 0
  88 0028 7047     		bx	lr
  89              	.LVL3:
  90              	.L4:
  91              	.LCFI6:
  92              		.cfi_restore_state
  62:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)printf_buff, ret, HAL_MAX_DELAY);
  93              		.loc 1 62 5 is_stmt 1 view .LVU12
  94 002a 4FF0FF33 		mov	r3, #-1
  95 002e 82B2     		uxth	r2, r0
  96 0030 0249     		ldr	r1, .L5
  97 0032 0348     		ldr	r0, .L5+4
  98              	.LVL4:
  62:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)printf_buff, ret, HAL_MAX_DELAY);
  99              		.loc 1 62 5 is_stmt 0 view .LVU13
 100 0034 FFF7FEFF 		bl	HAL_UART_Transmit
 101              	.LVL5:
 102              		.loc 1 64 1 view .LVU14
 103 0038 F2E7     		b	.L1
 104              	.L6:
 105 003a 00BF     		.align	2
 106              	.L5:
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 4


 107 003c 00000000 		.word	printf_buff
 108 0040 00000000 		.word	huart1
 109              		.cfi_endproc
 110              	.LFE137:
 112              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 113              		.align	1
 114              		.global	HAL_GPIO_EXTI_Callback
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	HAL_GPIO_EXTI_Callback:
 120              	.LVL6:
 121              	.LFB140:
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** extern void CmdProcessing(UART_HandleTypeDef *huart);
  67:Core/Src/main.c **** extern char chcmd[64];
  68:Core/Src/main.c **** extern uint8_t MPU_readbuf[128];
  69:Core/Src/main.c **** extern SSD1306_t SSD1306;
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** float angle = 0.0;
  72:Core/Src/main.c **** u8g2_t u8g2;
  73:Core/Src/main.c **** /* USER CODE END PM */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE BEGIN PV */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END PV */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  82:Core/Src/main.c **** void SystemClock_Config(void);
  83:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  84:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  85:Core/Src/main.c **** // printf("mpu9250 Start !\r\n");
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END PFP */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  90:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /**
  95:Core/Src/main.c ****   * @brief  The application entry point.
  96:Core/Src/main.c ****   * @retval int
  97:Core/Src/main.c ****   */
  98:Core/Src/main.c **** int main(void)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 107:Core/Src/main.c ****   HAL_Init();
 108:Core/Src/main.c **** 
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 5


 109:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Configure the system clock */
 114:Core/Src/main.c ****   SystemClock_Config();
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE END SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Initialize all configured peripherals */
 121:Core/Src/main.c ****   MX_GPIO_Init();
 122:Core/Src/main.c ****   MX_DMA_Init();
 123:Core/Src/main.c ****   MX_USART1_UART_Init();
 124:Core/Src/main.c ****   MX_TIM1_Init();
 125:Core/Src/main.c ****   MX_I2C1_Init();
 126:Core/Src/main.c ****   MX_I2C2_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c ****   HAL_UART_RegisterCallback(&huart1, HAL_UART_RX_COMPLETE_CB_ID, CmdProcessing);
 129:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, (uint8_t *)chcmd, 1);
 130:Core/Src/main.c ****   HAL_GPIO_WritePin(AD0_GPIO_Port, AD0_Pin, GPIO_PIN_SET);
 131:Core/Src/main.c ****   HAL_GPIO_WritePin(AD1_GPIO_Port, AD1_Pin, GPIO_PIN_RESET);
 132:Core/Src/main.c ****   float pitch, roll, yaw;
 133:Core/Src/main.c ****   int ret;
 134:Core/Src/main.c ****   while (ret = mpu_dmp_init()) {
 135:Core/Src/main.c ****     HAL_Delay(1000);
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE END 2 */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Init scheduler */
 142:Core/Src/main.c ****   osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 143:Core/Src/main.c ****   MX_FREERTOS_Init();
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Start scheduler */
 146:Core/Src/main.c ****   osKernelStart();
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 149:Core/Src/main.c ****   /* Infinite loop */
 150:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 151:Core/Src/main.c ****   while (1) {
 152:Core/Src/main.c ****     /* USER CODE END WHILE */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****     // float angle = Angle_Get();
 157:Core/Src/main.c ****     // ssd1306_printf(Font_11x18, "ang:%3.1f", angle);
 158:Core/Src/main.c ****     // ssd1306_SetCursor(0, 0);
 159:Core/Src/main.c ****     // HAL_Delay(30);
 160:Core/Src/main.c ****     // WS_WriteAll_RGB(0xff, 0xff, 0xff);
 161:Core/Src/main.c ****     // breathing();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c ****   /* USER CODE END 3 */
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** 
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 6


 166:Core/Src/main.c **** /**
 167:Core/Src/main.c ****   * @brief System Clock Configuration
 168:Core/Src/main.c ****   * @retval None
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c **** void SystemClock_Config(void)
 171:Core/Src/main.c **** {
 172:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 173:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 180:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 8;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 199:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 212:Core/Src/main.c **** uint8_t state = 0;
 213:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN){
 122              		.loc 1 213 47 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 214:Core/Src/main.c ****   if(GPIO_PIN == user_button_Pin){
 126              		.loc 1 214 3 view .LVU16
 127              		.loc 1 214 5 is_stmt 0 view .LVU17
 128 0000 0228     		cmp	r0, #2
 129 0002 00D0     		beq	.L13
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 7


 130 0004 7047     		bx	lr
 131              	.L13:
 213:Core/Src/main.c ****   if(GPIO_PIN == user_button_Pin){
 132              		.loc 1 213 47 view .LVU18
 133 0006 08B5     		push	{r3, lr}
 134              	.LCFI7:
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 3, -8
 137              		.cfi_offset 14, -4
 215:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 138              		.loc 1 215 5 is_stmt 1 view .LVU19
 139 0008 2021     		movs	r1, #32
 140 000a 4FF09040 		mov	r0, #1207959552
 141              	.LVL7:
 142              		.loc 1 215 5 is_stmt 0 view .LVU20
 143 000e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 144              	.LVL8:
 216:Core/Src/main.c ****     state = (state + 1) % 3;
 145              		.loc 1 216 5 is_stmt 1 view .LVU21
 146              		.loc 1 216 20 is_stmt 0 view .LVU22
 147 0012 0549     		ldr	r1, .L14
 148 0014 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 149 0016 0132     		adds	r2, r2, #1
 150              		.loc 1 216 25 view .LVU23
 151 0018 044B     		ldr	r3, .L14+4
 152 001a 83FB0203 		smull	r0, r3, r3, r2
 153 001e 03EB4303 		add	r3, r3, r3, lsl #1
 154 0022 D31A     		subs	r3, r2, r3
 155              		.loc 1 216 11 view .LVU24
 156 0024 0B70     		strb	r3, [r1]
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c **** }
 157              		.loc 1 218 1 view .LVU25
 158 0026 08BD     		pop	{r3, pc}
 159              	.L15:
 160              		.align	2
 161              	.L14:
 162 0028 00000000 		.word	state
 163 002c 56555555 		.word	1431655766
 164              		.cfi_endproc
 165              	.LFE140:
 167              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 168              		.align	1
 169              		.global	HAL_TIM_PeriodElapsedCallback
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	HAL_TIM_PeriodElapsedCallback:
 175              	.LVL9:
 176              	.LFB141:
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /* USER CODE END 4 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /**
 223:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 224:Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 225:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 8


 226:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 227:Core/Src/main.c ****   * @param  htim : TIM handle
 228:Core/Src/main.c ****   * @retval None
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 231:Core/Src/main.c **** {
 177              		.loc 1 231 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		.loc 1 231 1 is_stmt 0 view .LVU27
 182 0000 08B5     		push	{r3, lr}
 183              	.LCFI8:
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 3, -8
 186              		.cfi_offset 14, -4
 232:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 235:Core/Src/main.c ****   if (htim->Instance == TIM2) {
 187              		.loc 1 235 3 is_stmt 1 view .LVU28
 188              		.loc 1 235 11 is_stmt 0 view .LVU29
 189 0002 0368     		ldr	r3, [r0]
 190              		.loc 1 235 6 view .LVU30
 191 0004 B3F1804F 		cmp	r3, #1073741824
 192 0008 00D0     		beq	.L19
 193              	.LVL10:
 194              	.L16:
 236:Core/Src/main.c ****     HAL_IncTick();
 237:Core/Src/main.c ****   }
 238:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 241:Core/Src/main.c **** }
 195              		.loc 1 241 1 view .LVU31
 196 000a 08BD     		pop	{r3, pc}
 197              	.LVL11:
 198              	.L19:
 236:Core/Src/main.c ****     HAL_IncTick();
 199              		.loc 1 236 5 is_stmt 1 view .LVU32
 200 000c FFF7FEFF 		bl	HAL_IncTick
 201              	.LVL12:
 202              		.loc 1 241 1 is_stmt 0 view .LVU33
 203 0010 FBE7     		b	.L16
 204              		.cfi_endproc
 205              	.LFE141:
 207              		.section	.text.Error_Handler,"ax",%progbits
 208              		.align	1
 209              		.global	Error_Handler
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 214              	Error_Handler:
 215              	.LFB142:
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /**
 244:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 9


 245:Core/Src/main.c ****   * @retval None
 246:Core/Src/main.c ****   */
 247:Core/Src/main.c **** void Error_Handler(void)
 248:Core/Src/main.c **** {
 216              		.loc 1 248 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ Volatile: function does not return.
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 249:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 250:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state
 251:Core/Src/main.c ****    */
 252:Core/Src/main.c ****   __disable_irq();
 222              		.loc 1 252 3 view .LVU35
 223              	.LBB4:
 224              	.LBI4:
 225              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 10


  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 11


  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 12


 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 226              		.loc 2 207 27 view .LVU36
 227              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 13


 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 228              		.loc 2 209 3 view .LVU37
 229              		.syntax unified
 230              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 231 0000 72B6     		cpsid i
 232              	@ 0 "" 2
 233              		.thumb
 234              		.syntax unified
 235              	.L21:
 236              	.LBE5:
 237              	.LBE4:
 253:Core/Src/main.c ****   while (1) {
 238              		.loc 1 253 3 discriminator 1 view .LVU38
 254:Core/Src/main.c ****   }
 239              		.loc 1 254 3 discriminator 1 view .LVU39
 253:Core/Src/main.c ****   while (1) {
 240              		.loc 1 253 9 discriminator 1 view .LVU40
 241 0002 FEE7     		b	.L21
 242              		.cfi_endproc
 243              	.LFE142:
 245              		.section	.text.SystemClock_Config,"ax",%progbits
 246              		.align	1
 247              		.global	SystemClock_Config
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	SystemClock_Config:
 253              	.LFB139:
 171:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 254              		.loc 1 171 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 80
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258 0000 00B5     		push	{lr}
 259              	.LCFI9:
 260              		.cfi_def_cfa_offset 4
 261              		.cfi_offset 14, -4
 262 0002 95B0     		sub	sp, sp, #84
 263              	.LCFI10:
 264              		.cfi_def_cfa_offset 88
 172:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 265              		.loc 1 172 3 view .LVU42
 172:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 266              		.loc 1 172 22 is_stmt 0 view .LVU43
 267 0004 3822     		movs	r2, #56
 268 0006 0021     		movs	r1, #0
 269 0008 06A8     		add	r0, sp, #24
 270 000a FFF7FEFF 		bl	memset
 271              	.LVL13:
 173:Core/Src/main.c **** 
 272              		.loc 1 173 3 is_stmt 1 view .LVU44
 173:Core/Src/main.c **** 
 273              		.loc 1 173 22 is_stmt 0 view .LVU45
 274 000e 0023     		movs	r3, #0
 275 0010 0193     		str	r3, [sp, #4]
 276 0012 0293     		str	r3, [sp, #8]
 277 0014 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 14


 278 0016 0493     		str	r3, [sp, #16]
 279 0018 0593     		str	r3, [sp, #20]
 177:Core/Src/main.c **** 
 280              		.loc 1 177 3 is_stmt 1 view .LVU46
 281 001a 4FF40070 		mov	r0, #512
 282 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 283              	.LVL14:
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 284              		.loc 1 182 3 view .LVU47
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 285              		.loc 1 182 36 is_stmt 0 view .LVU48
 286 0022 0123     		movs	r3, #1
 287 0024 0693     		str	r3, [sp, #24]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 288              		.loc 1 183 3 is_stmt 1 view .LVU49
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 289              		.loc 1 183 30 is_stmt 0 view .LVU50
 290 0026 4FF48033 		mov	r3, #65536
 291 002a 0793     		str	r3, [sp, #28]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 292              		.loc 1 184 3 is_stmt 1 view .LVU51
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 293              		.loc 1 184 34 is_stmt 0 view .LVU52
 294 002c 0223     		movs	r3, #2
 295 002e 0D93     		str	r3, [sp, #52]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 296              		.loc 1 185 3 is_stmt 1 view .LVU53
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 297              		.loc 1 185 35 is_stmt 0 view .LVU54
 298 0030 0322     		movs	r2, #3
 299 0032 0E92     		str	r2, [sp, #56]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 8;
 300              		.loc 1 186 3 is_stmt 1 view .LVU55
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 8;
 301              		.loc 1 186 30 is_stmt 0 view .LVU56
 302 0034 0F93     		str	r3, [sp, #60]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 303              		.loc 1 187 3 is_stmt 1 view .LVU57
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 304              		.loc 1 187 30 is_stmt 0 view .LVU58
 305 0036 0822     		movs	r2, #8
 306 0038 1092     		str	r2, [sp, #64]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 307              		.loc 1 188 3 is_stmt 1 view .LVU59
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 308              		.loc 1 188 30 is_stmt 0 view .LVU60
 309 003a 1193     		str	r3, [sp, #68]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 310              		.loc 1 189 3 is_stmt 1 view .LVU61
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 311              		.loc 1 189 30 is_stmt 0 view .LVU62
 312 003c 1293     		str	r3, [sp, #72]
 190:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 313              		.loc 1 190 3 is_stmt 1 view .LVU63
 190:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 314              		.loc 1 190 30 is_stmt 0 view .LVU64
 315 003e 0423     		movs	r3, #4
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 15


 316 0040 1393     		str	r3, [sp, #76]
 191:Core/Src/main.c ****   {
 317              		.loc 1 191 3 is_stmt 1 view .LVU65
 191:Core/Src/main.c ****   {
 318              		.loc 1 191 7 is_stmt 0 view .LVU66
 319 0042 06A8     		add	r0, sp, #24
 320 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 321              	.LVL15:
 191:Core/Src/main.c ****   {
 322              		.loc 1 191 6 view .LVU67
 323 0048 78B9     		cbnz	r0, .L26
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 324              		.loc 1 198 3 is_stmt 1 view .LVU68
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 325              		.loc 1 198 31 is_stmt 0 view .LVU69
 326 004a 0F23     		movs	r3, #15
 327 004c 0193     		str	r3, [sp, #4]
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 328              		.loc 1 200 3 is_stmt 1 view .LVU70
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 329              		.loc 1 200 34 is_stmt 0 view .LVU71
 330 004e 0323     		movs	r3, #3
 331 0050 0293     		str	r3, [sp, #8]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 332              		.loc 1 201 3 is_stmt 1 view .LVU72
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 333              		.loc 1 201 35 is_stmt 0 view .LVU73
 334 0052 8023     		movs	r3, #128
 335 0054 0393     		str	r3, [sp, #12]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 336              		.loc 1 202 3 is_stmt 1 view .LVU74
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 337              		.loc 1 202 36 is_stmt 0 view .LVU75
 338 0056 0021     		movs	r1, #0
 339 0058 0491     		str	r1, [sp, #16]
 203:Core/Src/main.c **** 
 340              		.loc 1 203 3 is_stmt 1 view .LVU76
 203:Core/Src/main.c **** 
 341              		.loc 1 203 36 is_stmt 0 view .LVU77
 342 005a 0591     		str	r1, [sp, #20]
 205:Core/Src/main.c ****   {
 343              		.loc 1 205 3 is_stmt 1 view .LVU78
 205:Core/Src/main.c ****   {
 344              		.loc 1 205 7 is_stmt 0 view .LVU79
 345 005c 01A8     		add	r0, sp, #4
 346 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 347              	.LVL16:
 205:Core/Src/main.c ****   {
 348              		.loc 1 205 6 view .LVU80
 349 0062 20B9     		cbnz	r0, .L27
 209:Core/Src/main.c **** 
 350              		.loc 1 209 1 view .LVU81
 351 0064 15B0     		add	sp, sp, #84
 352              	.LCFI11:
 353              		.cfi_remember_state
 354              		.cfi_def_cfa_offset 4
 355              		@ sp needed
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 16


 356 0066 5DF804FB 		ldr	pc, [sp], #4
 357              	.L26:
 358              	.LCFI12:
 359              		.cfi_restore_state
 193:Core/Src/main.c ****   }
 360              		.loc 1 193 5 is_stmt 1 view .LVU82
 361 006a FFF7FEFF 		bl	Error_Handler
 362              	.LVL17:
 363              	.L27:
 207:Core/Src/main.c ****   }
 364              		.loc 1 207 5 view .LVU83
 365 006e FFF7FEFF 		bl	Error_Handler
 366              	.LVL18:
 367              		.cfi_endproc
 368              	.LFE139:
 370              		.section	.text.main,"ax",%progbits
 371              		.align	1
 372              		.global	main
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	main:
 378              	.LFB138:
  99:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 379              		.loc 1 99 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383 0000 10B5     		push	{r4, lr}
 384              	.LCFI13:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 4, -8
 387              		.cfi_offset 14, -4
 107:Core/Src/main.c **** 
 388              		.loc 1 107 3 view .LVU85
 389 0002 FFF7FEFF 		bl	HAL_Init
 390              	.LVL19:
 114:Core/Src/main.c **** 
 391              		.loc 1 114 3 view .LVU86
 392 0006 FFF7FEFF 		bl	SystemClock_Config
 393              	.LVL20:
 121:Core/Src/main.c ****   MX_DMA_Init();
 394              		.loc 1 121 3 view .LVU87
 395 000a FFF7FEFF 		bl	MX_GPIO_Init
 396              	.LVL21:
 122:Core/Src/main.c ****   MX_USART1_UART_Init();
 397              		.loc 1 122 3 view .LVU88
 398 000e FFF7FEFF 		bl	MX_DMA_Init
 399              	.LVL22:
 123:Core/Src/main.c ****   MX_TIM1_Init();
 400              		.loc 1 123 3 view .LVU89
 401 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 402              	.LVL23:
 124:Core/Src/main.c ****   MX_I2C1_Init();
 403              		.loc 1 124 3 view .LVU90
 404 0016 FFF7FEFF 		bl	MX_TIM1_Init
 405              	.LVL24:
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 17


 125:Core/Src/main.c ****   MX_I2C2_Init();
 406              		.loc 1 125 3 view .LVU91
 407 001a FFF7FEFF 		bl	MX_I2C1_Init
 408              	.LVL25:
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 409              		.loc 1 126 3 view .LVU92
 410 001e FFF7FEFF 		bl	MX_I2C2_Init
 411              	.LVL26:
 128:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, (uint8_t *)chcmd, 1);
 412              		.loc 1 128 3 view .LVU93
 413 0022 164C     		ldr	r4, .L33
 414 0024 164A     		ldr	r2, .L33+4
 415 0026 0321     		movs	r1, #3
 416 0028 2046     		mov	r0, r4
 417 002a FFF7FEFF 		bl	HAL_UART_RegisterCallback
 418              	.LVL27:
 129:Core/Src/main.c ****   HAL_GPIO_WritePin(AD0_GPIO_Port, AD0_Pin, GPIO_PIN_SET);
 419              		.loc 1 129 3 view .LVU94
 420 002e 0122     		movs	r2, #1
 421 0030 1449     		ldr	r1, .L33+8
 422 0032 2046     		mov	r0, r4
 423 0034 FFF7FEFF 		bl	HAL_UART_Receive_IT
 424              	.LVL28:
 130:Core/Src/main.c ****   HAL_GPIO_WritePin(AD1_GPIO_Port, AD1_Pin, GPIO_PIN_RESET);
 425              		.loc 1 130 3 view .LVU95
 426 0038 0122     		movs	r2, #1
 427 003a 4FF40051 		mov	r1, #8192
 428 003e 1248     		ldr	r0, .L33+12
 429 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 430              	.LVL29:
 131:Core/Src/main.c ****   float pitch, roll, yaw;
 431              		.loc 1 131 3 view .LVU96
 432 0044 0022     		movs	r2, #0
 433 0046 0121     		movs	r1, #1
 434 0048 4FF09040 		mov	r0, #1207959552
 435 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 436              	.LVL30:
 132:Core/Src/main.c ****   int ret;
 437              		.loc 1 132 3 view .LVU97
 133:Core/Src/main.c ****   while (ret = mpu_dmp_init()) {
 438              		.loc 1 133 3 view .LVU98
 134:Core/Src/main.c ****     HAL_Delay(1000);
 439              		.loc 1 134 3 view .LVU99
 134:Core/Src/main.c ****     HAL_Delay(1000);
 440              		.loc 1 134 9 is_stmt 0 view .LVU100
 441 0050 08E0     		b	.L29
 442              	.LVL31:
 443              	.L30:
 135:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 444              		.loc 1 135 5 is_stmt 1 view .LVU101
 445 0052 4FF47A70 		mov	r0, #1000
 446              	.LVL32:
 135:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 447              		.loc 1 135 5 is_stmt 0 view .LVU102
 448 0056 FFF7FEFF 		bl	HAL_Delay
 449              	.LVL33:
 136:Core/Src/main.c ****   }
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 18


 450              		.loc 1 136 5 is_stmt 1 view .LVU103
 451 005a 2021     		movs	r1, #32
 452 005c 4FF09040 		mov	r0, #1207959552
 453 0060 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 454              	.LVL34:
 455              	.L29:
 134:Core/Src/main.c ****     HAL_Delay(1000);
 456              		.loc 1 134 10 view .LVU104
 134:Core/Src/main.c ****     HAL_Delay(1000);
 457              		.loc 1 134 16 is_stmt 0 view .LVU105
 458 0064 FFF7FEFF 		bl	mpu_dmp_init
 459              	.LVL35:
 134:Core/Src/main.c ****     HAL_Delay(1000);
 460              		.loc 1 134 10 view .LVU106
 461 0068 0028     		cmp	r0, #0
 462 006a F2D1     		bne	.L30
 142:Core/Src/main.c ****   MX_FREERTOS_Init();
 463              		.loc 1 142 3 is_stmt 1 view .LVU107
 464 006c FFF7FEFF 		bl	osKernelInitialize
 465              	.LVL36:
 143:Core/Src/main.c **** 
 466              		.loc 1 143 3 view .LVU108
 467 0070 FFF7FEFF 		bl	MX_FREERTOS_Init
 468              	.LVL37:
 146:Core/Src/main.c **** 
 469              		.loc 1 146 3 view .LVU109
 470 0074 FFF7FEFF 		bl	osKernelStart
 471              	.LVL38:
 472              	.L31:
 151:Core/Src/main.c ****     /* USER CODE END WHILE */
 473              		.loc 1 151 3 discriminator 1 view .LVU110
 162:Core/Src/main.c ****   /* USER CODE END 3 */
 474              		.loc 1 162 3 discriminator 1 view .LVU111
 151:Core/Src/main.c ****     /* USER CODE END WHILE */
 475              		.loc 1 151 9 discriminator 1 view .LVU112
 476 0078 FEE7     		b	.L31
 477              	.L34:
 478 007a 00BF     		.align	2
 479              	.L33:
 480 007c 00000000 		.word	huart1
 481 0080 00000000 		.word	CmdProcessing
 482 0084 00000000 		.word	chcmd
 483 0088 00080048 		.word	1207961600
 484              		.cfi_endproc
 485              	.LFE138:
 487              		.global	state
 488              		.section	.bss.state,"aw",%nobits
 491              	state:
 492 0000 00       		.space	1
 493              		.global	u8g2
 494              		.section	.bss.u8g2,"aw",%nobits
 495              		.align	2
 498              	u8g2:
 499 0000 00000000 		.space	148
 499      00000000 
 499      00000000 
 499      00000000 
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 19


 499      00000000 
 500              		.global	angle
 501              		.section	.bss.angle,"aw",%nobits
 502              		.align	2
 505              	angle:
 506 0000 00000000 		.space	4
 507              		.section	.bss.printf_buff,"aw",%nobits
 508              		.align	2
 511              	printf_buff:
 512 0000 00000000 		.space	256
 512      00000000 
 512      00000000 
 512      00000000 
 512      00000000 
 513              		.text
 514              	.Letext0:
 515              		.file 3 "/usr/local/include/sys/_types/_int8_t.h"
 516              		.file 4 "/usr/local/include/_types/_uint8_t.h"
 517              		.file 5 "/usr/local/include/_types/_uint16_t.h"
 518              		.file 6 "/usr/local/include/_types/_uint32_t.h"
 519              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 520              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 521              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 522              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 523              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 524              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 525              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 526              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 527              		.file 15 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/lib/gcc/arm-none-eabi/12.2
 528              		.file 16 "user/drivers/u8g2/u8x8.h"
 529              		.file 17 "user/drivers/u8g2/u8g2.h"
 530              		.file 18 "Core/Inc/usart.h"
 531              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 532              		.file 20 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 533              		.file 21 "user/drivers/DMP/driver/eMPL/inv_mpu.h"
 534              		.file 22 "Core/Inc/i2c.h"
 535              		.file 23 "Core/Inc/tim.h"
 536              		.file 24 "Core/Inc/dma.h"
 537              		.file 25 "Core/Inc/gpio.h"
 538              		.file 26 "<built-in>"
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:21     .text.uart_printf:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:27     .text.uart_printf:00000000 uart_printf
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:107    .text.uart_printf:0000003c $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:511    .bss.printf_buff:00000000 printf_buff
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:113    .text.HAL_GPIO_EXTI_Callback:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:119    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:162    .text.HAL_GPIO_EXTI_Callback:00000028 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:491    .bss.state:00000000 state
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:168    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:174    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:208    .text.Error_Handler:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:214    .text.Error_Handler:00000000 Error_Handler
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:246    .text.SystemClock_Config:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:252    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:371    .text.main:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:377    .text.main:00000000 main
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:480    .text.main:0000007c $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:492    .bss.state:00000000 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:498    .bss.u8g2:00000000 u8g2
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:495    .bss.u8g2:00000000 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:505    .bss.angle:00000000 angle
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:502    .bss.angle:00000000 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//cci61fWS.s:508    .bss.printf_buff:00000000 $d

UNDEFINED SYMBOLS
__vsprintf_chk
HAL_UART_Transmit
huart1
HAL_GPIO_TogglePin
HAL_IncTick
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_TIM1_Init
MX_I2C1_Init
MX_I2C2_Init
HAL_UART_RegisterCallback
HAL_UART_Receive_IT
HAL_GPIO_WritePin
HAL_Delay
mpu_dmp_init
osKernelInitialize
MX_FREERTOS_Init
osKernelStart
CmdProcessing
chcmd
