// Seed: 3689727277
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_2 = id_1;
  assign id_2 = id_1;
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  always_comb @(negedge id_34) id_35 <= 1;
endmodule
module module_1 (
    input wor id_0
    , id_9,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    input wor id_7
);
  module_0 modCall_1 (id_9);
endmodule
