$version Generated by VerilatedVcd $end
$date Thu Mar 10 12:52:43 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire 32 c addr_select [31:0] $end
  $var wire  1 K clk $end
  $var wire 32 k data_in [31:0] $end
  $var wire 32 s data_out [31:0] $end
  $var wire  1 [ r_enable $end
  $var wire  1 S w_enable $end
  $scope module memory $end
   $var wire 32 { SIZE [31:0] $end
   $var wire 32 %! WIDTH [31:0] $end
   $var wire 32 c addr_select [31:0] $end
   $var wire 32 3 addr_select_r [31:0] $end
   $var wire  1 K clk $end
   $var wire 32 k data_in [31:0] $end
   $var wire 32 ; data_in_r [31:0] $end
   $var wire 32 s data_out [31:0] $end
   $var wire 32 C data_out_r [31:0] $end
   $var wire  1 [ r_enable $end
   $var wire  1 + r_enable_r $end
   $var wire  1 S w_enable $end
   $var wire  1 # w_enable_r $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0+
b00000000000000000000000000000000 3
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 C
1K
1S
0[
b00000000000000000000000000000110 c
b00000000000000000000000001111011 k
b00000000000000000000000000000000 s
b00000000000000000000000010000000 {
b00000000000000000000000000100000 %!
#1
0K
#2
1#
b00000000000000000000000000000110 3
b00000000000000000000000001111011 ;
1K
0S
1[
#3
0K
#4
0#
1+
1K
#5
0K
#6
b00000000000000000000000001111011 C
1K
b00000000000000000000000001111011 s
#7
0K
#8
1K
#9
0K
#10
1K
#11
0K
#12
1K
#13
0K
#14
1K
#15
0K
#16
1K
#17
0K
#18
1K
#19
0K
