# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab01.srcs/sources_1/new/ALU.v" \
"../../../../Lab01.srcs/sources_1/new/MUX.v" \
"../../../../Lab01.srcs/sources_1/new/SORT.v" \
"../../../../Lab01.srcs/sources_1/new/register.v" \
"../../../../Lab01.srcs/sim_1/new/sort_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
