set ::env(PROJECT_NAME) jtag_master
set ::env(DESIGN_TOP) JTAG_Ctrl_Master
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/jtag_master/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/jtag_master/rtl/JTAG_Ctrl_Master.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
