Info (10281): Verilog HDL Declaration information at MAX10_ADC.v(2): object "SYS_CLK" differs only in case from object "sys_clk" in the same scope File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 2
Warning (10268): Verilog HDL information at KP_main.v(18): always construct contains both blocking and non-blocking assignments File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v Line: 18
Warning (10268): Verilog HDL information at kpfilter.v(14): always construct contains both blocking and non-blocking assignments File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v Line: 14
Info (10281): Verilog HDL Declaration information at sequencer.v(13): object "Reset" differs only in case from object "RESET" in the same scope File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v Line: 13
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using "x" or "z" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 705
