[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of V32G4XX Development Board production of VANGO TECHNOLOGIES from the text: \n \n \n \n \n \n \n \n \nV32G410x  \nDatasheet  \n \n \n \n \nContents    V32G410x Datasheet  \n Vango Technologies, Inc.   2 / 84 \nContents  \n1 Introduction  ................................ ................................ ...............................  12 \n2 Description  ................................ ................................ ................................ . 13 \n2.1 Device overview  ................................ ................................ ................  13 \n2.2 Overview  ................................ ................................ ..........................  14 \n2.2.1  ARM® Cortex® -M4F with FPU core and DSP instruction set  ........  14 \n2.2.2  Memory protection unit (MPU)  ................................ .................  15 \n2.2.3  Flash memory  ................................ ................................ ....... 16 \n2.2.4  Cyclic redundancy check (CRC) calculation unit  .........................  16 \n2.2.5  Embedded SRAM  ................................ ................................ ... 16 \n2.2.6  Nested vectored interrupt contr oller (NVIC)  ..............................  16 \n2.2.7  External interrupt/event controller (EXTI)  ................................ . 17 \n2.2.8  Clocks and startup  ................................ ................................ . 17 \n2.2.9 Boot modes  ................................ ................................ ...........  18 \n2.2.10  Power supply schemes ................................ ............................  19 \n2.2.11  Power supply supervisor  ................................ .........................  19 \n2.2.12  Voltage regulator  ................................ ................................ ... 19 \n2.2.13  Low-power modes  ................................ ................................ .. 19 \n2.2.14  Direct Memory Access Controller (DMA)  ................................ .... 20 \n2.2.15  Real-time clock (RTC) and backup registers  ..............................  20 \n2.2.16  Timers and watchdogs (TMR/WDG)  ................................ ..........  21 \n2.2.17  Inter-integrated -circuit interface (I2C)  ................................ ..... 23 \n2.2.18  Universal synchronous/asynchronous receiver transmitters (USART)\n 23 \n2.2.19  Serial peripheral interface (SPI)  ................................ ...............  24 \n2.2.20  Inter-integrated sound interface (I2S)  ................................ ...... 25 \n2.2.21  Controller area network (CAN)  ................................ .................  25 \n2.2.22  General -purpose inputs/outputs (GPIO)  ................................ .... 25 \n2.2.23  Remap capability  ................................ ................................ ... 25 \n2.2.24  Analog to digital converter (ADC)  ................................ .............  25 \n2.2.25  Temperature sensor  ................................ ...............................  26 \n2.2.26  Serial wire JTAG debug port (SWJ -DP) ................................ ...... 26 \nContents    V32G410x Datasheet  \n Vango Technologies, Inc.   3 / 84 \n3 Pinouts and  pin descriptions  ................................ ................................ ...... 27 \n4 Memory mapping  ................................ ................................ ........................  44 \n5 Electrical characteristics  ................................ ................................ .............  45 \n5.1 Parameter conditions  ................................ ................................ .........  45 \n5.1.1  Minimum and maximum values  ................................ ...............  45 \n5.1.2  Typical values  ................................ ................................ ....... 45 \n5.1.3  Typical curves  ................................ ................................ ....... 45 \n5.1.4  Loading capacitor  ................................ ................................ ... 45 \n5.1.5  Pin input voltage  ................................ ................................ .... 46 \n5.1.6  Power supply scheme  ................................ .............................  46 \n5.1.7  Current consumption measurement ................................ ..........  47 \n5.2 Absolute maximum ratings  ................................ ................................ . 48 \n5.3 Operating conditions  ................................ ................................ ..........  49 \n5.3.1  General operating condition s ................................ ...................  49 \n5.3.2  Operating conditions at power -up/ power -down  .........................  49 \n5.3.3  Embedded reset and power control block characteristics  .............  49 \n5.3.4  Embedded reference voltage  ................................ ...................  51 \n5.3.5  Supply current characteristics ................................ ..................  52 \n5.3.6  External clock source characteristics  ................................ ........  58 \n5.3.7  Internal clock source characteristics  ................................ .........  62 \n5.3.8  Wakeup time from low -power mode  ................................ .........  63 \n5.3.9  PLL characteristics  ................................ ................................ . 64 \n5.3.10  Memory characteristics  ................................ ...........................  64 \n5.3.11  I/O port characteristics  ................................ ...........................  65 \n5.3.12  NRST pin characteristics  ................................ .........................  66 \n5.3.13  TMR timer characteristics  ................................ ........................  67 \n5.3.14  Communications interfaces  ................................ .....................  67 \n5.3.15  12-bit ADC charact eristics  ................................ .......................  74 \n5.3.16  Temperature sensor characteristics  ................................ ..........  75 \n5.4 ESD electricial character  ................................ ................................ ..... 76 \n6 stroage  ................................ ................................ ................................ ....... 77 \n6.1 Hmidity sensitivity  ................................ ................................ .............  77 \n6.2 Storage conditions  ................................ ................................ .............  77 \nContents    V32G410x Datasheet  \n Vango Technologies, Inc.   4 / 84 \n7 Reflow soldering process  ................................ ................................ ............  78 \n8 Package information ................................ ................................ ...................  79 \n8.1 LQFP100 14 x 14 mm package informa tion ................................ ...........  79 \n8.2 LQFP64 10x10mm package information  ................................ ................  81 \n8.3 QFN48 7 x 7 mm package information ................................ ..................  82 \n8.4 Thermal characteristics  ................................ ................................ ...... 83 \n \n \nList of Tables    V32G410x Datasheet  \n Vango Technologies, Inc.   5 / 84 \nList of Tables  \nTable1.  Document Version History  ................................ ................................ ............  9 \nTable2.  V32G410x series device function and configuration  ................................ ... 13 \nTable3.  The bootlo ader pin configurations  ................................ ..............................  18 \nTable4.  Timer feature comparison  ................................ ................................ ..........  21 \nTable5.  USART/UART feature  comparison  ................................ ...............................  24 \nTable6.  V32G410x series pin definitions  ................................ ................................ . 30 \nTable7.  Voltage characteristics  ................................ ................................ ...............  48 \nTable8.  Current characteristics  ................................ ................................ ...............  48 \nTable9.  Thermal characteristics  ................................ ................................ ..............  48 \nTable10.  General operating conditions  ................................ ................................ ...... 49 \nTable11.  Operating conditions at power -up / power -down  ................................ ....... 49 \nTable12.  Embedded reset and power control block characteristics  ...........................  50 \nTable13.  Embedded internal reference voltage  ................................ .........................  51 \nTable14.  Typical Current Consumption in Operating Modes  ................................ ...... 52 \nTable15.  Typical Current Consumption in Sleep Mode  ................................ ...............  53 \nTable16 . Maximum Current Consumption in Operating Mode  ................................ .... 54 \nTable17.  Maximum Current Consumption in Sleep Mode  ................................ ...........  55 \nTable18.  Typical and Maximum Current Consumption in Shutdown and Standby \nModes  ................................ ................................ ................................ .........  55 \nTable19.  Comparison of typical current consumption in standby mode with \ntemperature at different VDD  ................................ ................................ ..... 56 \nTable20.  Current Consumption of Built -in Peripherals  ................................ ..............  57 \nTable21.  High -speed external user clock characteristics ................................ ...........  58 \nTable22.  Low-speed external user clock characteristics  ................................ ...........  59 \nTable23.  HSE 4 -25 MHz oscillator characteristics(1)(2) ................................ ...............  61 \nTable24.  LSE oscillator characteristics (f LSE = 32.768 kHz)(1) ................................ .... 61 \nTable25.  HSI oscillator characteristics(1) ................................ ................................ .. 62 \nList of Tables    V32G410x Datasheet  \n Vango Technologies, Inc.   6 / 84 \nTable26.  LSI oscillator characteristics(1) ................................ ................................ ... 63 \nTable27.  Low-power mode wakeup timings  ................................ ..............................  64 \nTable28.  PLL charact eristics  ................................ ................................ .....................  64 \nTable29.  Internal Flash memory characteristics  ................................ .......................  64 \nTable30.  Internal Flash memory endurance and data retention  ................................  65 \nTable31.  I/O static characteristics  ................................ ................................ ............  65 \nTable32.  NRST pin charac teristics  ................................ ................................ .............  66 \nTable33.  TMRx(1) characteristics  ................................ ................................ ...............  67 \nTable34.  I2C characteristics  ................................ ................................ .....................  68 \nTable35.  SCL frequency (f PCLK1 = 36 MHz, VDD = 3.3 V)(1)(2) ................................ ...... 69 \nTable36.  SPI characteristics  ................................ ................................ .....................  70 \nTable37.  I2S characteristics  ................................ ................................ .....................  72 \nTable38.  ADC Characteristics  ................................ ................................ ....................  74 \nTable39.  Temperature sensor characteristics  ................................ ...........................  75 \nTable40.  ESD electricial parameter  ................................ ................................ ...........  76 \nTable41.  MSL summary  ................................ ................................ .............................  77 \nTable42.  Bagged storage conditions  ................................ ................................ .........  77 \nTable43.  Reflow profile conditions  ................................ ................................ ............  78 \nTable44.  Package thermal characteristics  ................................ ................................ . 83 \n \n \nList of Figures    V32G410x Datasheet  \n Vango Technologies, Inc.   7 / 84 \nList of Figure  \nFigure1.  V32G410x block diagram  ................................ ................................ ............  14 \nFigure2.  Clock tree  ................................ ................................ ................................ ... 17 \nFigure3.  V32G410CGU7 QFN48 pinout  ................................ ................................ ...... 27 \nFigure4.  V32G410RGT7 LQFP64 pinout  ................................ ................................ .... 28 \nFigure5.  V32G410VUT7/ V3 2G410VGT7 LQFP100 pinout  ................................ .........  29 \nFigure6.  Memory map  ................................ ................................ ...............................  44 \nFigure7.  Pin loading conditions  ................................ ................................ ................  45 \nFigure8.  Pin input voltage  ................................ ................................ ........................  46 \nFigure9.  Power supply scheme  ................................ ................................ .................  46 \nFigure10.  Power on reset/power down reset waveform  ................................ ............  51 \nFigure11.  Typical Current Consumption in Shutdown Mode v s. Temperature at \nDifferent VDD  ................................ ................................ .............................  56 \nFigure12.  High -speed external clock source AC timing diagram  ................................ . 59 \nFigure13.  Low-speed external clock source AC timing diagram  ................................ .. 60 \nFigure14.  Typical application with an 8 MHz crystal  ................................ ...................  61 \nFigure15.  Typical application with a 32.768 KHz crystal ................................ .............  62 \nFigure16.  HSI oscillator frequency accuracy vs. Temperature  ................................ .... 63 \nFigure17.  Recommended NRST pin protection  ................................ ............................  67 \nFigure18.  I2C bus AC waveforms and measurement circuit(1) ................................ .... 68 \nFigure19.  SPI timing diagram - slave mode and CPHA = 0  ................................ .........  70 \nFigure20.  SPI timing diagram - slave mode and CP HA = 1(1) ................................ ...... 71 \nFigure21.  SPI timing diagram - master mode (1)................................ .........................  71 \nFigure22.  I2S slave timing diagram (Philips protocol)(1) ................................ ............  72 \nFigure23.  I2S master timing diagram (Philips protocol)(1) ................................ .........  73 \nFigure24.  VSENSE vs. temperature  ................................ ................................ ................  76 \nFigure25.  A typical lead -free reflow mode  ................................ ................................ .. 78 \nFigure26.  LQFP100 – 14 x 14 mm 100 pin low -profile quad flat package outline  ....... 79 \nList of Figures    V32G410x Datasheet  \n Vango Technologies, Inc.   8 / 84 \nFigure27.  LQFP64 10x10mm 64 pin low -profile quad flat package outline  .................  81 \nFigure28.  QFN48 – 7 x 7 mm 48 pin low -profile quad flat package outline  .................  82 \n \n \nRevision History    V32G410x Datasheet  \n Vango Technologies, Inc.   9 / 84 \nRevision History  \nTable1.  Document Version History  \nDate  Revision  Description  \n2022.08.19  V1.2 Initial Version;  \n2022.10.28  V1.3 Add V32G410VGT7 , and delete \nV32G410CGUB ,V32G410CGTB ,V32G410RGT7  \n2023.01.09  V1.4 Delete V32G410LUT7  \n2023.02.17  V1.5 Add V32G410RGT7  \n2023.04.23  V1.6 Delete GPIO open drain output and input pull -up \nmode  \nI2C Delete Slave Mode  \nI2S Delete Slave and Data Extension Mode  \nRemove LSE Stable signal  \n \n \nFeature    V32G410x Datasheet  \n Vango Technologies, Inc.   10 / 84 \nARM® -based 32 -bit Cortex® -M4F MCU + FPU, with 4096 Kbyte \nInternal Flash Memory, 17 Timers, 2 ADCs, 1 6 Communication \nInterfaces  \nFeature  \n⚫ Core: ARM®32-bit Cortex®-M4F CPU with  FPU \n– 200 MHz maximum frequency, with a Memory Protection Unit (MPU), single \ncycle multiplication and hardware division  \n– Floating Point Unit (FPU) , DSP instructions  \n⚫ Memory  \n– Up to 4096 Kbyt es of Flash instruction/data memory  \n– SPIM interface: Extra interfacing up to 16 Mbytes of external SPI Flash  \n– Up to 1536 Kbytes of SRAM  \n⚫ Clock, Reset, and Power  Management  \n– 2.6 V ~ 3.6 V application supply and I/Os  \n– POR/ PDR, and programmable voltage detector ( PVD) \n– 4 to 25 MHz crystal oscillator  \n– Internal 48 MHz factory -trimmed RC (accuracy 1% at T A=25 °C, 2.5 % at \nTA=-40 to +105 °C)  \n– Internal 40 KHz RC oscillator  \n– 32 KHz oscillator with calibration  \n⚫ Low Power Consumption  \n– Sleep, Stop, and Standby modes  \n– 4 WKUP pins, which can wake up the standby mode  \n⚫ 2 12-bit A/D converters, 0.5 μs converting time  (Up to 16 channels)  \n– Conversion range: 0 V to 3.6 V  \n– Triple sample and hold capability  \n– Temparature sensor  \n⚫ DMA: 14 channel DMA controller  \n– Peripherals supported: timers, A DC, I2S, SPI, I2C, and USART  \n⚫ Debug  Mode \n– Serial Wire Debug (SWD) and JTAG interface  \n⚫ Up to 86 Fast I/O  Interfaces  \n– 86 multifunctional and bidirectional I/Os, up to 79  GPIOs mappable to 16 \nexternal interrupt vectors and almost 5 V -tolerant  \n– All fast I/Os, control registers accessable with fAHB speed  \n⚫ Up to 17 Timers  \n– Up to 8 x 16-bit timers + 2 x 32-bit timers; each with 4 input capture/ \noutput comparison/PWM or pulse counter and quadrature (incremental) \nencoder  input.  \nFeature    V32G410x Datasheet  \n Vango Technologies, Inc.   11 / 84 \n– Up to 2 x 16 -bit motor control PWM  advanced timers with dead -time \ngenerator and emergency stop  \n– 2 x Watchdog timers (independent and window)  \n– SysTick timer: 24 -bit downcounter  \n– 2 x 16 -bit basic timers  \n⚫ Up to 1 6 Communication  Interfaces  \n– Up to 3 x I2C interfaces (SMBus/ PMBus)  \n– Up to 8 x USARTs ( ISO7816 interface, LIN, IrDA capability, and modem \ncontrol)  \n– Up to 4 x SPIs (36 Mbit/s), all with I2S interface multiplexed  \n– CAN interface (2.0A and 2.0B)  \n⚫ CRC Calculation  Unit \n⚫ Packaging  \n– QFN48 7x7 mm (V32G410CGU7)  \n– LQFP64 10x10 mm ( V32G410RGT7 ) \n– LQFP100 14x14 mm (V32G410VUT7)  \n– LQFP100 14x14 mm (V32G410VGT7 ) \n \n \nIntroduction   V32G410x Datasheet  \n Vango Technologies, Inc.   12 / 84 \n \n1 Introduction  \nThis article gives the function information of the V32G410x series products.  \nThe introduction of the V32G410x series must be read together with the V32G410x \nseries product manual and the V32G410x series reference manual. About internal \nflash storage Information about programming, erasing and protection of the device \ncan also be obt ained in the V32G410x series reference manual. For information \nabout the Cortex® -M4 core, please refer to The Cortex -M4 technical reference \nmanual can be downloaded from the ARM website: http://infocenter.arm.com  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   13 / 84 \n \n2 Description  \nThe V32G410x incorporates the high -performance ARM® Cortex® -M4F 32 -bit RISC \ncore operating at 200MHZ. The Cortex® -M4F core features a Floating point unit \n(FPU) single precision which supports all ARM single -precision data processing \ninstructions and data type. It also implements a full set of DSP instructions and a \nmemory protection unit (MPU) which enhances application security.  \nThe V32G410x incorporates high -speed embedded memories (up to 4096 Kbytes of \nFlash memory, up to 1536 Kbytes of SRAM), the extensive external SPI Flash (up to \n16 Mbytes addressing capability), and enhanced I/Os and peripherals connected to \ntwo APB buses.  \nThe V32G410x offers two 12 -bit ADCs, eight general -purpose 16 -bit timers plus two \ngeneral - purpose 32 -bit timers, and up to two PWM timers for motor control, as well \nas standard and advanced communication interfaces, up to three I2Cs, four SPIs (all \nmultiplexed as I2S), eight USART/UART and a CAN.  \nThe V32G410x operates in the -40 to +10 5 °C temperature range, from a 2.6 to 3.6 \nV power supply. A comprehensive set of power -saving mode allows the design of \nlow-power application.  \n2.1 Device overview  \nThe V32G410x offers devices in four different package types: from 48 pins and 1 00 \npins. The descr iption below gives an overview of the complete range of peripherals \nproposed in different devices.  \nTable2.  V32G410x series device function and configuration  \nPart Number  V32G41\n0VGT7  V32G41\n0CGU7  V32G41\n0RGT7  V32G41\n0VUT7  \nCPU frequency (MHz)  200 \nFlash (Kbytes)  1024 1024 1024 4096 \nSRAM (Kbytes)(1) 1536 1536 1536 1536 \nSPIM 0 0 0 0 \nTimers  Advanced -control  2 \n32-bit general -purpose  2 \n16-bit general -purpose  8 \nBasic 2 \nSysTick  1 \nIWDG  1 \nWWDG  1 \nRTC 1 \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   14 / 84 \n \nComm . I2C 3 1 3 3 \nSPI_I2S  4 3 4/4 4 \nUSART+UART  4+4 2+3 4+4 4+4 \nCAN 1 1 1 1 \nAnalog  12-bit ADC \nnumbers/channels  2 \n16 10 16 16 \nGPIOs  80 41 51 80 \nOperating temperatures   -40 to +105 °C  \nPackages  LQFP100  \n14 x 14 \nmm QFN48  \n7 x 7 \nmm LQFP64  \n10x10 \nmm LQFP100  \n14 x 14 \nmm \n In 1536KB mode, the flash memory capacity with zero wait state is disabled;  \nIn 1408KB mode, the flash memory capacity with zero wait state is limited to 128K bytes;  \nIn 1280KB mode, the flash memory capacity with zero wait state is limited to 256K bytes;  \nIn 1152KB mode, the fl ash memory capacity with zero wait state is limited to 384K bytes;  \nIn 1024KB mode, the flash memory capacity with zero wait state is limited to 512K bytes;  \nIn 896KB mode, the flash memory capacity with zero wait state is limited to 640K bytes.  \n2.2 Overview  \nThe ARM Cortex® -M4F with FPU processor is the latest generation of ARM \nprocessors for embedded systems. It was developed to provide a low -cost platform \nthat meets the needs of MCU implementation, with a reduced pin count and low -\npower consumption, while deliv ering outstanding computational performance and an \nadvanced response to interrupts.  \n2.2.1  ARM® Cortex® -M4F with FPU core and DSP instruction set  \nThe ARM Cortex® -M4F with FPU 32 -bit RISC processor features exceptional code \nefficiency, delivering the high -performa nce expected from an ARM core in the \nmemory size usually associated with 8 - and 16 -bit devices. The processor supports a \nset of DSP instructions which allow efficient signal processing and complex algorithm \nexecution. Its single precision FPU (floating poi nt unit) speeds up software \ndevelopment by using meta language development tools, while avoiding saturation.  \nWith its embedded ARM core, the V32G410x is compatible with all ARM tools and \nsoftware.  \nFigure 1 shows the general block diagram of the V32G410x.  \n Cortex® -M4F with FPU is binary compatible with Cortex® -M3. \nFigure1.  V32G410x block diagram  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   15 / 84 \n \n@VDD A@VDD\n@VDD@VDDAHB Bus Matrix (Freq . Max. 200MHz )ARM\nCortex -M4\n(Freq . Max. 200MHz )\nNVICSWJTAG\nDMA 1\n7 Channel\nDMA 2\n7 Channel\nAPB1\nBridge\nAPB1 Bus (Freq . Max. 100MHz )GPTM 2\nGPTM 3\nGPTM 4\nGPTM 5\nGPTM 12\nGPTM 13\nGPTM 14\nSPI2/I2S2\nSPI3/I2S3\nSPI4/I2S4\nUSART 2\nUSART 3\nUART 4\nUART 5\nI2C1\nI2C2\nCAN 1PWR\nIWDG\nLSI 40KHz\nRTC\nBKP\nLSE 32KHz\nBSCTM 6\nBSCTM 7\nWWDGAPB2\nBridge\nAPB2 Bus (Freq . Max. 100MHz )AFIO\nEXTI\nTM1\nTM8\nSPI1/I2S1\nUSART 1\nUSART 6\nGPTM 9\nGPTM 10\nGPTM 11\nUART 7\nUART 8\nADCIF 1\nADCIF 2ADC 1Temper\nature  \nSensor\nADC 2GPIO C\nGPIO D\nGPIO EGPIOA\nGPIO BFlash\nController\nSRAM\nControllerFlash\nSRAMPOR /PDR\nPVD\nLDO 1.1VRCCHCLK\nPCLK 1\nPCLK 2FCLKHSI 48MHz\nPLL\nMax. 200MHzHSE 4~25MHz\nGPIO F\nI2C3 \n2.2.2  Memory protection unit (MPU)  \nThe memory protection unit (MPU) is used to manage the CPU accesses to memory \nto prevent one task to accidentally corrupt the memory or resources used by any \nother active task. This memory area is organized into up to 8 protected areas that \ncan in turn be divided up into 8 subareas. The protection a rea sizes are between 32 \nbytes and the whole 4 gigabytes of addressable memory.  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   16 / 84 \n \nThe MPU is especially helpful for applications where some critical or certified code \nhas to be protected against the misbehavior of other tasks. It is usually managed by \nan RTO S (real -time operating system). If a program accesses a memory location \nthat is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS \nenvironment, the kernel can dynamically update the MPU area setting, based on the \nprocess to be execut ed. \nThe MPU is optional and can be bypassed for applications that do not need it.  \n2.2.3  Flash memory  \nUp to 4096 Kbytes of embedded Flash is available for storing programs and data.  \nThe V32G410x provides extra interface called SPIM (SPI memory), which interfaces \nthe external SPI Flash memory storing programs and data. With maximum 16 \nMbytes addressing capability, SPIM can be used as an extensive Flash memory Bank \n2. \n2.2.4  Cyclic redundancy check (CRC) calculation unit  \nThe CRC (cyclic redundancy check) calcula tion unit is used to get a CRC code from a \n32-bit data word and a fixed generator polynomial among other applications, CRC -\nbased techniques are used to verify data transmission or storage integrity. In the \nscope of the EN/IEC 60335 -1 standard, they offer a  means of verifying the Flash \nmemory integrity. The CRC calculation unit helps compute a signature of the \nsoftware during runtime, to be compared with a reference signature generated at \nlink time and stored at a given memory location.  \n2.2.5  Embedded SRAM  \nUp to 1 536 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed \nwith 0 wait states.  \n2.2.6  Nested vectored interrupt controller (NVIC)  \nThe V32G410x embed a nested vectored interrupt controller able to manage 16 \npriority levels and handle up to 79 maskable in terrupt channels plus the 16 interrupt \nlines of the Cortex® -M4 with FPU.  \n⚫ Closely coupled NVIC gives low -latency interrupt processing  \n⚫ Interrupt entry vector table address passed directly to the core  \n⚫ Closely coupled NVIC core interface  \n⚫ Allows early processin g of interrupts  \n⚫ Processing of late arriving higher priority interrupts  \n⚫ Support for tail -chaining  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   17 / 84 \n \n⚫ Processor state automatically saved  \n⚫ Interrupt entry restored on interrupt exit with no instruction overhead  \nThis hardware block provides flexible interrupt man agement features with minimal \ninterrupt latency.  \n2.2.7  External interrupt/event controller (EXTI)  \nThe external interrupt/event controller consists of 18 edge detector lines used to \ngenerate interrupt/event requests. Each line can be independently configured to \nselect the trigger event (rising edge, falling edge, both) and can be masked \nindependently. A pending register maintains the status of the interrupt requests. The \nEXTI can detect an external line with a pulse width shorter than the Internal APB2 \nclock perio d. Up to 86 GPIOs can be connected to the 16 external interrupt lines.  \n2.2.8  Clocks and startup  \nSystem clock selection is performed on startup, however the internal RC 48 MHz \noscillator (HSI) through a divided -by-6 divider (8 MHz) is selected as default CPU \nclock on reset. An external 4 to 25 MHz clock (HSE) can be selected, in which case it \nis monitored for failure. If failure is detected, the system automatically switches back \nto the internal RC oscillator. A software interrupt is generated. Similarly, full int errupt \nmanagement of the PLL clock entry is available when necessary (for example with \nfailure of an indirectly used external oscillator).  \nMultiple prescalers allow the configuration of the AHB and the APB (APB1 and APB2) \nfrequency. The maximum frequency o f the AHB domain is 200MHZ. The maximum \nallowed frequency of the APB domains are 100 MHz See Figure 2 for details on the \nclock tree.  \nFigure2.  Clock tree  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   18 / 84 \n \nHSE \n4~25MOSC_OUT\nOSC_IN\nOSC32_IN\nOSC32_OUTLSE \n32.768K\nCLKOUT\nDIV/128\nIWDGCLKRTCCLKHSE\nDIVCFDPLL\n200M+/2/6HSI RC\n48M\nAHB\nDIV\nI2SCLK [1,2,3,4]\n/8\nTMRx [2~7,12~14]APB1\nDIV\n/8\nIf( APB1 prescaler =\n1) x 1\nelse x 2\nAPB2\nDIV\nIf( APB2 prescaler \n=1) x 1\nelse x 2\nADC\nDIVAHB、Memory 、DMAFCLK\nSystick clock\nPCLK1\nPWR_PCLK\nPCLK2\nTMRx [1,8~11]\nADCCLKLSI RC\n40KRTCSELPLLHSEPSCSYSCLKSYSCLKSELHSISYSCTRL\n/2\n/4PLLCLK\nPLLCLK\nHSI\nHSE\nLSI\nLSE\nSYSCLK\nADCCLKCLKOUTPeripheral c lock  enable\nPeripheral c lock  enable\nPeripheral c lock  enable\nPeripheral c lock  enable\nPeripheral c lock  enable\nPeripheral c lock  enable\nPeripheral c lock  enablePLLCLK\nPLLSRCHIS_DIV_EN\nPeripheral c lock  enable\nLegend:\nHSE = High-speed external clock signal\nHIS = High-speed internal clock signal\nLSI = Low-speed internal clock signal\nLSE = Low-speed external clock signalMax . 200MHz\nMax . 200MHzMax . 100MHzMax . 100MHzMax . 200MHz\nLSILSEHSEHSI \n2.2.9  Boot modes  \nAt startup, boot pins are used to select one of three boot options:  \n⚫ Boot from user Flash. By default, boot from Flash memory bank 1 is selected. \nUser can choose to boot from Flash memory bank 2 by setting a bit in the option \nbytes.  \n⚫ Boot from system memory  \n⚫ Boot from embedded SRAM  \nThe bootloader is stored in system memory. The flash memory can be \nreprogrammed via USART1  or USART2. Table3  provides the the bootloader pin \nconfigurations.  \nTable3.  The bootloader pin configurations  \nInterface  Pin \nUSART1  PA9: USART1_TX  \nPA10: USART1_RX  \nUSART2  PA2: USART2_TX (remapped)  \nPA3: USART2_RX (remapped)  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   19 / 84 \n \n2.2.10  Power supply schemes  \n⚫ VDD = 2.6～3.6 V: external power supply for I/Os, RCL, XOL and the internal \nregulator provided externally through V DD pins. \n⚫ VDDA = 2.6～3.6 V: external analog power supplies for ADC \\RCH\\Tempersensor. \nVDDA and V SSA must be connected to V DD and V SS, respectively.  \nFor more detail on how to connect power pins, refer to  Figure9 . \n2.2.11  Power supply supervisor  \nThe device has an integrated power -on reset (POR)/power -down reset (PDR) \ncircuitry. It is always active, and ensures proper operation star ting from/down to 2.6 \nV. The device remains in reset mode when V DD is below a specified threshold, \nVPOR/PDR , without the need for an external reset circuit.  \nThe device features an embedded programmable voltage detector (PVD) that \nmonitors the V DD power supply and compares it to the V PVD threshold. An interrupt \ncan be generated when V DD drops below the V PVD threshold and/or when V DD is \nhigher than the V PVD threshold. The interrupt service routine can then generate a \nwarning message and/or put the M CU into a safe state. The PVD is enabled by \nsoftware. Refer to Table 13 for the characteristic values of V POR/PDR  and V PVD. \n2.2.12  Voltage regulator  \nThe regulator has three operation modes: main (MR ), low -power (LPR), and power \ndown.  \n⚫ Main mode (MR) is used in the nominal regulation mode (Run) and in the Stop \nmode  \n⚫ Low-power mode (LPR) can be used in the Stop mode  \n⚫ Power down mode is used in Standby mode: the regulator output is in high \nimpedance and the kernel circuitry is powered down, inducing zero consumption \nof the regulator (but the contents of the registers and SRAM are lost)  \nThis regulator is always enabled after reset. It is disabled in Standby mode.  \n2.2.13  Low-power modes  \nThe V32G410x supports three low -power modes to achieve the best compromise \nbetween low - power consumption, short startup time and available wakeup sources:  \nSleep mode  \nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU wh en an interrupt/event occurs.  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   20 / 84 \n \nStop mode  \nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the 1.1 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal oscillators are disabled. The vol tage regulator is put in normal \nmode.  \nThe device can be woken up from Stop mode by any of the EXTI line. The EXTI line \nsource can be one of the 16 external lines, the PVD output  or the RTC alarm.  \nStandby mode  \nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire 1.1 V domain is powered off. The \nPLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering \nStandby mode, SRAM and register contents are lost ex cept for registers in the \nBackup domain and Standby circuitry.  \nThe device exits Standby mode when an external reset (NRST pin), an IWDG reset, \na rising edge on the WKUP pin, or an RTC alarm occurs.  \n The RTC, the IWDG, and the corresponding clock sources are  not stopped by entering Stop or \nStandby mode.  \n2.2.14  Direct Memory Access Controller (DMA)  \nThe flexible 14 -channel general -purpose DMAs (7 channels for DMA1 and 7 channels \nfor DMA2) are able to manage memory -to-memory, peripheral -to-memory, and \nmemory -to-periphe ral transfers. The two DMA controllers support circular buffer \nmanagement, removing the need for user code intervention when the controller \nreaches the end of the buffer.  \nEach channel is connected to dedicated hardware DMA requests, with support for \nsoftwa re trigger on each channel. Configuration is made by software and transfer \nsizes between source and destination are independent.  \nThe DMA can be used with the main peripherals: SPI, I2C, USART, general -purpose, \nbasic, and advanced -control timers TMRx, I2S, and ADC.  \n2.2.15  Real-time clock (RTC) and backup registers  \nThe RTC and the backup registers are supplied with VDD. The backup registers are \nsixty- four 16 -bit registers used to store 128 bytes of user application data. They are \nnot reset by a system or power rese t, and they are not reset when the device wakes \nup from the Standby mode.  \nThe real -time clock provides a set of continuously running counters which can be \nused with suitable software to provide a clock calendar function, and provides an \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   21 / 84 \n \nalarm interrupt and  a periodic interrupt. It is clocked by a 32.768 kHz external \ncrystal, resonator or oscillator, the internal low - power RC oscillator, or the high -\nspeed external clock divided by 128. The internal low -speed RC has a typical \nfrequency of 40 kHz. The RTC can  be calibrated using a divied -by-64 output of \nTAMPER pin to compensate for any natural quartz deviation. The RTC features a 32 -\nbit programmable counter for long term measurement using the Compare register to \ngenerate an alarm. A 20 -bit prescaler is used fo r the time base clock and is by \ndefault configured to generate a time base of 1 second from a clock at 32.768 kHz.  \n2.2.16  Timers and watchdogs (TMR/WDG)  \nThe V32G410x devices include up to 2 advanced -control timers, up to 10 general -\npurpose timers, 2 basic timers,  2 watchdog timers, and a SysTick timer.  \nThe table below compares the features of the advanced -control, general -purpose, \nand basic timers.  \nTable4.  Timer feature comparison  \nTimer  Counter \nresolution  Counter type  Prescaler \nfactor  DMA request \ngeneration  Capture/  \ncompare \nchannels  Complement\nary outputs  \nTMR1, \nTMR8  16-bit Up, down, \nup/down  Any integer between \n1 and 65536  Yes 4 Yes \nTMR2, \nTMR5  32-bit Up, down, \nup/down  Any integer between \n1 and 65536  Yes 4 No \nTMR3, \nTMR4  16-bit Up, down, \nup/down  Any integer between \n1 and 65536  Yes 4 No \nTMR9, \nTMR12  16-bit Up Any integer between \n1 and 65536  No 2 No \nTMR10, \nTMR11, \nTMR13, \nTMR14  16-bit Up Any integer between \n1 and 65536  No 1 No \nTMR6, \nTMR7  16-bit Up Any integer between \n1 and 65536  Yes 0 No \nAdvanced -control timers (TMR1 and TMR8)  \nThe two advanced -control timers (TMR1 and TMR8) can each be seen a three -phase  \nPWM multiplexed on 6 channels. They have complementary PWM outputs with \nprogrammable inserted dead -times. They can also be seen as a comp lete general - \npurpose timer. The 4 independent channels can be used for:  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   22 / 84 \n \n⚫ Input capture  \n⚫ Output compare  \n⚫ PWM generation (edge or center -aligned modes)  \n⚫ One-pulse mode output  \nIf configured as a standard 16 -bit timer, it has the same features as the TMRx timer. \nIf configured as the 16 -bit PWM generator, it has full modulation capability (0 -\n100%).  \nIn debug mode, the advanced -control timer counter can be frozen and the PWM \noutputs disabled to turn off any power switch driven by these outputs.  \nMany features are shared with those of the general -purpose TMR timers which have \nthe same architecture. The advanced -control timer can therefore work together with \nthe TMR timers via the link feature for synchronization or event chaining.  \nGeneral -purpose timers (TMRx)  \nThere  are 10 synchronizable general -purpose timers embedded in the V32G410x.  \n⚫ TMR2, TMR3, TMR4, and TMR5  \nThe V32G410x has 4 full - featured general -purpose timers: TMR2, TMR3, TMR4, and \nTMR5. The TMR2 and TMR5 timers are based on a 32 -bit auto -reload up/down \ncounter and a 16 -bit prescaler. The TMR3 and TMR4 timers are based on a 16 -bit \nauto-reload up/down counter and a 16 -bit prescaler. They all feature four \nindependent channels for input capture/output compare, PWM or one -pulse mode \noutput. This gives up to 16 in put capture/output compare/PWMs.  \nThe TMR2, TMR3, TMR4, and TMR5 general -purpose timers can work together, or \nwith the other general -purpose timers and the advanced -control timers via the link \nfeature for synchronization or event chaining. In debug mode, th eir counter can be \nfrozen. Any of these general -purpose timers can be used to generate PWM outputs.  \nThe TMR2, TMR3, TMR4, and TMR5 are capable of handling quadrature (incremental) \nencoder signals and the digital outputs from 1 to 3 hall -effect sensors.  \n⚫ TMR9 and TMR12  \nTMR9 and TMR12 are based on a 16 -bit auto -reload up -counter, a 16 -bit prescaler, \nand two independent channels for input capture/output compare, PWM, or one -pulse \nmode output. They can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full -\nfeatured general -purpose timers. They can also be used as simple time bases.  \n⚫ TMR10, TMR11, TMR13, and TMR14  \nThese timers are based on a 16 -bit auto -reload up -counter, a 16 -bit prescaler, and \none independent channels for input capture/output compare, PWM, or o ne-pulse \nmode output.  \nThey can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full -featured \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   23 / 84 \n \ngeneral -purpose timers. They can also be used as simple time bases.  \nBasic timers (TMR6 and TMR7)  \nThese two timers can be used as a generic 16 -bit time base.  \nIndependent watchdog (IWDG)  \nThe independent watchdog is based on a 12 -bit down -counter and 8 -bit prescaler. It \nis clocked from an independent 40 kHz internal RC and as it operates independently \nfrom the main clock, it can operate in Stop and Standby modes. I t can be used \neither as a watchdog to reset the device when a problem occurs, or as a free running \ntimer for application timeout management. It is hardware or software configurable \nthrough the option bytes. The counter can be frozen in debug mode.  \nWindow w atchdog (WWDG)  \nThe window watchdog is based on a 7 -bit down -counter that can be set as free \nrunning. It can be used as a watchdog to reset the device when a problem occurs. It \nis clocked from the main clock. It has an early warning interrupt capability and  the \ncounter can be frozen in debug mode.  \nSysTick timer  \nThis timer is dedicated to real -time operating systems, but could also be used as a \nstandard down counter. It features:  \n⚫ A 24-bit down counter  \n⚫ Auto-reload capability  \n⚫ Mask-able system interrupt generati on when the counter reaches 0  \n⚫ Programmable clock source  \n2.2.17  Inter -integrated -circuit interface (I2C)  \nUp to 3 I2C bus interfaces can operate master mode . They can support standard and \nfast modes.  \nThey support 7/10 -bit addressing. A hardware CRC generation/verification is \nincluded.  \nThey can be served by DMA and they support SMBus 2.0/PMBus.  \n2.2.18  Universal synchronous/asynchronous receiver transmitters \n(USART)  \nThe V32G410x embeds 4 universal synchronous/asynchronous receiver transmitters \n(USART1, USART2 , USART3, and USART6) and 4 universal asynchronous receiver \ntransmitters (UART4, UART5, UART7, and UART8).  \nThese eight interfaces provide asynchronous communication, IrDA SIR ENDEC \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   24 / 84 \n \nsupport, multiprocessor communication mode, single -wire half -duplex \ncommuni cation mode, and have LIN Master/Slave capability.  \nThese eight interfaces are able to communicate at speeds of up to 5.625 Mbit/s.  \nUSART1, USART2, and USART3 provide hardware management of the CTS and RTS \nsignals. USART1, USART2, USART3, and USART6 also pr ovide Smart Card mode \n(ISO7816 compliant) and SPI -like communication capability. All interfaces can be \nserved by the DMA controller.  \nTable5.  USART/UART feature comparison  \nUSART/UA\nRT name  USAR\nT1 USAR\nT2 USAR\nT3 UART\n4 UART\n5 USAR\nT6 UART\n7 UART\n8 \nHardware \nflow control \nfor modem  Yes Yes Yes - - - - - \nContinuous \ncommunicat\nion using \nDMA Yes Yes Yes Yes Yes Yes Yes Yes \nMultiprocess\nor \ncommunicat\nion Yes Yes Yes Yes Yes Yes Yes Yes \nSynchronou\ns mode  Yes Yes Yes - - Yes - - \nSmartcard \nmode  Yes Yes Yes - - Yes - - \nSingle -wire \nhalf-duplex \ncommunicat\nion Yes Yes Yes Yes Yes Yes Yes Yes \nIrDA SIR \nENDEC \nblock Yes Yes Yes Yes Yes Yes Yes Yes \nLIN mode  Yes Yes Yes Yes Yes Yes Yes Yes \n2.2.19  Serial peripheral interface (SPI)  \nUp to four SPIs are able to communicate up to 36 Mbits/s in slave and master modes \nin full - duplex and simplex communication modes. The 3 -bit prescaler gives 8 master \nmode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware \nCRC generation/verification supports basic SD Card/MMC/S DHC modes.  \nAll SPIs can be served by the DMA controller.  \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   25 / 84 \n \n2.2.20  Inter -integrated sound interface (I2S)  \nFour standard I2S interfaces (multiplexed with SPI) are available, that can be \noperated in master mode in half -duplex mode. These interfaces can be configured t o \noperate with 16/32 bit resolution, as input or output channels. Audio sampling \nfrequencies from 8 kHz up to 192 kHz are supported. The master clock can be \noutput to the external CODEC at 256 times the sampling frequency.  \n2.2.21  Controller area network (CAN)  \nTwo CANs are compliant with specifications 2.0A and B with a bit rate up to 1 Mbit/s. \nIt can receive and transmit standard frames with 11 -bit identifiers as well as \nextended frames with 29 -bit identifiers. It has three transmit mailboxes, two receive \nFIFOs wi th 3 stages and 14 scalable filter banks.  \n2.2.22  General -purpose inputs/outputs (GPIO)  \nEach of the GPIO pins can be configured by software as output (push -pull), as input \n(with pull-down or without pull -up or pull -down), or as peripheral alternate function. \nMost of the GPIO pins are shared with digital or analog alternate functions. All GPIOs \nare high current -capable.  \nThe I/Os alternate function configuration can be locked, if needed, in order to avoid \nspurious writing to the I/Os registers by following a specific  sequence.  \n2.2.23  Remap capability  \nThis feature allows the use of a maximum number of peripherals in a given \napplication. Indeed, alternate functions are available not only on the default pins but \nalso on other specific pins onto which they are remappable. This h as the advantage \nof making board design and port usage much more flexible.  \nFor details refer to Table 6 ; it shows the list of remappable alternate functions and \nthe pins onto which they can be  remapped. See the V32G410x reference manual for \nsoftware considerations.  \n2.2.24  Analog to digital converter (ADC)  \nTwo 12 -bit analog -to-digital converters are embedded into V32G410x devices and \nthey share up to 16 external channels, performing conversions in sing le-shot or scan \nmodes. In scan mode, automatic conversion is performed on a selected group of \nanalog inputs.  \nThe ADC can be served by the DMA controller.  \nAn analog watchdog feature allows very precise monitoring of the converted voltage \nDescription   V32G410x Datasheet  \n Vango Technologies, Inc.   26 / 84 \n \nof one, some or all  selected channels. An interrupt is generated when the converted \nvoltage is outside the programmed thresholds.  \nThe events generated by the general -purpose timers and the advanced -control \ntimers can be internally connected to the ADC start trigger and injec tion trigger, \nrespectively, to allow the application to synchronize A/D conversion and timers.  \n2.2.25  Temperature sensor  \nThe temperature sensor has to generate a voltage that varies linearly with \ntemperature. The conversion range is between 2.6 V ≤ VDDA ≤ 3.6 V. The \ntemperature sensor is internally connected to the ADC1_IN16 input channel which is \nused to convert the sensor output voltage into a digital value.  \n2.2.26  Serial wire JTAG debug port (SWJ -DP) \nThe ARM SWJ -DP Interface is embedded, and is a combined JTAG and ser ial wire \ndebug port that enables either a serial wire debug or a JTAG probe to be connected \nto the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and \nSWCLK and a specific sequence on the TMS pin is used to switch between JTAG -DP \nand S W-DP. \n  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   27 / 84 \n \n3 Pinouts and pin descriptions  \nFigure3.  V32G410CGU7 QFN48 pinout  \nGND\n47\n4844\n45\n4641\n42\n4338\n39\n4037\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\nPA7PB0PB1PB2PE7PE8VDD_2\nPA6\nPA3PA4VDD_1\nPE6PE5\nVDDANRSTOSC_IN\nPA2PE2\nOSC_OUT\nPA0/WKUP 1PB9PB8BOOT 0PB7PB6PB5PB4PB3PA15PB12PB14PB15PD8PD9PC6PC7PA8PA9PA10\nPA13\nPB13\nPA14\nPE4\nPA1/WKUP 2PA5PA11PA12\nPE0\n1\n2\n3\n5\n6\n7\n8\n9\n10\n11\n124\n \n  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   28 / 84 \n \nFigure4.  V32G410RGT7  LQFP64  pinout  \n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n171\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16LQFP -6448\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n49\n50\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n64\nNC\nPC13\nPC14\nPC15\nOSC_IN\nOSC_OUT\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA\nVDDA\nPA0\nPA1\nPA2VDD_1\nVSS_1\nPB11\nPB10\nPB2\nPB1\nPB0\nPC5\nPC4\nPA7\nPA6\nPA5\nPA4\nVDD_4\nVSS_4\nPA3VDD_2\nVSS_2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12\nPA14\nPA15\nPC10\nPC11\nPC12\nPD2\nPB3\nPB4\nPB5\nPB6\nPB7\nBOOT 0\nPB8\nPB9\nVSS_3\nVDD_3\n \n  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   29 / 84 \n \nFigure5.  V32G410VUT7/ V32G410VGT7  LQFP100 pinout  \n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n261\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25LQFP -10075\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n76\n77\n78\n79\n80\n81\n82\n83\n84\n85\n86\n87\n88\n89\n90\n91\n92\n93\n94\n95\n96\n97\n98\n99\n100\nPE2\nPE3\nPE4\nPE5\nPE6\nNC\nPC13/TAMPER -RTC\nPC14/OSC32_IN\nPC15/OSC32_OUT\nVSS_5\nVDD _5\nOSC_IN\nOSC_OUT\nNRST\nPC0/WKUP 3\nPC1\nPC2\nPC3\nVSSA\nVREF -\nVREF +\nVDDA\nPA0/WKUP 1\nPA1/WKUP 2\nPA2VDD _1\nVSS_1\nPB11\nPB10\nPE15\nPE14\nPE13\nPE12\nPE11\nPE10\nPE9\nPE8\nPE7\nPB2\nPB1\nPB0\nPC5\nPC4/WKUP 4\nPA7\nPA6\nPA5\nPA4\nVDD _4\nVSS_4\nPA3VDD _2\nVSS_2\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPD15\nPD14\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPB12\nPA14\nPA15\nPC10\nPC11\nPC12\nPD0\nPD1\nPD2\nPD3\nPD4\nPD5\nPD6\nPD7\nPB3\nPB4\nPB5\nPB6\nPB7\nBOOT 0\nPB8\nPB9\nPE0\nPE1\nVSS_3\nVDD _3\n \n \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   30 / 84 \n \nThe following table is the pin definition of V32G410x series. The multiplexing functions are arranged in order of priority. The \nbasic principle is that the analog signal is higher than the digital signal, and the output digital signal is higher than the  input \ndigital signal.  \nTable6.  V32G410x se ries pin definitions  \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \n1 - - - NC not connected  \n2 1 2 - PE2 I/O FT PE2 SPI4_SCK(7)/ \nI2S4_CK(7) - \n3 2 - - PE3 I/O FT PE3 - - \n4 3 3 - PE4 I/O FT PE4 SPI4_NSS(7)/ \nI2S4_WS(7) - \n5 4 4 - PE5 I/O FT PE5 SPI4_MISO(7) TMR9_CH1  \n6 5 5 - PE6 I/O FT PE6 SPI4_MOSI(7)/ \nI2S4_SD(7) TMR9_CH2  \n7 - - - NC not connected  \n8 6 - 1 NC not connected  \n9 7 - 2 TAMPER -\nRTC/PC13（5） I/O FT PC13（6） TAMPER -RTC - \n10 8 - 3 OSC32_IN/  \nPC14(5) I/O FT PC14(6) OSC32_IN  - \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   31 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \n11 9 - 4 OSC32_OUT/  \nPC15(5) I/O FT PC15 OSC32_OUT  - \n12 - - - NC not connected  \n13 10 - - VSS_5  S - VSS_5  - - \n14 11 - - VDD_5  S - VDD_5  - - \n15 12 6 5 OSC_IN  I/O TC OSC_IN  - - \n16 13 7 6 OSC_OUT  I/O TC OSC_OUT  - - \n17 14 8 7 NRST  I/O - NRST  - - \n18 - - - NC not connected  \n19 15 - 8 PC0/WKUP3  I/O FTa PC0 ADC1/2_IN10/  \nWKUP3  - \n20 16 - 9 PC1 I/O FTa PC1 ADC1/2_IN11  - \n21 - -  NC not connected  \n22 17 - 10 PC2 I/O FTa PC2 ADC1/2_IN12  UART8_TX  \n23 18 - 11 PC3 I/O FTa PC3 ADC1/2_IN13  UART8_RX  \n24 19 - 12 VSSA  S - VSSA  - - \n25 - - - NC not connected  \n26 20 - - VREF- S - VREF- - - \n27 21 - - VREF+  S - VREF+  - - \n28 22 9 13 VDDA  S - VDDA  - - \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   32 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \n29 23 10 14 PA0/WKUP1  I/O FT PA0 ADC1/2_IN0/  \nWKUP1/  \nUSART2_CTS(7)/ \nTMR2_CH1(7) / \nTMR2_ETR(7)/ \nTMR5_CH1/  \nTMR8_ETR  UART4_TX  \n30 24 11 15 PA1/WKUP2  I/O FTa PA1 ADC1/2_IN1/  \nWKUP2/  \nUSART2_RTS(7)/ \nTMR2_CH2(7)/ \nTMR5_CH2  UART4_RX  \n31 25 12 16 PA2 I/O FTa PA2 ADC1/2_IN2/  \nUSART2_TX(7)/  \nTMR2_CH3(7)/ \nTMR5_CH3/  \nTMR9_CH1(7) - \n32 -  - NC not connected  \n33 -  - SPIM_IO0  I/O FT SPIM_IO0  PF2 - \n34 26 13 17 PA3 I/O FTa PA3 ADC1/2_IN3/  \nUSART2_RX(7)/ I2S2_MCK  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   33 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nTMR2_CH4(7)/ \nTMR5_CH4/  \nTMR9_CH2(7) \n35 27  18 VSS_4  S - VSS_4  - - \n36 28  19 VDD_4  S - VDD_4  - - \n37 -  - SPIM_SCK  O FT SPIM_SCK  PF4 - \n38 29 14 20 PA4 I/O FTa PA4 ADC1/2_IN4/  \nUSART2_CK(7)/ \nSPI1_NSS(7)/ \nI2S1_WS(7) USART6_TX/  \nSPI3_NSS/  \nI2S3_WS  \n39 30 15 21 PA5 I/O FTa PA5 ADC1/2_IN5/  \nSPI1_SCK(7)/ \nI2S1_CK(7) USART6_RX  \n40 31 16 22 PA6 I/O FTa PA6 ADC1/2_IN6/  \nSPI1_MISO(7)/ \nTMR3_CH1(7)/ \nTMR8_BKIN/  \nTMR13_CH1  I2S2_MCK/  \nTMR1_BKIN  \n41 -  - SPIM_IO3  I/O FT SPIM_IO3  PF0 - \n42 32 17 23 PA7 I/O FTa PA7 ADC1/2_IN7/  TMR1_CH1N  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   34 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nSPI1_MOSI(7)/ \nI2S1_SD(7)/ \nTMR3_CH2(7)/ \nTMR8_CH1N/  \nTMR14_CH1  \n43 33  24 PC4/ WKUP4  I/O FTa PC4 ADC1/2_IN14/  \nWKUP4  - \n44 34  25 PC5 I/O FTa PC5 ADC1/2_IN15   \n45 35 18 26 PB0 I/O FTa PB0 ADC1/2_IN8/  \nI2S1_MCK(7)/ \nTMR3_CH3(7)/ \nTMR8_CH2N  TMR1_CH2N  \n46 -  - NC not connected  \n47 36 19 27 PB1 I/O FTa PB1 ADC1_IN9/  \nTMR3_CH4(7)/ \nTMR8_CH3N  TMR1_CH3N  \n48 37 20 28 PB2 I/O FT PB2 / BOOT1  - - \n49 38 21 - PE7 I/O FT PE7 UART7_RX(7) TMR1_ETR  \n50 39 22 - PE8 I/O FT PE8 UART7_TX(7) TMR1_CH1N  \n51 40  - PE9 I/O FT PE9  TMR1_CH1  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   35 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \n52 -  - NC not connected  \n53 41  - PE10 I/O FT PE10  TMR1_CH2N  \n54 42  - PE11 I/O FT PE11  SPI4_SCK/  \nI2S4_CK/  \nTMR1_CH2  \n55 43  - PE12 I/O FT PE12  SPI4_NSS/  \nI2S4_WS/  \nTMR1_CH3N  \n56 -  - NC not connected  \n57 44  - PE13 I/O FT PE13  SPI4_MISO/  \nTMR1_CH3  \n58 45  - PE14 I/O FT PE14  SPI4_MOSI/  \nI2S4_SD/  \nTMR1_CH4  \n59 46  - PE15 I/O FT PE15  TMR1_BKIN  \n60 47  29 PB10 I/O FT PB10 USART3_TX(7)/ \nI2C2_SCL  I2S3_MCK/ \nTMR2_CH3  \n61 48  30 PB11 I/O FT PB11 USART3_RX(7) / \nI2C2_SDA  TMR2_CH4  \n62 49  31 VSS_1  S - VSS_1  - - \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   36 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \n63 50 1 32 VDD_1  S - VDD_1  - - \n64 -  - NC not connected  \n65 -  - NC not connected  \n66 51 24 33 PB12 I/O FT PB12 USART3_CK(7)/ \nI2C2_SMBA/  \nSPI2_NSS /  \nI2S2_WS/  \nTMR1_BKIN(7) - \n67 52 25 34 PB13 I/O FT PB13 USART3_CTS(7)/ \nSPI2_SCK/  \nI2S2_CK/  \nTMR1_CH1N(7) - \n68 53 26 35 PB14 I/O FT PB14 USART3_RTS(7)/ \nSPI2_MISO/  \nTMR1_CH2N(7)/  \nTMR12_CH1  - \n69 -  - NC  not connected  \n70 54 27 36 PB15 I/O FT PB15 SPI2_MOSI/  \nI2S2_SD/  \nTMR1_CH3N(7)/ - \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   37 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nTMR12_CH2  \n71 55 28 - PD8 I/O FT PD8 - USART3_TX  \n72 56 29 - PD9 I/O FT PD9 - USART3_RX  \n73 -  - NC not connected  \n74 57  - PD10 I/O FT PD10 - USART3_CK  \n75 58  - PD11 I/O FT PD11 - USART3_CTS  \n76 59  - PD12 I/O FT PD12 - USART3_RTS/  \nTMR4_CH1  \n77 60  - PD13 I/O FT PD13 - TMR4_CH2  \n78 -  - NC not connected  \n79 61  - PD14 I/O FT PD14 - TMR4_CH3  \n80 62  - PD15 I/O FT PD15 - TMR4_CH4  \n81 63 30 37 PC6 I/O FT PC6 USART6_TX(7)/ \nI2S2_MCK(7)/ \nTMR8_CH1  TMR3_CH1  \n82 64 31 38 PC7 I/O FT PC7 USART6_RX(7)/  \nI2S3_MCK(7)/  \nTMR8_CH2  TMR3_CH2  \n83 65  39 PC8 I/O FT PC8 USART6_CK/  \nI2S4_MCK(7)/  TMR3_CH3  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   38 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nTMR8_CH3  \n84 -  - NC not connected  \n85 66  40 PC9 I/O FT PC9 I2C3_SDA(7)/ \nTMR8_CH4  TMR3_CH4  \n86 67 32 41 PA8 I/O FT PA8 CLKOUT/  \nUSART1_CK/  \nI2C3_SCL/  \nTMR1_CH1(7) - \n87 68 33 42 PA9 I/O FT PA9 USART1_TX(7)/ \nI2C3_SMBA/  \nTMR1_CH2(7) - \n88 -  - NC not connected  \n89 69 34 43 PA10 I/O FT PA10 USART1_RX(7) / \nTMR1_CH3(7) I2S4_MCK  \n90 70 35 44 PA11 I/O FT PA11 USART1_CTS/  \nCAN1_RX(7)/ \nTMR1_CH4(7) - \n91 71 36 45 PA12 I/O FT PA12 USART1_RTS/  \nCAN1_TX(7)/ \nTMR1_ETR(7) - \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   39 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \n92 72 37 46 PA13 I/O FT JTMS-SWDIO  - PA13 \n93 73  - NC not connected  \n94 74  47 VSS_2  S - VSS_2  - - \n95 75 23 48 VDD_2  S - VDD_2  - - \n96 -  - NC not connected  \n97 -  - NC not connected  \n98 76 38 49 PA14 I/O FT JTCK-SWCLK  - PA14 \n99 77 39 50 PA15 I/O FT JTDI SPI3_NSS(7)/ \nI2S3_WS(7) PA15/  \nSPI1_NSS/  \nI2S1_WS/  \nTMR2_CH1/  \nTMR2_ETR  \n100 78  51 PC10 I/O FT PC10 UART4_TX(7) USART3_TX/  \nSPI3_SCK/  \nI2S3_CK  \n101 79  52 PC11 I/O FT PC11 UART4_RX(7) USART3_RX/  \nSPI3_MISO  \n102 -  - NC not connected  \n103 80  53 PC12 I/O FT PC12 UART5_TX(7) USART3_CK/  \nSPI3_MOSI/  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   40 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nI2S3_SD  \n104 81  - PD0 I/O FT PD0  CAN1_RX  \n105 82  - PD1 I/O FT PD1  CAN1_TX  \n106 83  54 PD2 I/O FT PD2 UART5_RX(7)/ \nTMR3_ETR   \n107 -  - NC not connected  \n108 84  - PD3 I/O FT PD3 - USART2_CTS  \n109 85  - PD4 I/O FT PD4 - USART2_RTS  \n110 86  - PD5 I/O FT PD5 - USART2_TX  \n111 -  - NC not connected  \n112 87  - PD6 I/O FT PD6 - USART2_RX  \n113 88  - PD7 I/O FT PD7 - USART2_CK  \n114 89 40 55 PB3 I/O FT JTDO SPI3_SCK(7)/ \nI2S3_CK(7) PB3/ \nUART7_RX/  \nSPI1_SCK/  \nI2S1_CK/  \nTMR2_CH2  \n115 90 41 56 PB4 I/O FT NJTRST  SPI3_MISO(7) PB4/ \nSPI1_MISO/  \nI2C3_SDA/  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   41 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nUART7_TX/  \nTMR3_CH1  \n116 -  - SPIM_NSS  O FT SPIM_NSS  PF5 - \n117 91 42 57 PB5 I/O FT PB5 SPI3_MOSI(7)/ \nI2S3_SD(7)/ \nI2C1_SMBA(7) SPI1_MOSI/  \nI2S1_SD/  \nTMR3_CH2  \n118 92 43 58 PB6 I/O FT PB6 I2C1_SCL(7)/ \nTMR4_CH1(7) USART1_TX/  \nI2S1_MCK/  \nSPI4_NSS/  \nI2S4_WS  \n119 93 44 59 PB7 I/O FT PB7 I2C1_SDA(7)/ \nTMR4_CH2(7) USART1_RX/  \nSPI4_SCK/  \nI2S4_CK  \n120 -  - SPIM_IO1  I/O FT SPIM_IO1  PF1 - \n121 94 45 60 BOOT0  I - BOOT0  - - \n122 95 46 61 PB8 I/O FT PB8 TMR4_CH3(7)/ \nTMR10_CH1  UART5_RX/  \nSPI4_MISO/  \nI2C1_SCL/  \nCAN1_RX  \n123 96 47 62 PB9 I/O FT PB9 TMR4_CH4(7)/ UART5_TX/  \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   42 / 84 \n \nPin number  \nPin name  Type\n（1） IO \nlever\n（2） Main \nfunction（3） Alternate functions（4） \nV32G410 x V32G410VUT7  \nV32G410VGT7  V32G410CGU7  V32G410RGT7  Default Remap  Default Remap  \nTMR11_CH1  SPI4_MOSI/  \nI2S4_SD/  \nI2C1_SDA/  \nCAN1_TX  \n124 -  - SPIM_IO2  I/O FT SPIM_IO2  PF3 - \n125 97 48 - PE0 I/O FT PE0 UART8_RX(7)/ \nTMR4_ETR  - \n126 98  - PE1 I/O FT PE1 UART8_TX(7) - \n127 99  63 VSS_3  S - VSS_3  - - \n128 100  64 VDD_3  S - VDD_3  - - \n I = input, O = output, S = supply.  \n FT = general 5 V -tolerant I/O, FTa = 5 V -tolerant I/O with analog functionalities. FTa pin is 5 V - tolerant when configured as input floating, \ninput pull -up, or input pull -down mode. However, it cannot be 5 V -tolerant when configured as analog mode. Meanwhile, its input level \nshould not higher than VDD + 0.3 V.  \n Function availability depends on the chosen device.  \n If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should  be enabled at a \ntime through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).  \n PC13, PC14, and PC15 only sink a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: t he normal \nsourcing/sinking strength should be used with a maximum load of 30 pF and these IOs mu st not be used as a current source (e.g. to drive \nan LED).  \n Main function after the first backup domain power -up. Later on, it depends on the contents of the Backup registers even after reset (because \nPinouts and pin descriptions   V32G410x Datasheet  \n Vango Technologies, Inc.   43 / 84 \n \nthese registers are not reset by the main reset). For de tails on how to manage these IOs, refer to the backup domain and BKP register \ndescription sections in the V32G410x reference manual.  \n This alternate function can be remapped by software to some other port pins (if available on the used package). For more de tails, refer to \nthe Alternate function I/O and debug configuration section in the V32G410x reference manual.  \n \nMemory mapping   V32G410x Datasheet  \n Vango Technologies, Inc.   44 / 84 \n \n4 Memory mapping  \nFigure6.  Memory map  \nReserved\nOption Bytes\nSystem memory\nExternal SPI Flash\nmemory\nReserved\nFlash memory\nAliased to Flash or\nsystem memory\naccording to BOOT\npins configurationReserved\nCortex -M4 Internal\nPeripherals\nReserved\nPeripherals\nReserved\nSRAM\nAliased to Flash or\nsystem memory or\nSRAM according to\nBOOT pins\nconfiguration0x1FFF_FFFF\n0x1FFF_F83F\n0x1FFF_F800\n0x1FFF_6FFF\n0x097F_FFFF\n0x0880_0000\n0x087F_FFFF\n0x0840_0000\n0x083F_FFFF\n0x0800 _0000\n0x07FF_FFFF\n0x0000 _00000xFFFF _FFFF\n0xE010_0000\n0xE00F_FFFF\n0xE000_0000\n0xDFFF _FFFF\n0x4000 _0000\n0x3FFF_FFFF\n0x2018_0000\n0x2017_FFFF\n0x2000 _0000\n0x1FFF_FFFF\n0x0000 _00000x6000 _0000\n0x5FFF_FFFFReserved0x1FFF_EFFF\n0x1FFF_7000\n0x0980 _0000Reserved0x1FFF_F7FF0x1FFF_F840\n0x1FFF_ F000\n \n  \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   45 / 84 \n \n5 Electrical characteristics  \n5.1 Parameter conditions  \nUnless otherwise specified, all voltages are referenced to VSS.  \n5.1.1  Minimum and maximum values  \nUnless otherwise specified the minimum and maximum values are guaranteed in the \nworst conditions of ambient temperature, supply voltage and frequencies by tests in \nproducti on with an ambient temperature at TA = 25 °C and TA = TA max.  \nData based on characterization results, design simulation and/or technology \ncharacteristics are indicated in the table footnotes and are not tested in production.  \n5.1.2  Typical values  \nUnless otherwise  specified, typical data are based on TA = 25 °C, VDD = 3.3 V. They \nare given only as design guidelines and are not tested.  \n5.1.3  Typical curves  \nUnless otherwise specified, all typical curves are given only as design guidelines and \nare not tested.  \n5.1.4  Loading capacitor  \nThe loading conditions used for pin parameter measurement are shown in  Figure7 . \nFigure7.  Pin loading conditions  \n \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   46 / 84 \n \n5.1.5  Pin input voltage  \nThe input voltage measurement o n a pin of the device is described in Figure 8. \nFigure8.  Pin input voltage  \n \n5.1.6  Power supply scheme  \nFigure9.  Power supply  scheme  \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   47 / 84 \n \nKernel \nlogic(CPU,digi\ntal & memory)\n     VDD\n1/2/...5\n     VSS\n1/2/...5Voltage  \nregulator\n     VSSA    VREF-    VREF+     VDDA\nADC ,DACADC /HSI/Te\nmpSensorPLLGPIOsRTC \nlogic(LSE,RTC,W\nakeup logic \nBackup \nregister )\nIO\nLogic\nLevel shift\nINOUT\nVDD\nVREF100 nF\n+ 1 μF\n100 nF\n+ 1 μF5 × 100 nF\n+ 1 × 4.7 μFVDDLSI\nHSE \n In this figure, the 4.7 μF capacitor must be connected to VDD3.  \n5.1.7  Current consumption measurement  \nFigure 5-1 Current consumption measurement scheme  \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   48 / 84 \n \n    VDDA     VDD     IDD \n5.2 Absolute maximum ratings  \nStresses above the absolute maximum ratings listed in Table 8 , Table 9 , and Table 10 \nmay cause permanent damage to the device. These are stress ratings only and \nfunctional operation of the device at these conditions is not implied. Exposure to \nmaximum rating conditions for extended perio ds may affect device reliability.  \nTable7.  Voltage characteristics  \nSymbol  Ratings  Min Max Unit \nVDD-VSS External main supply voltage (including VDDA \nand VDD)(1)  -0.3 4.0 \nV \nVIN Input voltage on FT I/O  VSS-\n0.3 6.0 Input voltage on FTa I/O (set as input floating,  \ninput pull -up, or input pull -down mode)  \nInput voltage on TC I/O  VSS-\n0.3 4.0 Input voltage on FTa I/O (set as analog mode)  \n|ΔVDDx|  Variations between different VDD power pins  - 50 \nmV |VSSx -\nVSS| Variations between all the different ground \npins (2)  - 50 \n All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the \nexternal power supply, in the permitted range.  \n VREF- included.  \nTable8.  Current characteristics  \nSymbol  Ratings  Max Unit \nIVDD Total current into VDD/VDDA power lines (source)(1)  150 \nmA IVSS Total current out of VSS ground lines (sink)(1)  150 \nIIO Output current sunk by any I/O and control pin  25 \nOutput current source by any I/Os and control pin  -25 \n All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the \nexternal power supply, in the permitted range.  \nTable9.  Thermal characteristics  \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   49 / 84 \n \nSymbol  Ratings  Value  Unit \nTSTG  Storage temperature range  -60 ~ +150  °C \nTJ Maximum junction temperature  105 \n5.3 Operating conditions  \n5.3.1  General operating conditions  \nTable10.  General operating conditions  \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK Internal AHB clock \nfrequency   0 200 MHz \nfPCLK1 Internal APB1 clock \nfrequency  - 0 100 MHz \nfPCLK2 Internal APB2 clock \nfrequency  - 0 100 MHz \nVDD Standard operating \nvoltage  - 2.6 3.6 V \nVDDA(1) Analog operating \nvoltage  Must be the same potential \nas VDD(1) 2.6 3.6 V \nVDD Backup operating \nvoltage  - 2.2 3.6 V \nPD Power dissipation: TA \n= 85 °C  - - 373 mW \nTA Ambient temperature  - -40 105 °C \n It is recommended to power VDD and VDDA from the same source. A maximum difference of \n300 mV between VDD and VDDA can be tolerated during power -up and operation.  \n5.3.2  Operating conditions at power -up/ power -down  \nThe parameters given in the table below are derived from tests performed under the \nambient temperature condition summarized in  Table10 . \nTable11.  Operating conditions at power -up / power -down  \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate   \n- 0 ∞(1) ms/V \nVDD fall time rate  20 ∞ μs/V \n If VDD rising time rate is slower than 120 ms/V, the code should access the backup registers \nafter VDD higher than VPOR + 0.1V. \n5.3.3  Embedded reset and power control block characteristics  \nThe parameters given in the table below are derived from tests performed under \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   50 / 84 \n \nambient temperature and VDD supply voltage conditions summarized in  Table10 . \nTable12.  Embedded reset and power control block characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVPVD Programmable \nvoltage \ndetector level \nselection  PVDS[2:0] = 001 \n(rising edge)(1)  2.19 2.28 2.37 V \nPVDS[2:0] = 001 \n(falling edge)(1)  2.09 2.18 2.27 V \nPVDS[2:0] = 010 \n(rising edge)  2.28 2.38 2.48 V \nPVDS[2:0] = 010 \n(falling edge)  2.18 2.28 2.38 V \nPVDS[2:0] = 011 \n(rising edge)  2.38 2.48 2.58 V \nPVDS[2:0] = 011 \n(falling edge)  2.28 2.38 2.48 V \nPVDS[2:0] = 100 \n(rising edge)  2.47 2.58 2.69 V \nPVDS[2:0] = 100 \n(falling edge)  2.37 2.48 2.59 V \nPVDS[2:0] = 101 \n(rising edge)  2.57 2.68 2.79 V \nPVDS[2:0] = 101 \n(falling edge)  2.47 2.58 2.69 V \nPVDS[2:0] = 110 \n(rising edge)  2.66 2.78 2.9 V \nPVDS[2:0] = 110 \n(falling edge)  2.56 2.68 2.8 V \nPVDS[2:0] = 111 \n(rising edge)  2.76 2.88 3 V \nPVDS[2:0] = 111 \n(falling edge)  2.66 2.78 2.9 V \nVPVDhyst(2) PVD hysteresis  - - 100 - mV \nVPOR/PDR  Power \non/power down  \nreset threshold  Falling edge  1.85(\n3) 2.0 2.24 V \nRising edge  2.03 2.16 2.42 V \nVPDRhyst(2) PDR hysteresis  - - 160 - mV \nTRSTTEMPO(2) Reset \ntemporization: \nCPU starts \nexecution after \nVDD keeps \nhigher than EOPB0 = 0 /1/2/3  - 0.7 - \n \n \nms EOPB0 = 4  - 70 - \nEOPB0 = 5  - 200 - \nEOPB0 = 6  - 270 - \nEOPB0 = 7  - 330 - \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   51 / 84 \n \nVPOR for \nTRSTTEMPO  \n PVDS[2:0] = 001 may be not available for its voltage detector level may be lower than \nVPOR/PDR.  \n Guaranteed by design, not tested in production.  \n The product behavior is guaranteed by design down to the minimum VPOR/PDR value.  \nFigure10.  Power on reset/power down reset waveform  \n \n5.3.4  Embedded reference voltage  \nThe pa rameters given in the table below are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in  Table10 . \nTable13.  Embedded inter nal reference voltage  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVREFINT Internal reference \nvoltage  - 1.13 1.20 1.27 V \nTS_vrefint(1) ADC sampling time \nwhen reading the  \ninternal reference \nvoltage  - - 5.1 17.1(2) μs \nTCoeff(2) Temperature coefficient  - -100 - 100 ppm/°C  \n Shortest sampling time can be determined in the application by multiple iterations.  \n Guaranteed by design, not tested in production.  \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   52 / 84 \n \n5.3.5  Supply current characteristics  \nCurrent consumption is a comprehensive index of many parameters and factors, \nincluding operating voltage, ambient temperature, I/O pin load, product software \nconfiguration, operating frequency, I/O pin flip rate, and executed code.  \nTypical current consumption  \nThe microcontroller is under the following condit ions: \n⚫ All I/O pins are on analog inputs.  \nAll peripherals are turned off unless otherwise specified.  \nInstruction prefetch function is turned on (hint: this parameter must be set before \nsetting clock and bus frequency division).  \n⚫ Ambient temperature and VDD s upply voltage conform to electrical characteristic \nparameters  \n⚫ When the peripheral is turned on:  \n– If fHCLK > 100 MHz, f PCLK1 = fHCLK/2, f PCLK2 = fHCLK/2, f ADCCLK  = fPCLK2/4; \n– If fHCLK ≤ 100 MHz, f PCLK1 = fHCLK, fPCLK2 = fHCLK, fADCCLK = fPCLK2/4. \nTable14.  Typical Current Consumption in Operating Modes  \nSymbol  Parameter  Condition  FHCLK  Typical (1) \nUnit Enable all \nperipherals  Close all \nperipherals  \nIDD Supply \ncurrent in \noperation \nmode  External \nclock (2) 200 \nMHz 57.1 39.4 \nmA 192 \nMHz 55.7 38.4 \n180 \nMHz 53.4 37.1 \n100 \nMHz 38.7 27.1 \n48 MHz  25.4 19.5 \n24 MHz  19.4 16.0 \n8 MHz  13.6 12.5 \n4 MHz  12.2 11.7 \n2 MHz  11.7 11.4 \n1 MHz  11.5 11.3 \n500 \nKHz 11.3 11.2 \n125 \nKHz 11.2 11.1 \nOperating 200 48.1 33.2 mA \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   53 / 84 \n \non high -\nspeed \ninternal \nRC \noscillator \n(HSI)  MHz \n192 \nMHz 46.7 32.3 \n180 \nMHz 44.8 31.2 \n100 \nMHz 32.7 23.0 \n48 MHz  21.6 16.7 \n24 MHz  16.6 13.8 \n8 MHz  11.8 10.9 \n4 MHz  10.6 10.2 \n2 MHz  10.2 10.0 \n1 MHz  10.0 9.8 \n500 \nKHz 9.9 9.8 \n125 \nKHz 9.8 9.7 \n Typical values are measured at TA = 25 °C and VDD = 3.3 V.  \n The external clock is 8 MHz and PLL is enabled when fHCLK > 8 MHz.  \nTable15.  Typical Current Consumption in Sleep Mode  \nSymbol  Parameter  Condition  FHCLK  Typical (1) \nUnit Enable all \nperipherals  Close all \nperipherals  \nIDD Supply \ncurrent in \nsleep mode  External \nclock (2) 200 \nMHz 36.4 20.7 \nmA 192 \nMHz 35.2 18.0 \n180 \nMHz 33.7 17.6 \n100 \nMHz 24.3 12.9 \n48 \nMHz 15.0 9.1 \n24 \nMHz 10.9 7.6 \n8 MHz  6.4 5.4 \n4 MHz  5.4 5.0 \n2 MHz  5.1 4.8 \n1 MHz  4.9 4.7 \n500 \nKHz 4.8 4.7 \n125 4.8 4.7 \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   54 / 84 \n \nKHz \nOperating \non high -\nspeed \ninternal \nRC \noscillator \n(HSI)  200 \nMHz 29.6 18.0 \nmA 192 \nMHz 28.6 14.3 \n180 \nMHz 27.4 14.0 \n100 \nMHz 19.5 10.0 \n48 \nMHz 11.9 7.0 \n24 \nMHz 8.4 5.7 \n8 MHz  4.8 3.9 \n4 MHz  3.9 3.5 \n2 MHz  3.6 3.4 \n1 MHz  3.5 3.4 \n500 \nKHz 3.4 3.4 \n125 \nKHz 3.4 3.3 \n Typical values are measured at TA = 25 °C and VDD = 3.3 V.  \n The external clock is 8 MHz and PLL is enabled when fHCLK > 8 MHz.  \nMaximum current consumption  \nThe microcontroller is under the following conditions:  \n⚫ All I/O pins are on analog inputs.  \n⚫ All peripherals are turned off unless otherwise specified.  \n⚫ Instruction prefetch function is turned on (hint: this parameter must be set \nbefore setting clock and bus frequency division).  \n⚫ When the peripheral is turned on:  \n– If fHCLK > 100 MHz, f PCLK1 = fHCLK/2, f PCLK2 = fHCLK/2; \n– If fHCLK ≤ 100 MHz, f PCLK1 = fHCLK, fPCLK2 = fHCLK. \nTable16.  Maximum Current Consumption in  Operating Mode  \nSymbol  Parameter  Condition  FHCLK  Maximum (1) \nUnit TA = 85 °C  \nIDD Supply current \nin operation \nmode  External clock (2) \nenables all \nperipherals  200 MHz  93.1 \nmA 192 MHz  90.5 \n180 MHz  88.0 \n100 MHz  71.8 \n48 MHz  58.5 \n24 MHz  53.0 \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   55 / 84 \n \n8 MHz  47.1 \nThe external \nclock (2) turns off \nall peripherals  200 MHz  72.8 \nmA 192 MHz  71.9 \n180 MHz  70.7 \n100 MHz  59.9 \n48 MHz  52.5 \n24 MHz  49.7 \n8 MHz  46.1 \n It is obtained from comprehensive evaluation and is not tested in production.  \n The external clock is 8 MHz and PLL is enabled when fHCLK > 8 MHz.  \nTable17.  Maximum Current Consumption in Sleep Mode  \nSymbol  Parameter  Condition  FHCLK  Maximum (1) Unit \nTA = 85 ° C  \nIDD Supply current \nin sleep mode  External clock \n(2) enables all \nperipherals  200 MHz  45.5 \nmA 192 MHz  44.2 \n180 MHz  42.6 \n100 MHz  32.0 \n48 MHz  22.6 \n24 MHz  19.0 \n8 MHz  14.4 \nThe external \nclock (2) turns \noff all \nperipherals  200 MHz  27.2 \nmA 192 MHz  26.7 \n180 MHz  26.2 \n100 MHz  20.9 \n48 MHz  17.3 \n24 MHz  15.9 \n8 MHz  13.6 \n It is obtained from comprehensive evaluation and is not tested in production.  \n The external clock is 8 MHz and PLL is enabled when fHCLK > 8 MHz.  \nTable18.  Typical and Maximum Current Consumption in Shutdown and Standby \nModes  \nSymbol  Parameter  Condition  Typical (1) Max (2) \nUnit VDD/VBAT \n= 2.6 V  VDD/VB\nAT = 3.3 \nV TA = \n85 °C  \nIDD Supply \ncurrent in \nshutdown \nmode  High-speed \ninternal RC \noscillator and \nhigh-speed \nexternal \noscillator are 1.5 1.9 10.9 mA \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   56 / 84 \n \noff (no \nindependent \nwatchdog)  \nSupply \ncurrent in \nstandby \nmode  The low -\nspeed \nexternal \noscillator and \nRTC are in \nthe off state  3.5 4.4 6.3 \nuA \nThe low -\nspeed \nexternal \noscillator and \nRTC are on  3.8 4.7 6.7 \n Typical values are measured at TA = 25 ℃. \n It is obtained by comprehensive evaluation and is not tested in production.  \nFigure11.  Typical Current Consumption in Shutdown Mode vs. Temperature at \nDifferent VDD  \n \nTable19.  Comparison of typical current consumption in standby mode with \ntemperature at different VDD  \nVDD Voltage (V)  Temperature ( ℃) Max TA = 85 ° C  Unit \n2.6 -40 3.2 \nuA 0 3.3 \n25 3.4 \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   57 / 84 \n \n55 3.7 \n70 4.0 \n85 4.9 \n3.3 -40 4.0 \nuA 0 4.2 \n25 4.2 \n55 4.8 \n70 5.2 \n85 6.3 \n3.6 -40 119.5  \nuA 0 4.7 \n25 5.0 \n55 5.8 \n70 6.3 \n85 7.7 \nInternal peripheral current consumption  \nThe current consumption of the built -in peripherals is listed in Table 18, and the \noperating conditions of the microcontroller are as follows:  \n⚫ All I/O pins are on analog inputs.  \nAll peripherals are turned off unless otherwise specified.  \n⚫ The values given a re calculated by measuring current consumption  \n– Turn off all peripheral clocks  \n– Turn on the clock of only one peripheral  \nAmbient temperature and VDD supply voltage conditions conform to electrical \ncharacteristics.  \nTable20.  Current Consumption of Built -in Peripherals  \nBuilt -in peripheral  Typical value  Unit \nAHB (up to 200 MHz)  DMA1  3.0 \nμA/MHz  DMA2  4.6 \nCRC 1.0 \nAPB1 (up to 100 MHz)  TMR2  9.2 \nμA/MHz  TMR3  7.7 \nTMR4  9.2 \nTMR5  11.5 \nTMR6  6.2 \nTMR7  3.8 \nTMR12  7.6 \nTMR13  6.5 \nTMR14  7.1 \nElectrical characteris tics  V32G410x Datasheet  \n Vango Technologies, Inc.   58 / 84 \n \nSPI2/I2S2  6.6 \nSPI3/I2S3  5.1 \nSPI4/I2S4  7.8 \nUSART2  6.5 \nUSART3  5.2 \nUART4  2.6 \nUART5  7.0 \nI2C1 7.1 \nI2C2 7.8 \nCAN 15.2 \nWWDG  5.5 \nPWR 6.2 \nBKP 6.2 \nI2C3 7.5 \nAPB2 (up to 100 MHz)  AFIO 7.2 \nμA/MHz  GPIOA  7.2 \nGPIOB  5.7 \nGPIOC  3.6 \nGPIOD  4.0 \nGPIOE  5.3 \nSPI1/I2S1  8.4 \nUSART1  7.2 \nUSART6  6.1 \nUART7  4.7 \nUART8  3.8 \nTMR1  11.7 \nTMR8  13.3 \nTMR9  8.4 \nTMR10  9.9 \nTMR11  9 \nADC1+ADC2  5.2 \n5.3.6  External clock source characteristics  \nHigh -speed external user clock generated from an external source  \nThe characteristics given in the table below result from tests performed using a high -\nspeed external clock source, and under ambient temperature and supply voltage \nconditions summarized in  Table10 . \nTable21.  High -speed external user clock characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfOSCIN Crystal frequency  2.2V≤VDD≤3.6V 2 8 30 MHz \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   59 / 84 \n \nVHSEH OSC_IN input pin \nhigh level voltage   0.7 \nVDD - VDD \nV \nVHSEL OSC_IN input pin \nlow level voltage   VSS - 0.3 \nVDD \ntw(HSE) \ntw(HSE) OSC_IN high or \nlow time(1)  5 - - \nns \ntr(HSE) \ntf(HSE) OSC_IN rise or fall \ntime (1)  - - 20 \nCHTAL  Recommended \nmatching \ncapacitance  -  20  pF \nDuCy (HSE) Duty cycle  - 30 50 70 % \nI HSE driving current  VDD=3.3V,VIN=VSS  \nWith 20pF load   3  mA \ntsu StatUp time    30  ms \n Guaranteed by design, not tested in production.  \nFigure12.  High -speed external clock source AC timing diagram  \n \nLow-speed external user clock generated from an external source  \nThe characteristics given in the table below result from tests performed using a low -\nspeed external clock source, and under ambient temperature and supply voltage \nconditions summarized in  Table10 . \nTable22.  Low-speed external user clock characteristics  \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   60 / 84 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLSE_ext User External clock \nsource frequency(1) \n- - 32.768  1000 KHz \nVLSEH OSC32_IN input pin \nhigh level voltage  0.7 V DD - VDD \nV \nVLSEL OSC32_IN input pin \nlow level voltage  VSS - 0.3 \nVDD \ntw(LSE) \ntw(LSE) OSC32_IN high or \nlow time(1) 450 - - \nns tr(LSE)  \ntf(LSE) OSC32_IN rise or \nfall time(1) - - 50 \nCin(LSE) OSC32_IN input \ncapacitance(1) - - 5 - pF \nDuCy (LSE) Duty cycle  - 30 - 70 % \nIL OSC32_IN input \nleakage current  VSS ≤ V IN ≤ V DD - - ±1 μA \n Guaranteed by design, not tested in production.  \nFigure13.  Low-speed external clock source AC timing diagram  \n \nHigh -speed external clock generated from a crystal/ceramic resonator  \nThe high -speed external (HSE) clock can be supplied with a 4 to 25 MHz \ncrystal/ceramic resonator oscillator. All the information given in this paragraph are \nbased on characterization results obtained with typical external components \nspecified in the table below. In the application, the resonator and the load capacitors \nhave to be placed as close as possible to the oscillator pins in order to minimize \noutput distortion and startup stabilization time. Refer to the cr ystal resonator \nmanufacturer for more details on the resonator characteristics (frequency, package, \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   61 / 84 \n \naccuracy).  \nTable23.  HSE 4 -25 MHz oscillator characteristics(1)(2) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfOSC_IN Oscillator frequency  - 4 8 25 MHz \ntSU(HSE)(3) Startup time  VDD is stabilized  - 2 - ms \n Resonator characteristics given by the crystal/ceramic resonator manufacturer.  \n Guaranteed by characterization results, not tested in production.  \n tSU(HSE)  is the startup time measured from the moment it is  enabled (by software) to a \nstabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator \nand it can vary significantly with the crystal manufacturer  \nFor C L1 and C L2, it is recommended to use high -quality external ceramic capacitors in \nthe 5 pF to 25 pF range (typ.), designed for high -frequency applications, and \nselected to match the requirements of the crystal or resonator. C L1 and C L2 are \nusually the same size. The crystal manufacturer typically specifies a load c apacitance \nwhich is the series combination of C L1 and C L2. PCB and MCU pin capacitance must be \nincluded (10 pF can be used as a rough estimate of the combined pin and board \ncapacitance) when sizing C L1 and C L2. \nFigure14.  Typical application with an 8 MHz crystal  \n \nLow-speed external clock generated from a crystal/ceramic resonator  \nThe low -speed external (LSE) clock can be supplied with a 32.768 kHz \ncrystal/ceramic resonator oscillator. All the information given in this paragraph are \nbased on characterizati on results obtained with typical external components \nspecified in the table below. In the application, the resonator and the load capacitors \nhave to be placed as close as possible to the oscillator pins in order to minimize \noutput distortion and startup st abilization time. Refer to the crystal resonator \nmanufacturer for more details on the resonator characteristics (frequency, package, \naccuracy).  \nTable24.  LSE oscillator characteristics (f LSE = 32.768 kHz)(1) \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   62 / 84 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntSU(LSE)  Startup time  VDD is stabilized  - 150 - ms \n Guaranteed by characterization results, not tested in production.  \nFor C L1 and C L2, it is recommended to use high -quality ceramic capacitors in the 5 pF \nto 15 pF range selected to match the requirements of the crystal or resonator. C L1 \nand C L2, are usually the same size. The crystal manufacturer typically specifies a \nload capacitance which is the series combination of C L1 and C L2. \nLoad capacitance CL has the following formula: C L = C L1 x CL2 / (C L1 + C L2) + C stray \nwhere Cstray is the pin capacitance and board or trace PCB -related capacitance. \nTypically, it is between 2 pF and 7 pF.  \nFigure15.  Typical application with a 32.768 KHz crystal  \n \n5.3.7  Internal clock source characteristics  \nThe parameters given in the  table below are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in  Table10 . \nHigh-speed internal (HSI) RC oscil lator \nTable25.  HSI oscillator characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHSI Frequency  - - 48 - MHz \nDuCy (HSI) Duty cycle  - 45 - 55 % \nACCHSI  Accuracy of the HSI \noscillator  User-trimmed with \nthe RCC_CTRL \nregister  - - 1(2)  \n% \nTA = -40 ~ 85 °C  -2.5 - 2 \n TA = 0 ~ 70 °C  -1.5 - 1.5 \nTA = 25 °C  -1 - 1 \ntSU(HSI)(3) HSI oscillator startup \ntime - - - 10 μs \n\nElectrical charact eristics   V32G410x Datasheet  \n Vango Technologies, Inc.   63 / 84 \n \nIDD(HSI)(3) HSI oscillator power  \nconsumption   \n- - 240 275 μA \n VDD = 3.3 V, TA = -40~85 °C, unless otherwise specified.  \n Guaranteed by design, not tested in production.  \n Guaranteed by characterization results, not tested in production.  \nFigure16.  HSI oscillator frequency accuracy vs. Temperature  \n \nLow-speed internal (LSI) RC oscillator  \nTable26.  LSI oscillator characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLSI(2) Frequency  - 30 40 60 kHz \n VDD = 3.3 V, TA = -40 to 105 °C, unless otherwise specified.  \n Guaranteed by characterization results, not tested in production.  \n5.3.8  Wakeup time from low -power mode  \nThe wakeup times given in the table below is measured on a wakeup phase with the \nHSI RC oscillator. The clock source used to wake up the device depends from the \ncurrent operating mode:  \n⚫ Stop or Standby mode: the clock source is the HSI RC oscillator  \n⚫ Sleep mode: the clock source is the c lock that was set before entering Sleep \nmode  \nAll timings are derived from tests performed under ambient temperature and VDD \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   64 / 84 \n \nsupply voltage conditions summarized in  Table10 . \nTable27.  Low-power mode wakeup timings  \nSymbol  Parameter  Typ Unit \ntWUSLE  \nEP(1) Wakeup from Sleep mode  3.3 μs \ntWUSTOP（1） Wakeup from Stop mode (regulator in run mode)  280 \nμs Wakeup from Stop mode (regulator in low - power \nmode)  320 \ntWUSTDBY\n（1） Wakeup from Standby mode （EOPB0 = 1 ） 70 \nms Wakeup from Standby mode （EOPB0 = 0 ） 270 \n wakeup times are measured from the wakeup event to the point in which the user application \ncode reads the first instruction.  \n5.3.9  PLL characteristics  \nThe parameters given in the table below are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in  Table10 . \nTable28.  PLL characteristics  \nSymbol  Parameter  MIN TYP MAX Unit \nfDIV Divided reference \nfrequency range  30  375000  KHz \nfOUT Total output \nfrequency range  1.88  375 MHz \nPP Period jitter (P -P) \n(max)    +/-2.5% \noutput cycle  ps \nIPD Power dissipation \n(nom)   20@ 30MHz \n(/1 output)   uA \ntRST Reset pulse width \n(min)  5   µs \ntLOCK Lock time (min \nallowed)  500 div. \nreference cycles    us \n5.3.10  Memory characteristics  \nThe characteristics in Table 30 are given at TA = 25 °C and VDD = 3.3 V.  \nTable29.  Internal Flash memory characteristics  \nSymbol  Parameter  Conditions  Typ \nUnit Bank  Size \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   65 / 84 \n \n1 2 4 8 16 MB \nTPROG Programming \ntime - 20 μs \ntERASE Page (4 KB) erase \ntime - 60 60 50 35  ms \ntME Mass erase time  - 7 10 15 30 60 s \nIDD Supply current  Programming \nmode  9.3 \nmA \nErase mode  2.2 \nTable30.  Internal Flash memory endurance and data retention  \nSymbol  Parameter  Conditions  Min(1) Typ Max Unit \nNEND  Endurance  TA = -40 ~ 105 °C  100 - - kcycles  \ntRET Data \nretention  TA = 85 °C  20 - - years  \n Guaranteed by design, not tested in production.  \n5.3.11  I/O port characteristics  \nGeneral input/output characteristics  \nUnless otherwise specified, the parameters given in the table below are derived from \ntests performed under the conditions summarized in  Table10 . All I/Os are CMOS and \nTTL compliant.  \nTable31.  I/O static characteristics  \nSymb  Parameter  Min Typ Max Unit \nVT+ Schmitt Trigger Low to High Threshold \nPoint with Pull -up/down resistor \nDisable  1.75 1.97 2.18 V \nVT- Schmitt Trigger High to Low Threshold \nPoint with Pull -up/down resistor \nDisable  1.13 1.31 1.52 V \nVT+PUIPD  Schmitt Trigger Low to High Threshold \nPoint with Pull -up/down resistor \nEnable  1.76 1.97 2.18 V \nVT-PUIPD Schmitt Trigger High to Low Threshold \nPoint with Pull -up/down resistor \nEnable  1.13 1.30 1.50 V \nVT+PU Schmitt Trigger Low to High Threshold \nPoint with Pull -up Resistor Enable  1.72 1.92 2.14 V \nVT-PU Schmitt Trigger High to Low Threshold 1.09 1.27 1.48 V \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   66 / 84 \n \nPoint with Pull -up Resistor Enable  \nVT+PD Schmitt Trigger Low to High Threshold \nPoint with Pull -down Resistor Enable  1.79 2.02 2.24 V \nVT-PD Schmitt Trigger High to Low Threshold \nPoint with Pull-down Resistor Enable  1.15 1.34 1.54 V \nII Input Leakage Current@VI=3.3V  or \n0V@125 ℃  2n 51n A \nInput Leakage Current@VI=3.3V  or \n0V@85℃  2n 19n A \nIOZ Tri-state Output Leakage Current \n@Vo=3.3V or 0V   2n 51n A \nRPU Pull-up Resistor  27.37K  38.26K  59.09K  Ω \nRPD Pull-down Resistor  26.1K  41.58K  75.84K  Ω \nVOL Output Low Voltage    0.4 V \nVOH Output High Voltage  2.4   V \nIOL Low Level Output Current @VOL(max)  9.21 14.1 18.96  mA \nIOH High Level Output Current @VOH(min)  22.17  31.45  40.44  mA \n The following IOs: IOA0, IOA1, IOC0, IOC4, IOC13, IOC14, IOC15, IOF0, IOF1, IOF2, IOF3, \nIOF4, IOF5 do not support the input of Schmitt hysteresis.  \n5.3.12  NRST pin characteristics  \nThe NRST pin input driver uses CMOS technology. It is connected to a permanent \npull-up resistor, RPU (see the table below).  \nUnless otherwise specified, the parameters given in the table below are derived from \ntests performed under ambient temperature and VDD supply voltage conditions \nsummarized in  Table10 . \nTable32.  NRST pin characteristics  \nSymbol  Para meter  Conditions  Min Typ Max Unit \nVIL(NRST)(1) NRST input low level \nvoltage  - -0.5 - 0.8 \nV \nVIH(NRST)(1) NRST input high level \nvoltage  - 2 - VDD + 0.3  \nVhys(NRST)  NRST Schmitt trigger \nvoltage  \nhysteresis  -  \n- 500 - mV \nRPU Weak pull -up \nequivalent resistor  VIN = V SS 30 40 50 kΩ \nVF(NRST)(1) NRST input filtered \npulse - - 24 33.3 μs \nVNF(NRST)(1) NRST input not filtered - 66.7 46 - μs \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   67 / 84 \n \npulse \n Guaranteed by design.  \nFigure17.  Recommended NRST pin protection  \n \n The reset network protects the device against parasitic resets.  \n The user must ensure that the level on the NRST pin can go below the VIL (NRST) max level \nspecified in Table  40. Otherwise the reset will not be taken into account by the device.  \n5.3.13  TMR timer characteristics  \nThe parameters given in the table below are guaranteed by d esign.  \nRefer to 5.3.11  for details on the input/output alternate function characteristics \n(output compare, input capture, external clock, PWM output).  \nTable33.  TMRx(1) chara cteristics  \nSymbol  Parameter  Conditions  Min Max Unit \ntres(TMR)  Timer resolution tim  - 1 - tTMRxCLK  \nfTMRxCLK  = \n180MHZ  5.6 - ns \nfEXT Timer external clock \nfrequency on CH1 to \nCH4 - 0 fTMRxCLK /2 MHz \n0 50 MHz \n TMRx is used as a general term to refer to the TMR1 to TMR14.  \n5.3.14  Communications interfaces  \nI2C interface characteristics  \nThe V32G410x I2C interface meets the requirements of the standard I2C \ncommunication protocol with the following restrictions: the I/O pins SDA and SCL \nmapped to are not ”tr ue” open -drain.  \n\nElectrical cha racteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   68 / 84 \n \nWhen configured as open -drain, the PMOS connected between the I/O pin and VDD \nis disabled, but is still present.  \nThe I2C characteristics are described in the table below. Refer also to 5.3.12 I/O port \ncharacteristics  for more details on the input/output alternate function characteristics \n(SDA and SCL).  \nTable34.  I2C characteristics  \nSymbol  Parameter  Standard mode \nI2C(1)(2) Fast mode \nI2C(1)(2) Unit \nMin Max Min Max \ntw(SCLL)  SCL clock low time  4.7 - 1.3 - \nμs \ntw(SCLH)  SCL clock high time  4.0 - 0.6 - \ntsu(SDA)  SDA setup time  250 - 100 - \nns th(SDA) SDA data hold time  - 3450(3) - 900(3) \ntr(SDA) \ntr(SCL) SDA and SCL rise \ntime - 1000 - 300 \ntf(SDA) \ntf(SCL) SDA and SCL fall \ntime - 300 - 300 \nth(STA) Start condition hold \ntime 4.0 - 0.6 - \nμs \ntsu(STA) Repeated Start \ncondition setup time  4.7 - 0.6 - \ntsu(STO)  Stop condition setup \ntime 4.0 - 0.6 - μs \ntw(STO:STA)  Stop to Start \ncondition time (bus \nfree) 4.7 - 1.3 - μs \nCb Capacitive load for \neach bus line  - 400 - 400 pF \n Guaranteed by design, not tested in production.  \n fPCLK1 must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 \nMHz to achieve the fast mode I2C frequencies.  \n The device must internally provide a hold time of at least 300ns for the SDA signal in order to \nbridge the undefined regio n on the falling edge of SCL.  \nFigure18.  I2C bus AC waveforms and measurement circuit(1) \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   69 / 84 \n \n \n Measurement points are done at CMOS levels: 0.3  VDD and 0.7  VDD. \nTable35.  SCL frequency (f PCLK1 = 36 MHz, VDD = 3.3 V)(1)(2) \nfSCL(kHz)  I2C_CLKCTRL value  \nRP = 4.7 k Ω \n400 0x801E  \n300 0x8028  \n200 0x803C  \n100 0x00B4  \n50 0x0168  \n20 0x0384  \n RP = External pull -up resistance, fSCL = I2C speed.  \n For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed \nranges, the tolerance on the achieved speed ±2%. These variations depend on the accuracy \nof the external components used to design the application.  \nSPI-I2S characteristics  \nUnless otherwise specified, the parameters given in Table 44 for SPI or in Table 45 \nfor I2S are derived from tests performed under ambient temperature, f PCLKx \nfrequency and V DD supply voltage conditions summarized in  Table10 . \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   70 / 84 \n \nRefer to 5.3.11  for more details on the input/output alternate function characteristics \n(NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).  \nTable36.  SPI characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfSCK \n(1/t c(SCK))(1) SPI clock \nfrequency(2)(3) Master mode  - 36 MHz \nSlave mode  - fPCLK/2 \ntr(SCK) \ntf(SCK) SPI clock rise and \nfall time  Capacitive load: C = \n30 pF  - 8 ns \ntsu(NSS)  (1) NSS setup time  Slave mode  4tPCLK - ns \nth(NSS)(1) NSS hold time  Slave mode  2tPCLK - ns \ntw(SCKH)(1) \ntw(SCKL)(1) SCK high and low \ntime Master mode, f PCLK = \n90 MHz,  \nprescaler = 4  22 32 ns \ntsu(MI)(1) Data input setup \ntime Master mode  5 - \nns tsu(SI) (1) Slave mode  5 - \nth(MI)(1) Data input setup \ntime Master mode  5 - ns \nth(SI) (1) Slave mode  4 - \nta(SO)(1)(4) Data output access \ntime Slave mode, fPCLK = \n20 MHz  0 3tPCLK ns \ntdis(SO)(1)(5) Data output disable \ntime Slave mode  2 10 ns \ntv(SO)(1) Data output valid \ntime Slave mode (after \nenable edge)  - 25 ns \ntv(MO)(1) Data output valid \ntime Master mode (after \nenable edge)  - 5 ns \nth(SO)(1) \nData output hold \ntime Slave mode (after \nenable edge)  15 - \nns \nth(MO)(1) Master mode (after \nenable edge)  2 - \n Guaranteed by characterization results, not tested in production.  \n Min time is for the minimum time to drive the output and the max time is for the maximum \ntime to validate the data.  \n Min time is for the minimum time to invalidate the output and the max time is for the \nmaximum time to put the data in Hi -Z. \nFigure19.  SPI timing diagram - slave mode and CPHA = 0  \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   71 / 84 \n \n \nFigure20.  SPI timing diagram - slave mode and CPHA = 1(1) \n \n Measurement points are done at CMOS levels: 0.3  VDD and 0.7  VDD. \nFigure21.  SPI timing diagram - master mode  (1) \n \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   72 / 84 \n \n Measurement points are done at CMOS levels: 0.3  VDD and 0.7  VDD. \nTable37.  I2S characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfCK \n1/tc(CK) I2S clock \nfrequency  Master mode (data: 16 \nbits, audio frequency = 48 \nkHz) 1.522  1.525  MHz \nSlave mode  0 6.5 \ntr(CK) \ntf(CK) I2S clock rise \nand fall time  Capacitive load: C = 50 pF  - 8 \nns tv(WS) (1) WS valid time  Master mode  3 - \nth(WS)(1) WS hold time  Master mode  2 - \ntsu(WS)(1) WS setup time  Slave mode  4 - \nth(WS)(1) WS hold time  Slave mode  0 - \ntw(CKH)(1) CK high and \nlow time  Master fPCLK = 16 MHz, \naudio frequency = 48 kHz  312.5  - \ntw(CKL)(1) 345 - \ntsu(SD_MR)(1) Data input \nsetup time  Master receiver  6.5 - \ntsu(SD_SR)(1) Slave receiver  1.5 - \nth(SD_MR)(1)(2) Data input hold \ntime Master receiver  0 - \nth(SD_SR)(1)(2) Slave receiver  0.5 - \ntv(SD_ST)(1)(2) Data output \nvalid time  Slave transmitter (after \nenable edge)  - 18 \nth(SD_ST)(1) Data output \nhold time  Slave transmitter (after \nenable edge)  11 - \ntv(SD_MT)(1)(2) Data output \nvalid time  Master transmitter (after \nenable edge)  - 3 \nth(SD_MT)(1) Data output \nhold time  Master transmitter (after \nenable edge)  0 - \n Guaranteed by design and/or characterization results.  \n Depends on f PCLK. For example, if f PCLK=8 MHz, then T PCLK = 1/f PCLK =125 ns.  \nFigure22.  I2S slave timing diagram (Philips protocol)(1) \nElectrical  characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   73 / 84 \n \n \n Measurement points are done at CMOS levels: 0.3  VDD and 0.7  VDD. \n LSB transmi t/receive of the previously transmitted byte. No LSB transmit/receive is sent \nbefore the first byte.  \nFigure23.  I2S master timing diagram (Philips protocol)(1) \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   74 / 84 \n \n \n Measurement points are done at CMOS levels: 0.3  VDD and 0.7  VDD. \n LSB transmit/receive of the previously t ransmitted byte. No LSB transmit/receive is sent \nbefore the first byte.  \nCAN (controller area network) interface  \nRefer to 5.3.11  for more details on the input/output alternate function characteristics \n(CAN_TX and CAN_RX).  \n5.3.15  12-bit ADC characteristics  \nTable38.  ADC Characteristics  \nParameter  Condition  Minimum  Typical  Maximum  Unit \nPower supply voltage  \nAVDD_ADC  - 2.6 3.3 3.63 V \nVDD_ADC  - 0.81 1.1 1.21 V \nIAVDD_ADC  @ fs=2msps   500  uA \nIVREFP_ADC  @ fs=2msps   80  uA \nIVDD_ADC  @ fs=2msps   5  uA \nPowerDown    30  nA \nReference voltage  \nVEREFP_ADC  - 1.8 3.3 3.63 V \n\nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   75 / 84 \n \nVREFN_ADC  -  0  V \nAnalog input  \nInput range  ADC_SDIF=0  VREFN   VREFP  V \nADC_SDIF=1  2* (VREFP -VREFN)  V \nInput common mode   (VREFP -VREFN)/2  V \nInput sampling capacitor  Single -ended   5  pF \nInput equivalent \nimpedance     1000 Ω \nTime sequence  \nClock cycle (Ts)     3333 nS \nDuty cycle   40% 50% 60% Ts \nSOC setup time    2  nS \nSOC hold time    2  nS \nSampling time    1.5  Ts \nSampling + conversion \ntime   14  Ts \nChannel selection to EOC \ntime  1.5  11 Ts \nADC Performance (Single Ended) 1  \nTHD   -75  dB \nENOB    10.5  bit \nSNDR    65  dB \nDNL   ± 1.5   LSB \nINL   ± 2  LSB \nCalibrable offset   -16  16 LSB \nADC Performance (Differential) 1  \nTHD   -75  dB \nENOB    11  bit \nSNDR    68  dB \nDNL   ± 1.5   LSB \nINL   ± 2  LSB \nCalibrable offset   -16  16 LSB \n Fin=100kHz, fs=28Msps, power supply voltage 2.97 ~ 3.63 V, -40 ℃ ~ 125 ℃; \n In the case of single -ended input, the performance of odd channels passes through two -stage \nswitches, and the performance decreases slightly;  \n5.3.16  Temperature sensor characteristics  \nTable39.  Temper ature sensor characteristics  \nSymbol  Parameter  Min Typ Max Unit \nTL(1) VSENSE linearity with temperature  - ±1 ±2 ºC \nAvg_Slope(1)(2) Average slope   2.2898  mV/ºC  \nV25(1)(2) Sample value at 25 ºC   2646   \nElectrical characteristics   V32G410x Datasheet  \n Vango Technologies, Inc.   76 / 84 \n \ntSTART(3) Startup time  - - 6 μs \nTS_temp(3)(4) ADC sampling time when reading \nthe temperature  2 - - μs \n Guaranteed by characterization results, not tested in production.  \n The temperature sensor output voltage changes linearly with temperature. The offset of this \nline varies from chip to chip due to process variation (up to 50 °C from one chip to another). \nThe internal temperature sensor is more suited to applications that detect temperature \nvariations instead of absolute temperatures. If accurate temperature readings are needed, an \nexternal temperature senso r part should be used.  \n Guaranteed by design, not tested in production.  \n Shortest sampling time can be determined in the application by multiple iterations.  \nObtain the temperature using the following formula:  \nTemperature (in °C) = (V sense - V25) / Avg_Slope. Where,  \nV25 = V SENSE value for 25° C and  \nAvg_Slope = Average Slope for curve between Temperature vs. V SENSE (given in mV/° \nC). \nFigure24.  VSENSE vs. temperature  \n \n5.4 ESD electricial character  \nTable40.  ESD electricial parameter  \nVESD Human Body Model(HBM)  -4000 4000 V \nCharged Device Model(CDM)  -1000 1000 V \n\nstroage   V32G410x Datasheet  \n Vango Technologies, Inc.   77 / 84 \n \n6 stroage  \n6.1 Hmidity sensitivity  \nTable41.  MSL summary  \nMSL Out-of-bag floor life  Comments  \n1 Unlimited  ≤30°C / 85%RH  \n2 1 year  ≤30°C / 60%RH  \n2a 4 weeks  ≤30°C / 60%RH  \n3 168 hours  ≤30°C / 60%RH  \n4 72 hours  ≤30°C / 60%RH  \n5 48 hours  ≤30°C / 60%RH  \n5a 24 hours  ≤30°C / 60%RH  \n6 Time on Label(TOL)  ≤30°C / 60%RH  \n The moisture sensitivity level of V32G410x is MSL3.  \n6.2 Storage conditions  \nTable42.  Bagged storage conditions  \nPackaging method  method Vacuum  \nStorage temperature  -55°C ~150°C  \n \n  \nReflow soldering process   V32G410x Datasheet  \n Vango Technologies, Inc.   78 / 84 \n \n7 Reflow soldering process  \nAll Wangao chips provided to customers are lead -free RoHS compliant products.  \nThe reflow soldering process recommended in this article is a lead -free reflow \nsoldering process, which is suitable for the pure lead -free process of lea d-free solder \npaste. If customers need to use lead solder paste, please contact the smart chip FAE \nconnect.  \nSee Table43  for lead -free reflow profile conditions. This table is for reference only.  \nTable43.  Reflow profile conditions  \n QTI typical SMT reflow profile conditions(for reference \nonly)  \nStep Reflow condition  \nEnvironment  N2 purge reflow usage (yes/no)  Yes, N2 purge used  \nIf yes, O2 ppm level  O2 < 1500 ppm  \nA Preheat ramp up temperature \nrange  25°C -> 150°C  \nB Preheat ramp up rate  1.5~2.5 °C /sec  \nC Soak temperature range  150°C -> 190°C  \nD Soak time  80~110 sec  \nE Liquidus temperature  217°C  \nF Time above liquidus  60-90 sec  \nG Peak temperature  240-250°C  \nH Cool down temperature rate  ≤4°C /sec  \nThe figure below shows a typical lead -free reflow mode.  \nFigure25.  A typical lead -free reflow mode  \n  \n\nPackage information   V32G410x Datasheet  \n Vango Technologies, Inc.   79 / 84 \n \n8 Package information  \n8.1 LQFP100 14 x 14 mm package information  \nFigure26.  LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline  \n \n Drawing is not in scale.  \n\nPackage information   V32G410x Datasheet  \n Vango Technologies, Inc.   80 / 84 \n \nSymbol  millimeters  inches(1)  \nMin Typ Max Min Typ Max \nA - - 1.60 - - 0.063  \nA1 0.05 - 0.15 0.002  - 0.006  \nA2 1.35 1.40 1.45 0.053  0.055  0.057  \nb 0.17 0.20 0.26 0.007  0.008  0.010  \nc 0.10 0.127  0.20 0.004  0.005  0.008  \nD 16.00 BSC.  0.630 BSC.  \nD1 14.00 BSC.  0.551 BSC.  \nE 16.00 BSC.  0.630 BSC.  \nE1 14.00 BSC.  0.551 BSC.  \ne 0.50 BSC.  0.020 BSC.  \nL 0.45 0.60 0.75 0.018  0.024  0.030  \nL1 1.00 REF.  0.039 REF.  \n Values in inches are converted from mm and rounded to 3 decimal digits.  \nPackage information   V32G410x Datasheet  \n Vango Technologies, Inc.   81 / 84 \n \n8.2 LQFP64  10x10mm  package information  \nFigure27.  LQFP64  10x10mm  64 pin low -profile quad flat package outline  \nPIN110.10\n10.00  SQ\n9.69012.20\n12.00 SQ\n11.80\n0.27\n0.180.50 BSC1\n16\n17 32334849 641.60MAX\n1.45\n1.40\n1.35\n0.75\n0.60\n0.450.69\n0.64\n0.59\n0.20\n0.080.0813°\n12°\n11°0.15\n0.057.0°\n3.5°\n0.0°1.00 REFUnit: mm\n \n  \nPackage information   V32G410x Datasheet  \n Vango Technologies, Inc.   82 / 84 \n \n8.3 QFN48 7 x 7 mm package information  \nFigure28.  QFN48 – 7 x 7 mm 48 pin low -profile quad flat package outline  \n \n  \n\nPackage information   V32G410x Datasheet  \n Vango Technologies, Inc.   83 / 84 \n \n8.4 Thermal characteristics  \nThe maximum chip junction temperature (T Jmax) must never exceed the values given \nin Table9 . \nThe maximum chip -junction te mperature, TJmax, in degrees Celsius, may be \ncalculated using the following equation:  \nTjmax = T amax + (P dmax x ΘJA) \nWhere:  \n⚫ Tamax is the maximum ambient temperature in °C,  \n⚫ ΘJA is the package junction -to-ambient thermal resistance, in °C/W,  \n⚫ Pdmax is the sum of PINTmax and PI/Omax (Pdmax = PINTmax + PI/Omax),  \n⚫ PINTmax is the product of IDD and VDD, expressed in Watts. This is the \nmaximum chip internal power.  \nPI/Omax represents the maximum power dissipation on output pins where:  \nPI/Omax = Σ(VOL x IOL) + Σ((VDD – VOH) x I OH), \ntaking into account the actual V OL / IOL and V OH / IOH of the I/Os at low and high level \nin the application.  \nTable44.  Package thermal characteristics  \nsymbol  Parameter  value  unit \nΘJA Thermal impedance from junction to environment  53.6 °C/W  \n \n \n \n \n \n  \n\n'}]
!==============================================================================!
### V32G410x Development Board Summary

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.6V to 3.6V
  - Backup Voltage: 2.2V to 3.6V
- **Current Ratings**: 
  - Total current into VDD/VDDA: 150 mA
  - Output current sunk by any I/O: 25 mA
- **Power Consumption**: 
  - Typical current consumption in operation mode (200 MHz): 57.1 mA (with all peripherals enabled)
  - Maximum current consumption in operation mode (200 MHz): 93.1 mA (with all peripherals enabled)
- **Operating Temperature Range**: -40°C to +105°C
- **Package Type**: 
  - QFN48 (7x7 mm)
  - LQFP64 (10x10 mm)
  - LQFP100 (14x14 mm)
- **Special Features**: 
  - ARM Cortex-M4F core with FPU and DSP instruction set
  - Up to 4096 Kbytes of Flash memory and 1536 Kbytes of SRAM
  - Multiple communication interfaces (I2C, SPI, USART, CAN)
  - Low-power modes (Sleep, Stop, Standby)
  - Integrated temperature sensor and two 12-bit ADCs
- **Moisture Sensitive Level (MSL)**: MSL3

#### Component Description:
The V32G410x is a high-performance microcontroller based on the ARM Cortex-M4F architecture. It operates at a maximum frequency of 200 MHz and features a floating-point unit (FPU) for efficient processing of complex calculations. The device includes a memory protection unit (MPU) for enhanced security and supports a wide range of peripherals, making it suitable for various embedded applications.

#### Typical Applications:
The V32G410x microcontroller is designed for applications that require efficient processing and low power consumption. Typical applications include:
- **Industrial Automation**: Control systems that require real-time processing and multiple I/O interfaces.
- **Consumer Electronics**: Devices that benefit from low-power modes and high-performance processing.
- **Automotive Systems**: Applications that utilize CAN communication for vehicle networking.
- **IoT Devices**: Smart sensors and devices that require efficient data processing and communication capabilities.
- **Medical Devices**: Systems that require precise analog-to-digital conversion and low power consumption for battery-operated devices.

This microcontroller's versatility and performance make it an excellent choice for a wide range of embedded system designs.