// Seed: 4179290707
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  generate
    for (id_6 = id_6 & id_4; (id_3); id_6 = id_4) begin : LABEL_0
      wire id_7;
    end
    for (id_8 = {id_5, id_1}; id_1; id_8 = id_3) begin : LABEL_0
      wire id_9;
    end
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_9
  );
endmodule
