{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699248919774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699248919782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 21:35:19 2023 " "Processing started: Sun Nov 05 21:35:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699248919782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248919782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248919782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699248920426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699248920427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699248932249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699248932255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699248932259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699248932263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932263 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_R_10 task4.sv(47) " "Verilog HDL Declaration error at task4.sv(47): identifier \"VGA_R_10\" is already declared in the present scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 47 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1699248932267 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_G_10 task4.sv(48) " "Verilog HDL Declaration error at task4.sv(48): identifier \"VGA_G_10\" is already declared in the present scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 48 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1699248932268 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "VGA_B_10 task4.sv(49) " "Verilog HDL Declaration error at task4.sv(49): identifier \"VGA_B_10\" is already declared in the present scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 49 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1699248932268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_X vga_x task4.sv(8) " "Verilog HDL Declaration information at task4.sv(8): object \"VGA_X\" differs only in case from object \"vga_x\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699248932268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_Y vga_y task4.sv(8) " "Verilog HDL Declaration information at task4.sv(8): object \"VGA_Y\" differs only in case from object \"vga_y\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699248932269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_PLOT vga_plot task4.sv(9) " "Verilog HDL Declaration information at task4.sv(9): object \"VGA_PLOT\" differs only in case from object \"vga_plot\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699248932269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_COLOUR vga_colour task4.sv(9) " "Verilog HDL Declaration information at task4.sv(9): object \"VGA_COLOUR\" differs only in case from object \"vga_colour\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699248932269 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "task4 task4.sv(2) " "Ignored design unit \"task4\" at task4.sv(2) due to previous errors" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1699248932269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 0 0 " "Found 0 design units, including 0 entities, in source file task4.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reuleaux.sv(41) " "Verilog HDL information at reuleaux.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699248932273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reuleaux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699248932274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blackscreen.sv(12) " "Verilog HDL information at blackscreen.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699248932278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file blackscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blackscreen " "Found entity 1: blackscreen" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699248932279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/School/CPEN 311/CPEN311-lab4/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/School/CPEN 311/CPEN311-lab4/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699248932375 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 21:35:32 2023 " "Processing ended: Sun Nov 05 21:35:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699248932375 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699248932375 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699248932375 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248932375 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699248933099 ""}
