#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 17 08:59:10 2019
# Process ID: 5017
# Current directory: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2
# Command line: vivado -log xilinx_dma_pcie_ep.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_dma_pcie_ep.tcl -notrace
# Log file: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep.vdi
# Journal file: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source xilinx_dma_pcie_ep.tcl -notrace
Command: link_design -top xilinx_dma_pcie_ep -part xcvu9p-fsgd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'mem_clk_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0.dcp' for cell 'xdma_0_i'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W.dcp' for cell 'cn_top_inst/cryptonightR_ram_inst_0'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/mult_64wx64w_unsigned/mult_64wx64w_unsigned.dcp' for cell 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge.dcp' for cell 'xdma_app_i/axi4_amm_bridge_dma_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge.dcp' for cell 'xdma_app_i/axi4_lite_amm_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW.dcp' for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst'
INFO: [Project 1-454] Reading design checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw.dcp' for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst'
INFO: [Netlist 29-17] Analyzing 3388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mem_clk_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mem_clk_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mem_clk_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2919.066 ; gain = 397.195 ; free physical = 55922 ; free virtual = 61116
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mem_clk_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie4_uscaleplus_ip.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie4_uscaleplus_ip.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie4_ip_gt.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie4_ip_gt.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:137]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:137]
INFO: [Timing 38-2] Deriving generated clocks [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:145]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[0]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[1]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[2]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[3]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[4]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[5]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[6]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[7]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[8]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[9]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[10]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[11]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[12]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[13]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[14]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[15]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[16]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[17]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[18]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[19]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[20]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[21]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[22]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[23]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[24]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[25]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[26]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[27]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[28]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[29]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[30]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[31]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[32]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[33]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[34]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[35]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[36]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[37]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[38]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[39]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[40]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[41]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[42]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[43]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[44]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[45]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[46]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[47]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[48]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[49]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[50]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[51]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[52]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[53]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[54]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[55]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[56]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[57]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[58]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[59]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[60]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[61]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[62]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[42]__0[63]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[0]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[1]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[2]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[3]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[4]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[5]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[6]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[7]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[8]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[9]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[10]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[11]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[12]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[13]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[14]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[15]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[16]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[17]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[18]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[19]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[20]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[21]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[22]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[23]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[24]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[25]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[26]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[27]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[28]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[29]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[30]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[31]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[32]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[33]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[34]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'cn_top_inst/code0[45]__0[35]'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:149]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:150]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:151]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:153]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:160]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:161]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:165]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:173]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:179]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:182]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:183]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:184]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:185]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:186]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:187]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:188]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:189]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:190]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:191]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:192]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:193]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:194]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:195]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:196]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:197]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:198]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:199]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:200]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:201]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:202]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:203]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:204]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:205]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:206]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:207]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:208]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:209]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:210]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:211]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:212]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:213]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:214]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:215]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:216]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:217]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:218]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:219]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:220]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:221]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:222]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:223]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:224]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:225]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:226]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:227]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:228]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:229]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:230]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:231]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:232]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:233]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:234]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:235]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:236]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:237]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:238]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:239]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:240]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:242]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:243]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:244]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:245]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:246]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc]
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_clocks.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_clocks.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_clocks.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie4_ip_board.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie4_ip_board.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie4_ip_late.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie4_ip_late.xdc] for cell 'xdma_0_i/inst/pcie4_ip_i/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xdma_0_i/inst/pcie4_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3213.441 ; gain = 0.000 ; free physical = 55746 ; free virtual = 60941
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 347 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 19 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 22 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 269 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

19 Infos, 104 Warnings, 99 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 3213.441 ; gain = 1823.449 ; free physical = 55746 ; free virtual = 60941
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.477 ; gain = 64.031 ; free physical = 55740 ; free virtual = 60936

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: f2257d42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3285.477 ; gain = 0.000 ; free physical = 55655 ; free virtual = 60850

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ed1fcdd635be640c".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "74ebd451ea01a13b".
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3368.523 ; gain = 0.000 ; free physical = 55297 ; free virtual = 60701
Phase 1 Generate And Synthesize Debug Cores | Checksum: 156de2502

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3368.523 ; gain = 83.047 ; free physical = 55296 ; free virtual = 60700

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 74 inverter(s) to 20138 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[34]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[34]
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1159b82e3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55380 ; free virtual = 60783
INFO: [Opt 31-389] Phase Retarget created 261 cells and removed 588 cells
INFO: [Opt 31-1021] In phase Retarget, 263 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[34]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/axilite_clock_converter_32d32aw_inst/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[34]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 10ac599d4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55379 ; free virtual = 60783
INFO: [Opt 31-389] Phase Constant propagation created 813 cells and removed 1510 cells
INFO: [Opt 31-1021] In phase Constant propagation, 239 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 151369d94

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55376 ; free virtual = 60779
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8951 cells
INFO: [Opt 31-1021] In phase Sweep, 1699 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mem_clk_inst/inst/clk_out2_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net mem_clk_inst/inst/clk_out2_clk_wiz_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 147f30441

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55376 ; free virtual = 60780
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 14657c6a6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55380 ; free virtual = 60784
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 15d170d91

Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55380 ; free virtual = 60784
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             261  |             588  |                                            263  |
|  Constant propagation         |             813  |            1510  |                                            239  |
|  Sweep                        |               0  |            8951  |                                           1699  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             88  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3376.523 ; gain = 0.000 ; free physical = 55380 ; free virtual = 60784
Ending Logic Optimization Task | Checksum: 15eca40b3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3376.523 ; gain = 91.047 ; free physical = 55380 ; free virtual = 60784

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.119 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 509 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 32 Total Ports: 1018
Ending PowerOpt Patch Enables Task | Checksum: be7fa3fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54365 ; free virtual = 59912
Ending Power Optimization Task | Checksum: be7fa3fc

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 5260.199 ; gain = 1883.676 ; free physical = 54429 ; free virtual = 59976

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: be7fa3fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54429 ; free virtual = 59976

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54429 ; free virtual = 59976
Ending Netlist Obfuscation Task | Checksum: 140e6e606

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54429 ; free virtual = 59976
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 113 Warnings, 111 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:51 ; elapsed = 00:01:48 . Memory (MB): peak = 5260.199 ; gain = 2046.758 ; free physical = 54432 ; free virtual = 59979
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54432 ; free virtual = 59979
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54417 ; free virtual = 59976
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54394 ; free virtual = 59963
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54379 ; free virtual = 59978
INFO: [runtcl-4] Executing : report_drc -file xilinx_dma_pcie_ep_drc_opted.rpt -pb xilinx_dma_pcie_ep_drc_opted.pb -rpx xilinx_dma_pcie_ep_drc_opted.rpx
Command: report_drc -file xilinx_dma_pcie_ep_drc_opted.rpt -pb xilinx_dma_pcie_ep_drc_opted.pb -rpx xilinx_dma_pcie_ep_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -auto_incremental -incremental /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 3672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54247 ; free virtual = 59847

Phase 2 Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54243 ; free virtual = 59842
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54243 ; free virtual = 59842

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54242 ; free virtual = 59842

Phase 3 Replay Physical Synthesis Transforms
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Vivado_Tcl 4-521] iPhys_opt_design summary: tried 1 changes and 1 changes are successfully applied
iphys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54149 ; free virtual = 59750

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54148 ; free virtual = 59749

Phase 4 Build Reuse DB
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54066 ; free virtual = 59668
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 54065 ; free virtual = 59667
INFO: [Designutils 20-2297] Reference Design: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp, Summary | WNS = 0.116 | WHS = 0.006 | State = POST_ROUTE |

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53991 ; free virtual = 59592

Phase 5 Checking legality
Phase 5 Checking legality | Checksum: fcfe7c52

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53860 ; free virtual = 59462

Phase 6 Reporting

Incremental Implementation Information

Table of Contents
-----------------
1. Reuse Summary
2. Reference Checkpoint Information
3. Comparison with Reference Run
4. Non Reuse Information

1. Reuse Summary
----------------

+-------+----------------------+--------------------+--------------------+--------+
|  Type | Matched % (of Total) | Reuse % (of Total) | Fixed % (of Total) |  Total |
+-------+----------------------+--------------------+--------------------+--------+
| Cells |                99.98 |              99.98 |               0.01 |  70322 |
| Nets  |                99.99 |              99.95 |               0.00 |  55439 |
| Pins  |                    - |              99.96 |                  - | 294939 |
| Ports |               100.00 |             100.00 |             100.00 |     16 |
+-------+----------------------+--------------------+--------------------+--------+


2. Reference Checkpoint Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp |
+----------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                    v2018.3 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.116 |
| Recorded WHS                   |                      0.006 |
| Reference Speed File Version   | PRODUCTION 1.23 10-29-2018 |
| Incremental Speed File Version | PRODUCTION 1.23 10-29-2018 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


3. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:04 |       00:01 |       00:05 |       00:03 |
| read_checkpoint |             |             |     < 1 min |             |       00:01 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


4. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.01 |
|   New                 | 0.01 |
| Partially reused nets | 0.02 |
| Non-Reused nets       | 0.02 |
| Non-Reused Ports      | 0.00 |
+-----------------------+------+



Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53977 ; free virtual = 59578

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53996 ; free virtual = 59598
read_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53996 ; free virtual = 59598
INFO: [Vivado_Tcl 4-115] Reporting incremental reuse summary using design-checkpoint file '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp'

Starting Report Incremental Reuse Task

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53995 ; free virtual = 59596
report_incremental_reuse: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53995 ; free virtual = 59596
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'

Starting Incremental Placer Task
INFO: [Vivado_Tcl 4-24] Running Incremental Placer flow for unplaced cells using reference design-checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp'.
INFO: [Place 46-42] Incremental Compile is being run in High Reuse Mode.
INFO: [Place 46-44] place_design is using directive Default with target WNS of 0 ns.

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53915 ; free virtual = 59516
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fcfe7c52

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53915 ; free virtual = 59517

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fcfe7c52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53856 ; free virtual = 59461

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17ca5f8cc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53781 ; free virtual = 59386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17ca5f8cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53780 ; free virtual = 59386
Phase 1 Placer Initialization | Checksum: 17ca5f8cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53780 ; free virtual = 59386

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a15a4450

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 5260.199 ; gain = 0.000 ; free physical = 53330 ; free virtual = 58937

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5341.273 ; gain = 0.000 ; free physical = 53318 ; free virtual = 58925

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ffe84f5c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 5341.273 ; gain = 81.074 ; free physical = 53317 ; free virtual = 58924
Phase 2 Global Placement | Checksum: 11e589cc5

Time (s): cpu = 00:02:03 ; elapsed = 00:00:51 . Memory (MB): peak = 5341.273 ; gain = 81.074 ; free physical = 53316 ; free virtual = 58924

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11426949a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:54 . Memory (MB): peak = 5341.273 ; gain = 81.074 ; free physical = 53310 ; free virtual = 58917

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dc0276dd

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5341.273 ; gain = 81.074 ; free physical = 53304 ; free virtual = 58911

Phase 3.3 Place Remaining
Phase 3.3 Place Remaining | Checksum: 1e5d6d997

Time (s): cpu = 00:02:13 ; elapsed = 00:01:00 . Memory (MB): peak = 5378.781 ; gain = 118.582 ; free physical = 53264 ; free virtual = 58871
Phase 3 Detail Placement | Checksum: 250f831d7

Time (s): cpu = 00:02:37 ; elapsed = 00:01:04 . Memory (MB): peak = 5378.781 ; gain = 118.582 ; free physical = 53404 ; free virtual = 59011

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 BUFG Replication
INFO: [Place 46-47] Replicated 0 BUFGs out of 1 candidates
Phase 4.1.1.1 BUFG Replication | Checksum: 2317d3257

Time (s): cpu = 00:03:06 ; elapsed = 00:01:11 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53410 ; free virtual = 59018
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.120. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fb110a1b

Time (s): cpu = 00:03:08 ; elapsed = 00:01:12 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53419 ; free virtual = 59027
Phase 4.1 Post Commit Optimization | Checksum: 1fb110a1b

Time (s): cpu = 00:03:08 ; elapsed = 00:01:12 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53420 ; free virtual = 59027

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb110a1b

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53471 ; free virtual = 59078

Phase 4.3 Sweep Clock Roots: Post-Placement
Phase 4.3 Sweep Clock Roots: Post-Placement | Checksum: 1fb110a1b

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53470 ; free virtual = 59078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5445.387 ; gain = 0.000 ; free physical = 53470 ; free virtual = 59078

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1fb110a1b

Time (s): cpu = 00:03:10 ; elapsed = 00:01:14 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53471 ; free virtual = 59079

Phase 4.5 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5445.387 ; gain = 0.000 ; free physical = 53471 ; free virtual = 59079
Phase 4.5 Final Placement Cleanup | Checksum: 1dc91ef3a

Time (s): cpu = 00:03:10 ; elapsed = 00:01:14 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53471 ; free virtual = 59079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc91ef3a

Time (s): cpu = 00:03:10 ; elapsed = 00:01:14 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53471 ; free virtual = 59079
INFO: [Place 46-3] During incremental compilation, routing data from the original checkpoint is applied during place_design. As a result, dangling route segments and route conflicts may appear in the post place_design implementation due to changes between the original and incremental netlists. These routes can be ignored as they will be subsequently resolved by route_design. This issue will be cleaned up automatically in place_design in a future software release.

+-------------------------------------------------------------------------------+
|Incremental Placement Summary                                                  |
+-------------------------------------------------------------------------------+
|                          Type                           | Count  | Percentage |
+-------------------------------------------------------------------------------+
|  Total instances                                        |  70322 |     100.00 |
|  Reused instances                                       |  70313 |      99.99 |
|  Non-reused instances                                   |      9 |       0.01 |
|    New                                                  |      9 |       0.01 |
+-------------------------------------------------------------------------------+
|Incremental Placement Runtime Summary                                          |
+-------------------------------------------------------------------------------+
|  Initialization time(elapsed secs)                                   |  19.77 |
|  Incremental Placer time(elapsed secs)                               |  55.79 |
+-------------------------------------------------------------------------------+

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:04 |       00:01 |       00:05 |       00:03 |
| read_checkpoint |             |             |     < 1 min |     < 1 min |       00:01 |       00:01 |
| place_design    |       0.120 |       0.120 |       00:01 |       00:01 |       00:04 |       00:03 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


Ending Incremental Placer Task | Checksum: 18bc906a4

Time (s): cpu = 00:03:12 ; elapsed = 00:01:16 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53909 ; free virtual = 59517
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 116 Warnings, 111 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:16 . Memory (MB): peak = 5445.387 ; gain = 185.188 ; free physical = 53909 ; free virtual = 59517
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5445.387 ; gain = 0.000 ; free physical = 53910 ; free virtual = 59517
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 5477.402 ; gain = 0.000 ; free physical = 53844 ; free virtual = 59508
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5477.402 ; gain = 0.000 ; free physical = 53658 ; free virtual = 59505
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 5477.402 ; gain = 32.016 ; free physical = 53711 ; free virtual = 59514
INFO: [runtcl-4] Executing : report_io -file xilinx_dma_pcie_ep_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5477.402 ; gain = 0.000 ; free physical = 53657 ; free virtual = 59461
INFO: [runtcl-4] Executing : report_utilization -file xilinx_dma_pcie_ep_utilization_placed.rpt -pb xilinx_dma_pcie_ep_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_dma_pcie_ep_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5501.414 ; gain = 0.000 ; free physical = 53710 ; free virtual = 59516
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Incremental Route Task
Checksum: PlaceDB: cc72e4ca ConstDB: 0 ShapeSum: bf5621da RouteDB: 93484043

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ce16fd30

Time (s): cpu = 00:02:42 ; elapsed = 00:01:54 . Memory (MB): peak = 5823.234 ; gain = 313.816 ; free physical = 53147 ; free virtual = 58979
Post Restoration Checksum: NetGraph: 8145a6d6 NumContArr: ef5b3144 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 170a0d81a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:56 . Memory (MB): peak = 5823.234 ; gain = 313.816 ; free physical = 53105 ; free virtual = 58938

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 170a0d81a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:56 . Memory (MB): peak = 5823.234 ; gain = 313.816 ; free physical = 52967 ; free virtual = 58800

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13857186a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:57 . Memory (MB): peak = 5823.234 ; gain = 313.816 ; free physical = 52967 ; free virtual = 58800
--------------------------------------------------------
|Incremental Routing Reuse Summary                      |
--------------------------------------------------------
|Type                     | Count    | Percentage       |
--------------------------------------------------------
|Fully reused nets        |     58742|            99.96 |
|Partially reused nets    |        12|             0.02 |
|Non-reused nets          |        13|             0.02 |
--------------------------------------------------------
INFO: [Route 35-559] route_design is using directive Default with target WNS of 0.0ns

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 12e85007b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:03 . Memory (MB): peak = 5948.840 ; gain = 439.422 ; free physical = 52947 ; free virtual = 58780

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32353 %
  Global Horizontal Routing Utilization  = 1.18134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 21
  Number of Node Overlaps             = 0

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32386 %
  Global Horizontal Routing Utilization  = 1.18232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


 Verification completed successfully
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 2 Router Initialization | Checksum: 214c72b89

Time (s): cpu = 00:04:02 ; elapsed = 00:02:20 . Memory (MB): peak = 5948.840 ; gain = 439.422 ; free physical = 52916 ; free virtual = 58749
--------------------------------------------------------
|Incremental Routing Reuse Summary                      |
--------------------------------------------------------
|Type                     | Count    | Percentage       |
--------------------------------------------------------
|Fully reused nets        |     58742|            99.96 |
|Partially reused nets    |        12|             0.02 |
|Non-reused nets          |        13|             0.02 |
--------------------------------------------------------
INFO: [Route 35-16] Router Completed Successfully
Ending Incremental Route Task | Checksum: 214c72b89

Time (s): cpu = 00:04:06 ; elapsed = 00:02:25 . Memory (MB): peak = 5953.613 ; gain = 444.195 ; free physical = 53571 ; free virtual = 59404
------------------------------------
Incremental Router Runtime Summary: 
------------------------------------
   Initialization time: 145.19 Secs
   Incremental Router time: 0 Secs

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:04 |       00:01 |       00:05 |       00:03 |
| read_checkpoint |             |             |     < 1 min |     < 1 min |       00:01 |       00:01 |
| place_design    |       0.120 |       0.120 |       00:01 |       00:01 |       00:04 |       00:03 |
| route_design    |       0.116 |             |       00:03 |       00:02 |       00:05 |       00:04 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 116 Warnings, 111 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:12 ; elapsed = 00:02:28 . Memory (MB): peak = 5953.613 ; gain = 452.199 ; free physical = 53571 ; free virtual = 59404
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5953.613 ; gain = 0.000 ; free physical = 53572 ; free virtual = 59405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5953.613 ; gain = 0.000 ; free physical = 53503 ; free virtual = 59393
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5953.613 ; gain = 0.000 ; free physical = 53319 ; free virtual = 59393
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 5953.613 ; gain = 0.000 ; free physical = 53380 ; free virtual = 59402
INFO: [runtcl-4] Executing : report_drc -file xilinx_dma_pcie_ep_drc_routed.rpt -pb xilinx_dma_pcie_ep_drc_routed.pb -rpx xilinx_dma_pcie_ep_drc_routed.rpx
Command: report_drc -file xilinx_dma_pcie_ep_drc_routed.rpt -pb xilinx_dma_pcie_ep_drc_routed.pb -rpx xilinx_dma_pcie_ep_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/impl_2/xilinx_dma_pcie_ep_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:57 ; elapsed = 00:00:13 . Memory (MB): peak = 6001.637 ; gain = 0.000 ; free physical = 53056 ; free virtual = 59087
INFO: [runtcl-4] Executing : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
Command: report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
WARNING: [Constraints 18-633] Creating clock xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 2 sources. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 123 Warnings, 111 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 6009.641 ; gain = 8.004 ; free physical = 52877 ; free virtual = 58939
INFO: [runtcl-4] Executing : report_route_status -file xilinx_dma_pcie_ep_route_status.rpt -pb xilinx_dma_pcie_ep_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_dma_pcie_ep_timing_summary_routed.rpt -pb xilinx_dma_pcie_ep_timing_summary_routed.pb -rpx xilinx_dma_pcie_ep_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_dma_pcie_ep_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-115] Reporting incremental reuse summary using design-checkpoint file '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/utils_1/imports/impl_2/xilinx_dma_pcie_ep_routed.dcp'

Starting Report Incremental Reuse Task

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 6009.641 ; gain = 0.000 ; free physical = 52841 ; free virtual = 58915
report_incremental_reuse: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 6009.641 ; gain = 0.000 ; free physical = 52841 ; free virtual = 58915
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_dma_pcie_ep_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6009.641 ; gain = 0.000 ; free physical = 52835 ; free virtual = 58910
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_dma_pcie_ep_bus_skew_routed.rpt -pb xilinx_dma_pcie_ep_bus_skew_routed.pb -rpx xilinx_dma_pcie_ep_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <xdma_app_i/axi4_amm_bridge_dma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <xdma_app_i/axi4_amm_bridge_dma_inst/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <xdma_app_i/axi4_amm_bridge_dma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force xilinx_dma_pcie_ep.bit -raw_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out input cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out input cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 input cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 input cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 input cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 input cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2 output cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out output cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 output cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 output cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage cn_top_inst/cn_ml_inst/mult_64wx64w_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out multiplier stage cn_top_inst/cn_ml_inst/random_math_inst/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0 multiplier stage cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1 multiplier stage cn_top_inst/cn_ml_inst/random_math_inst/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 40 net(s) have no routable loads. The problem bus(es) and/or net(s) are xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, xdma_app_i/axi_clock_converter_128D32AW_inst/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 38 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_0_i/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 162688128 bits.
Bitstream compression saved 162682464 bits.
Bitstream compression saved 94589536 bits.
Writing bitstream ./xilinx_dma_pcie_ep.bit...
Writing bitstream ./xilinx_dma_pcie_ep.rbt...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 152 Warnings, 111 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 6106.879 ; gain = 97.238 ; free physical = 52598 ; free virtual = 59165
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 09:10:23 2019...
