- 👋 Hi, I’m Hermann
- 👀 I’m interested in hardware verification
- 🌱 I’m currently learning soc/FPGA/ASIC design verification techiniques
- 💞️ I’m looking to collaborate on cool FPGA and computer network/architecture projects
- 📫 You can reach me @ hermannchedjou@gmail.com

<!---
Hermannt-explore/Hermannt-explore is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
