#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Sep  5 21:37:43 2020
# Process ID: 13164
# Current directory: C:/Gac/Projekty/Huffman_Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13560 C:\Gac\Projekty\Huffman_Part2\Huffman_2.xpr
# Log file: C:/Gac/Projekty/Huffman_Part2/vivado.log
# Journal file: C:/Gac/Projekty/Huffman_Part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Gac/Projekty/Huffman_Part2/Huffman_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Gac/Projekty/Huffman_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 830.730 ; gain = 182.035
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Gac/Projekty/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Gac/Projekty/Huffman_Part2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 872.594 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
