Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4f1cbb9512324c69bf45cc8c1931018f --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_level_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_level_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_level_tb_time_impl.sdf", for root module "top_level_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_level_tb_time_impl.sdf", for root module "top_level_tb/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.unimacro_BRAM_TDP_MACRO__paramet...
Compiling module xil_defaultlib.dcache
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_detect
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.ex_stage
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111101...
Compiling module xil_defaultlib.unimacro_BRAM_TDP_MACRO
Compiling module xil_defaultlib.icache
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.if1_stage
Compiling module xil_defaultlib.if2_stage
Compiling module xil_defaultlib.me1_stage
Compiling module xil_defaultlib.me2_stage
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hart
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_level
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_time_impl
