

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Nov 27 17:10:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_memory_porting_and_ii
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.825 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      187|      187| 0.935 us | 0.935 us |  187|  187|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- I_LOOP     |      186|      186|        62|          -|          -|     3|    no    |
        | + J_LOOP    |       60|       60|        20|          -|          -|     3|    no    |
        |  ++ K_LOOP  |       18|       18|         6|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    148|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     74|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      76|    222|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln111_1_fu_219_p2  |     +    |      0|  0|   8|           5|           5|
    |add_ln111_fu_196_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln113_fu_170_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_126_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_160_p2            |     +    |      0|  0|  10|           2|           1|
    |k_fu_186_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln111_1_fu_213_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln111_fu_148_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln104_fu_120_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln105_fu_154_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln108_fu_180_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln109_fu_240_p2   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln112_fu_246_p2   |   icmp   |      0|  0|   9|           2|           3|
    |grp_fu_266_p2          |  select  |      0|  0|  16|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 148|          42|          39|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  47|         10|    1|         10|
    |i_0_reg_86   |   9|          2|    2|          4|
    |j_0_reg_97   |   9|          2|    2|          4|
    |k_0_reg_108  |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  74|         16|    7|         22|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln111_1_reg_325  |   5|   0|    5|          0|
    |add_ln111_reg_320    |   5|   0|    5|          0|
    |ap_CS_fsm            |   9|   0|    9|          0|
    |i_0_reg_86           |   2|   0|    2|          0|
    |i_reg_283            |   2|   0|    2|          0|
    |icmp_ln109_reg_350   |   1|   0|    1|          0|
    |icmp_ln112_reg_355   |   1|   0|    1|          0|
    |j_0_reg_97           |   2|   0|    2|          0|
    |j_reg_297            |   2|   0|    2|          0|
    |k_0_reg_108          |   2|   0|    2|          0|
    |k_reg_315            |   2|   0|    2|          0|
    |res_addr_reg_307     |   4|   0|    4|          0|
    |sub_ln111_reg_288    |   5|   0|    5|          0|
    |temp_1_fu_44         |  16|   0|   16|          0|
    |temp_reg_359         |  16|   0|   16|          0|
    |zext_ln113_reg_302   |   2|   0|    5|          3|
    +---------------------+----+----+-----+-----------+
    |Total                |  76|   0|   79|          3|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

