# ASIC-design-example-RISC-CPU
All the codes based on Synopsys platform using VCS,DC,ICC,PT etc are successfully debugged in the Linux-red hat.
This project contains the RTL level design of RISC_CPU,the logic synthesis and the layout of controller.
