###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 10:31:43 2025
#  Design:            dtmf_recvr_core
#  Command:           report_timing -early   -max_paths 100                         > ${reportDir}/hold_100.rpt.gz
###############################################################
Path 1: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[10]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.174
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.815
  Arrival Time                  3.571
  Slack Time                   -2.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                   CLK ^             -            -      1.313    3.557  
      ROM_512x16_0_INST                                   CLK ^ -> Q[10] ^  rom_512x16A  1.914  3.227    5.472  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A342        B ^ -> Z ^        MUX2_X1      0.343  3.571    5.815  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]  D ^               SDFFR_X2     0.000  3.571    5.815  
      -----------------------------------------------------------------------------------------------------------
Path 2: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[9]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.368
+ Hold                         -0.171
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.797
  Arrival Time                  3.565
  Slack Time                   -2.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.545  
      ROM_512x16_0_INST                                  CLK ^ -> Q[9] ^  rom_512x16A  1.913  3.226    5.458  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A347       B ^ -> Z ^       MUX2_X1      0.339  3.565    5.797  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]  D ^              SDFFR_X2     0.000  3.565    5.797  
      ---------------------------------------------------------------------------------------------------------
Path 3: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[2]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.171
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.770
  Arrival Time                  3.581
  Slack Time                   -2.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.502  
      ROM_512x16_0_INST                                  CLK ^ -> Q[2] ^  rom_512x16A  1.913  3.226    5.416  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A339       B ^ -> Z ^       MUX2_X1      0.355  3.581    5.770  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]  D ^              SDFFR_X2     0.000  3.581    5.770  
      ---------------------------------------------------------------------------------------------------------
Path 4: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[11]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.792
  Arrival Time                  3.605
  Slack Time                   -2.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                   CLK ^             -            -      1.313    3.500  
      ROM_512x16_0_INST                                   CLK ^ -> Q[11] ^  rom_512x16A  1.914  3.227    5.414  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A348        B ^ -> Z ^        MUX2_X1      0.378  3.605    5.792  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]  D ^               SDFFR_X2     0.000  3.605    5.792  
      -----------------------------------------------------------------------------------------------------------
Path 5: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[13]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.200
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.788
  Arrival Time                  3.614
  Slack Time                   -2.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                   CLK ^             -            -      1.313    3.487  
      ROM_512x16_0_INST                                   CLK ^ -> Q[13] ^  rom_512x16A  1.916  3.229    5.404  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A350        B ^ -> Z ^        MUX2_X1      0.385  3.614    5.788  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]  D ^               SDFFR_X2     0.000  3.614    5.788  
      -----------------------------------------------------------------------------------------------------------
Path 6: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[12]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.785
  Arrival Time                  3.622
  Slack Time                   -2.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                   CLK ^             -            -      1.313    3.476  
      ROM_512x16_0_INST                                   CLK ^ -> Q[12] ^  rom_512x16A  1.917  3.230    5.393  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A349        B ^ -> Z ^        MUX2_X1      0.392  3.622    5.785  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]  D ^               SDFFR_X2     0.000  3.622    5.785  
      -----------------------------------------------------------------------------------------------------------
Path 7: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[15]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.368
+ Hold                         -0.205
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.763
  Arrival Time                  3.614
  Slack Time                   -2.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                   CLK ^             -            -      1.313    3.462  
      ROM_512x16_0_INST                                   CLK ^ -> Q[15] ^  rom_512x16A  1.911  3.224    5.373  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A337        B ^ -> Z ^        MUX2_X1      0.390  3.614    5.763  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]  D ^               SDFFR_X2     0.000  3.614    5.763  
      -----------------------------------------------------------------------------------------------------------
Path 8: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[6]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.751
  Arrival Time                  3.608
  Slack Time                   -2.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.456  
      ROM_512x16_0_INST                                  CLK ^ -> Q[6] ^  rom_512x16A  1.911  3.224    5.367  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A344       B ^ -> Z ^       MUX2_X1      0.384  3.608    5.750  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]  D ^              SDFFR_X2     0.000  3.608    5.751  
      ---------------------------------------------------------------------------------------------------------
Path 9: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[5]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.750
  Arrival Time                  3.609
  Slack Time                   -2.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.454  
      ROM_512x16_0_INST                                  CLK ^ -> Q[5] ^  rom_512x16A  1.912  3.224    5.365  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A343       B ^ -> Z ^       MUX2_X1      0.385  3.609    5.750  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]  D ^              SDFFR_X2     0.000  3.609    5.750  
      ---------------------------------------------------------------------------------------------------------
Path 10: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[7]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.198
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.744
  Arrival Time                  3.618
  Slack Time                   -2.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.439  
      ROM_512x16_0_INST                                  CLK ^ -> Q[7] ^  rom_512x16A  1.911  3.224    5.350  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A345       B ^ -> Z ^       MUX2_X1      0.394  3.618    5.744  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]  D ^              SDFFR_X2     0.000  3.618    5.744  
      ---------------------------------------------------------------------------------------------------------
Path 11: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[3]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.198
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.744
  Arrival Time                  3.623
  Slack Time                   -2.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.434  
      ROM_512x16_0_INST                                  CLK ^ -> Q[3] ^  rom_512x16A  1.913  3.226    5.347  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A340       B ^ -> Z ^       MUX2_X1      0.396  3.622    5.744  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]  D ^              SDFFR_X2     0.000  3.623    5.744  
      ---------------------------------------------------------------------------------------------------------
Path 12: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[4]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.219
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.764
  Arrival Time                  3.645
  Slack Time                   -2.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.433  
      ROM_512x16_0_INST                                  CLK ^ -> Q[4] ^  rom_512x16A  1.912  3.224    5.344  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A341       B ^ -> Z ^       MUX2_X1      0.420  3.645    5.764  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]  D ^              SDFFR_X2     0.000  3.645    5.764  
      ---------------------------------------------------------------------------------------------------------
Path 13: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[0]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.313
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.721
  Arrival Time                  3.608
  Slack Time                   -2.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.426  
      ROM_512x16_0_INST                                  CLK ^ -> Q[0] ^  rom_512x16A  1.916  3.228    5.342  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A          B ^ -> Z ^       MUX2_X1      0.380  3.608    5.721  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]  D ^              SDFFR_X2     0.000  3.608    5.721  
      ---------------------------------------------------------------------------------------------------------
Path 14: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[14]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.756
  Arrival Time                  3.667
  Slack Time                   -2.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                   CLK ^             -            -      1.313    3.402  
      ROM_512x16_0_INST                                   CLK ^ -> Q[14] ^  rom_512x16A  1.913  3.226    5.315  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A351        B ^ -> Z ^        MUX2_X1      0.441  3.667    5.756  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]  D ^               SDFFR_X2     0.000  3.667    5.756  
      -----------------------------------------------------------------------------------------------------------
Path 15: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[8]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.331
+ Hold                         -0.214
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.717
  Arrival Time                  3.633
  Slack Time                   -2.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.396  
      ROM_512x16_0_INST                                  CLK ^ -> Q[8] ^  rom_512x16A  1.912  3.224    5.308  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A346       B ^ -> Z ^       MUX2_X1      0.408  3.633    5.716  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]  D ^              SDFFR_X2     0.000  3.633    5.717  
      ---------------------------------------------------------------------------------------------------------
Path 16: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[1]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.331
+ Hold                         -0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.708
  Arrival Time                  3.653
  Slack Time                   -2.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
      ---------------------------------------------------------------------------------------------------------
      Instance                                           Arc              Cell         Delay  Arrival  Required  
                                                                                              Time     Time  
      ---------------------------------------------------------------------------------------------------------
      ROM_512x16_0_INST                                  CLK ^            -            -      1.313    3.368  
      ROM_512x16_0_INST                                  CLK ^ -> Q[1] ^  rom_512x16A  1.913  3.226    5.281  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A338       B ^ -> Z ^       MUX2_X1      0.427  3.653    5.708  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]  D ^              SDFFR_X2     0.000  3.653    5.708  
      ---------------------------------------------------------------------------------------------------------
Path 17: VIOLATED Hold Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: scan_in2                                             (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.176
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.728
  Arrival Time                  4.024
  Slack Time                   -1.703
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      -------------------------------------------------------------------------------------------------
      Instance                                           Arc         Cell      Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      -                                                  scan_in2 ^  -         -      4.000    5.703  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]  SI ^        SDFFR_X1  0.024  4.024    5.728  
      -------------------------------------------------------------------------------------------------
Path 18: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[11]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.175
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.822
  Arrival Time                  4.316
  Slack Time                   -1.506
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------------------------------
      Instance                                            Arc                     Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      -                                                   port_pad_data_in[11] ^  -         -      4.000    5.506  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A362        B ^ -> Z ^              MUX2_X1   0.316  4.316    5.822  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]  D ^                     SDFFR_X1  0.000  4.316    5.822  
      --------------------------------------------------------------------------------------------------------------
Path 19: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[2]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.813
  Arrival Time                  4.324
  Slack Time                   -1.489
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[2] ^  -         -      4.000    5.489  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A354       B ^ -> Z ^             MUX2_X1   0.324  4.324    5.813  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]  D ^                    SDFFR_X1  0.000  4.324    5.813  
      ------------------------------------------------------------------------------------------------------------
Path 20: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[6]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.184
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.814
  Arrival Time                  4.329
  Slack Time                   -1.485
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[6] ^  -         -      4.000    5.485  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A358       B ^ -> Z ^             MUX2_X1   0.329  4.329    5.814  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]  D ^                    SDFFR_X1  0.000  4.329    5.814  
      ------------------------------------------------------------------------------------------------------------
Path 21: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[8]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.815
  Arrival Time                  4.329
  Slack Time                   -1.485
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[8] ^  -         -      4.000    5.485  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A360       B ^ -> Z ^             MUX2_X1   0.329  4.329    5.815  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]  D ^                    SDFFR_X1  0.000  4.329    5.815  
      ------------------------------------------------------------------------------------------------------------
Path 22: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[13]                                 (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.804
  Arrival Time                  4.322
  Slack Time                   -1.482
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------------------------------
      Instance                                            Arc                     Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      -                                                   port_pad_data_in[13] ^  -         -      4.000    5.482  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A364        B ^ -> Z ^              MUX2_X1   0.322  4.322    5.804  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]  D ^                     SDFFR_X1  0.000  4.322    5.804  
      --------------------------------------------------------------------------------------------------------------
Path 23: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[10]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.378
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.787
  Arrival Time                  4.325
  Slack Time                   -1.462
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------------------------------
      Instance                                            Arc                     Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      -                                                   port_pad_data_in[10] ^  -         -      4.000    5.462  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A361        B ^ -> Z ^              MUX2_X1   0.325  4.325    5.787  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]  D ^                     SDFFR_X1  0.000  4.325    5.787  
      --------------------------------------------------------------------------------------------------------------
Path 24: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[12]                                 (^) triggered by  leading edge of 'm_ram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.192
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.796
  Arrival Time                  4.335
  Slack Time                   -1.460
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------------------------------
      Instance                                            Arc                     Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      -                                                   port_pad_data_in[12] ^  -         -      4.000    5.460  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A363        B ^ -> Z ^              MUX2_X1   0.335  4.335    5.796  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]  D ^                     SDFFR_X1  0.000  4.335    5.796  
      --------------------------------------------------------------------------------------------------------------
Path 25: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[9]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.378
+ Hold                         -0.194
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.784
  Arrival Time                  4.331
  Slack Time                   -1.453
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[9] ^  -         -      4.000    5.453  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A          B ^ -> Z ^             MUX2_X1   0.331  4.331    5.784  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]  D ^                    SDFFR_X1  0.000  4.331    5.784  
      ------------------------------------------------------------------------------------------------------------
Path 26: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[7]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.199
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.799
  Arrival Time                  4.351
  Slack Time                   -1.448
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[7] ^  -         -      4.000    5.448  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A359       B ^ -> Z ^             MUX2_X1   0.351  4.351    5.799  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]  D ^                    SDFFR_X1  0.000  4.351    5.799  
      ------------------------------------------------------------------------------------------------------------
Path 27: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[14]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.391
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.793
  Arrival Time                  4.347
  Slack Time                   -1.447
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------------------------------
      Instance                                            Arc                     Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      -                                                   port_pad_data_in[14] ^  -         -      4.000    5.447  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A350        B ^ -> Z ^              MUX2_X1   0.347  4.347    5.793  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]  D ^                     SDFFR_X1  0.000  4.347    5.793  
      --------------------------------------------------------------------------------------------------------------
Path 28: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[1]                                 (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.203
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.791
  Arrival Time                  4.358
  Slack Time                   -1.434
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[1] ^  -         -      4.000    5.434  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A353       B ^ -> Z ^             MUX2_X1   0.358  4.358    5.791  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]  D ^                    SDFFR_X1  0.000  4.358    5.791  
      ------------------------------------------------------------------------------------------------------------
Path 29: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[3]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.218
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.777
  Arrival Time                  4.379
  Slack Time                   -1.398
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[3] ^  -         -      4.000    5.398  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A355       B ^ -> Z ^             MUX2_X1   0.379  4.379    5.777  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]  D ^                    SDFFR_X1  0.000  4.379    5.777  
      ------------------------------------------------------------------------------------------------------------
Path 30: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[0]                                 (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.756
  Arrival Time                  4.385
  Slack Time                   -1.371
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[0] ^  -         -      4.000    5.371  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A351       B ^ -> Z ^             MUX2_X1   0.385  4.385    5.756  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]  D ^                    SDFFR_X1  0.000  4.385    5.756  
      ------------------------------------------------------------------------------------------------------------
Path 31: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[15]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.231
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.752
  Arrival Time                  4.391
  Slack Time                   -1.362
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------------------------------
      Instance                                            Arc                     Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      -                                                   port_pad_data_in[15] ^  -         -      4.000    5.362  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A352        B ^ -> Z ^              MUX2_X1   0.391  4.391    5.752  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]  D ^                     SDFFR_X1  0.000  4.391    5.752  
      --------------------------------------------------------------------------------------------------------------
Path 32: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[5]                                 (^) triggered by  leading edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.802
  Arrival Time                  4.547
  Slack Time                   -1.255
     Clock Rise Edge                      0.000
     + Input Delay                        4.200
     = Beginpoint Arrival Time            4.200
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[5] ^  -         -      4.200    5.455  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A357       B ^ -> Z ^             MUX2_X1   0.347  4.547    5.802  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]  D ^                    SDFFR_X1  0.000  4.547    5.802  
      ------------------------------------------------------------------------------------------------------------
Path 33: VIOLATED Hold Check with Pin SPI_INST/present_state_reg[0]/CK 
Endpoint:   SPI_INST/present_state_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: spi_fs                          (v) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.840
  Arrival Time                  4.881
  Slack Time                   -0.959
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                              spi_fs v      -          -      4.000    4.959  
      SPI_INST/p8525A                C2 v -> ZN ^  OAI211_X1  0.368  4.368    5.326  
      SPI_INST/p8488A                A ^ -> ZN v   AOI21_X1   0.234  4.601    5.560  
      SPI_INST/p8418A                A v -> ZN ^   INV_X1     0.280  4.881    5.840  
      SPI_INST/present_state_reg[0]  D ^           DFFS_X1    0.000  4.881    5.840  
      --------------------------------------------------------------------------------
Path 34: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[4]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.793
  Arrival Time                  4.853
  Slack Time                   -0.940
     Clock Rise Edge                      0.000
     + Input Delay                        4.500
     = Beginpoint Arrival Time            4.500
      ------------------------------------------------------------------------------------------------------------
      Instance                                           Arc                    Cell      Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      -                                                  port_pad_data_in[4] ^  -         -      4.500    5.440  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A356       B ^ -> Z ^             MUX2_X1   0.353  4.853    5.793  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]  D ^                    SDFFR_X1  0.000  4.853    5.793  
      ------------------------------------------------------------------------------------------------------------
Path 35: VIOLATED Hold Check with Pin SPI_INST/present_state_reg[1]/CK 
Endpoint:   SPI_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: spi_fs                          (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
+ Hold                         -0.365
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.496
  Arrival Time                  4.833
  Slack Time                   -0.663
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              spi_fs ^      -         -      4.000    4.663  
      SPI_INST/p9110A                A2 ^ -> ZN v  NAND2_X1  0.095  4.095    4.759  
      SPI_INST/p9088A                A2 v -> ZN ^  OAI22_X1  0.738  4.833    5.496  
      SPI_INST/present_state_reg[1]  D ^           SDFFR_X2  0.000  4.833    5.496  
      -------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RAM_256x16_TEST_INST/RAM_256x16_INST/Q[13]           (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.212
+ Hold                         -0.195
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.617
  Arrival Time                  5.691
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.792
     = Beginpoint Arrival Time       2.792
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      RAM_256x16_TEST_INST/RAM_256x16_INST                CLK ^             -            -      2.792    2.718  
      RAM_256x16_TEST_INST/RAM_256x16_INST                CLK ^ -> Q[13] ^  ram_256x16A  1.849  4.641    4.567  
      RAM_256x16_TEST_INST/g426                           B1 ^ -> ZN v      AOI22_X1     0.093  4.734    4.660  
      RAM_256x16_TEST_INST/Fp11868A315                    A v -> ZN ^       INV_X2       0.174  4.908    4.834  
      TDSP_MUX/p7267A325                                  B2 ^ -> ZN v      AOI22_X1     0.155  5.062    4.989  
      TDSP_MUX/Fp7344A324                                 A v -> ZN ^       INV_X2       0.185  5.248    5.174  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A            B ^ -> Z ^        MUX2_X2      0.443  5.691    5.617  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]  D ^               SDFFR_X1     0.000  5.691    5.617  
      -----------------------------------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RAM_256x16_TEST_INST/RAM_256x16_INST/Q[15]           (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.212
+ Hold                         -0.213
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.598
  Arrival Time                  5.759
  Slack Time                    0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.792
     = Beginpoint Arrival Time       2.792
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc               Cell         Delay  Arrival  Required  
                                                                                                Time     Time  
      -----------------------------------------------------------------------------------------------------------
      RAM_256x16_TEST_INST/RAM_256x16_INST                CLK ^             -            -      2.792    2.631  
      RAM_256x16_TEST_INST/RAM_256x16_INST                CLK ^ -> Q[15] ^  ram_256x16A  1.849  4.640    4.479  
      RAM_256x16_TEST_INST/g2                             B1 ^ -> ZN v      AOI22_X1     0.100  4.740    4.580  
      RAM_256x16_TEST_INST/Fp11868A                       A v -> ZN ^       INV_X2       0.193  4.933    4.772  
      TDSP_MUX/p7267A                                     B2 ^ -> ZN v      AOI22_X1     0.164  5.097    4.936  
      TDSP_MUX/Fp7344A                                    A v -> ZN ^       INV_X2       0.190  5.287    5.126  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A436         B ^ -> Z ^        MUX2_X2      0.472  5.759    5.598  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]  D ^               SDFFR_X1     0.000  5.759    5.598  
      -----------------------------------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[0]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[0]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.224
+ Hold                         -0.897
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.927
  Arrival Time                  5.117
  Slack Time                    0.190
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.528
     = Beginpoint Arrival Time       3.528
      ------------------------------------------------------------------------------------------
      Instance                                 Arc           Cell       Delay  Arrival  Required  
                                                                               Time     Time  
      ------------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower1336/dout_reg[0]  CK ^          -          -      3.528    3.337  
      RESULTS_CONV_INST/lower1336/dout_reg[0]  CK ^ -> Q v   SDFF_X2    0.883  4.410    4.220  
      RESULTS_CONV_INST/p12566A                A v -> ZN ^   INV_X4     0.321  4.731    4.541  
      RESULTS_CONV_INST/p10357A                B2 ^ -> ZN v  OAI221_X1  0.386  5.117    4.927  
      RESULTS_CONV_INST/high_mag_reg[0]        D v           SDFFR_X2   0.000  5.117    4.927  
      ------------------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[1]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[1]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.224
+ Hold                         -0.894
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.930
  Arrival Time                  5.132
  Slack Time                    0.202
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.522
     = Beginpoint Arrival Time       3.522
      ------------------------------------------------------------------------------------------
      Instance                                 Arc           Cell       Delay  Arrival  Required  
                                                                               Time     Time  
      ------------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower1336/dout_reg[1]  CK ^          -          -      3.522    3.319  
      RESULTS_CONV_INST/lower1336/dout_reg[1]  CK ^ -> Q v   SDFF_X2    0.966  4.488    4.285  
      RESULTS_CONV_INST/p12398A                A v -> ZN ^   INV_X4     0.288  4.776    4.574  
      RESULTS_CONV_INST/p10356A29076           B2 ^ -> ZN v  OAI221_X1  0.356  5.132    4.930  
      RESULTS_CONV_INST/high_mag_reg[1]        D v           SDFFR_X2   0.000  5.132    4.930  
      ------------------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[7]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[7]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.288
+ Hold                         -0.895
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.994
  Arrival Time                  5.290
  Slack Time                    0.296
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.528
     = Beginpoint Arrival Time       3.528
      --------------------------------------------------------------------------------------------------
      Instance                                         Arc           Cell       Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower1336/dout_reg[7]          CK ^          -          -      3.528    3.232  
      RESULTS_CONV_INST/lower1336/dout_reg[7]          CK ^ -> Q v   SDFF_X2    0.743  4.271    3.975  
      RESULTS_CONV_INST/lower1336/FE_OFCC492_r1336_7_  A v -> Z v    BUF_X16    0.346  4.617    4.322  
      RESULTS_CONV_INST/p9824A                         A v -> ZN ^   INV_X2     0.272  4.890    4.594  
      RESULTS_CONV_INST/p10356A29082                   B2 ^ -> ZN v  OAI221_X1  0.400  5.290    4.994  
      RESULTS_CONV_INST/high_mag_reg[7]                D v           SDFFR_X2   0.000  5.290    4.994  
      --------------------------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.844
  Arrival Time                  6.144
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.121
     = Beginpoint Arrival Time       5.121
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]  CK ^          -        -      5.121    4.822  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]  CK ^ -> QN ^  SDFF_X2  1.023  6.144    5.844  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]  SI ^          SDFF_X2  0.000  6.144    5.844  
      ----------------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.333
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.877
  Arrival Time                  6.187
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.175
     = Beginpoint Arrival Time       5.175
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]  CK ^          -        -      5.175    4.865  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]  CK ^ -> QN ^  SDFF_X2  1.012  6.187    5.877  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]  SI ^          SDFF_X2  0.000  6.187    5.877  
      ---------------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin RESULTS_CONV_INST/out_p1_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[0]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/ok_reg/QN        (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.321
+ Hold                         -0.117
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.804
  Arrival Time                  6.118
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.119
     = Beginpoint Arrival Time       5.119
      ---------------------------------------------------------------------------------
      Instance                         Arc           Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/ok_reg         CK ^          -         -      5.119    4.805  
      RESULTS_CONV_INST/ok_reg         CK ^ -> QN ^  SDFF_X2   0.999  6.118    5.804  
      RESULTS_CONV_INST/out_p1_reg[0]  SI ^          SDFFR_X2  0.000  6.118    5.804  
      ---------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.242
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.797
  Arrival Time                  6.143
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.190
     = Beginpoint Arrival Time       5.190
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]  CK ^          -        -      5.190    4.844  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]  CK ^ -> QN ^  SDFF_X1  0.953  6.143    5.797  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]  SI ^          SDFF_X1  0.000  6.143    5.797  
      --------------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.307
+ Hold                         -0.089
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.818
  Arrival Time                  6.174
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.148
     = Beginpoint Arrival Time       5.148
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]  CK ^          -        -      5.148    4.792  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]  CK ^ -> QN ^  SDFF_X2  1.026  6.174    5.818  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]  SI ^          SDFF_X2  0.000  6.174    5.818  
      --------------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.317
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.866
  Arrival Time                  6.236
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.259
     = Beginpoint Arrival Time       5.259
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]  CK ^          -        -      5.259    4.889  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]  CK ^ -> QN ^  SDFF_X2  0.977  6.236    5.866  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]  SI ^          SDFF_X2  0.000  6.236    5.866  
      --------------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[1]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.859
  Arrival Time                  6.231
  Slack Time                    0.371
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.252
     = Beginpoint Arrival Time       5.252
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/top_reg[1]  CK ^          -        -      5.252    4.881  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[1]  CK ^ -> QN ^  SDFF_X2  0.979  6.231    5.859  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[2]  SI ^          SDFF_X2  0.000  6.231    5.859  
      ---------------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.175
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.732
  Arrival Time                  6.106
  Slack Time                    0.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.121
     = Beginpoint Arrival Time       5.121
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]  CK ^          -        -      5.121    4.747  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]  CK ^ -> QN ^  SDFF_X2  0.985  6.106    5.732  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]  SI ^          SDFF_X2  0.000  6.106    5.732  
      ---------------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/QN  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.338
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.899
  Arrival Time                  6.274
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.291
     = Beginpoint Arrival Time       5.291
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[9]   CK ^          -        -      5.291    4.915  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[9]   CK ^ -> QN ^  SDFF_X1  0.983  6.274    5.899  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]  SI ^          SDFF_X1  0.000  6.274    5.899  
      --------------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.308
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.851
  Arrival Time                  6.234
  Slack Time                    0.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.254
     = Beginpoint Arrival Time       5.254
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]  CK ^          -        -      5.254    4.872  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]  CK ^ -> QN ^  SDFF_X2  0.980  6.234    5.851  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]  SI ^          SDFF_X2  0.000  6.234    5.851  
      --------------------------------------------------------------------------------------
Path 51: MET Hold Check with Pin SPI_INST/dout_reg[1]/CK 
Endpoint:   SPI_INST/dout_reg[1]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/dout_reg[0]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.296
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.835
  Arrival Time                  6.218
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ---------------------------------------------------------------------
      Instance              Arc           Cell     Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      SPI_INST/dout_reg[0]  CK ^          -        -      5.218    4.834  
      SPI_INST/dout_reg[0]  CK ^ -> QN ^  SDFF_X2  1.000  6.218    5.835  
      SPI_INST/dout_reg[1]  SI ^          SDFF_X2  0.000  6.218    5.835  
      ---------------------------------------------------------------------
Path 52: MET Hold Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[3]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/upper1336/dout_reg[2]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.594
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.141
  Arrival Time                  4.525
  Slack Time                    0.384
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.559
     = Beginpoint Arrival Time       3.559
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      RESULTS_CONV_INST/upper1336/dout_reg[2]  CK ^          -        -      3.559    3.175  
      RESULTS_CONV_INST/upper1336/dout_reg[2]  CK ^ -> QN ^  SDFF_X2  0.966  4.525    4.141  
      RESULTS_CONV_INST/upper1336/dout_reg[3]  SI ^          SDFF_X2  0.000  4.525    4.141  
      ----------------------------------------------------------------------------------------
Path 53: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[14]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.265
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.805
  Arrival Time                  6.190
  Slack Time                    0.385
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.204
     = Beginpoint Arrival Time       5.204
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]  CK ^          -        -      5.204    4.819  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]  CK ^ -> QN ^  SDFF_X2  0.986  6.190    5.805  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[14]  SI ^          SDFF_X2  0.000  6.190    5.805  
      ----------------------------------------------------------------------------------------
Path 54: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[6]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar0_reg[5]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.241
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.787
  Arrival Time                  6.176
  Slack Time                    0.389
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.192
     = Beginpoint Arrival Time       5.192
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[5]  CK ^          -        -      5.192    4.803  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[5]  CK ^ -> QN ^  SDFF_X2  0.984  6.176    5.787  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[6]  SI ^          SDFF_X2  0.000  6.176    5.787  
      ---------------------------------------------------------------------------------------
Path 55: MET Hold Check with Pin RESULTS_CONV_INST/lower770/dout_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[7]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/lower770/dout_reg[6]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.599
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.150
  Arrival Time                  4.545
  Slack Time                    0.395
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.568
     = Beginpoint Arrival Time       3.568
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower770/dout_reg[6]  CK ^          -        -      3.568    3.173  
      RESULTS_CONV_INST/lower770/dout_reg[6]  CK ^ -> QN ^  SDFF_X2  0.977  4.545    4.150  
      RESULTS_CONV_INST/lower770/dout_reg[7]  SI ^          SDFF_X2  0.000  4.545    4.150  
      ---------------------------------------------------------------------------------------
Path 56: MET Hold Check with Pin SPI_INST/dout_reg[3]/CK 
Endpoint:   SPI_INST/dout_reg[3]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/dout_reg[2]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.244
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.790
  Arrival Time                  6.186
  Slack Time                    0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.210
     = Beginpoint Arrival Time       5.210
      ---------------------------------------------------------------------
      Instance              Arc           Cell     Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      SPI_INST/dout_reg[2]  CK ^          -        -      5.210    4.814  
      SPI_INST/dout_reg[2]  CK ^ -> QN ^  SDFF_X2  0.976  6.186    5.790  
      SPI_INST/dout_reg[3]  SI ^          SDFF_X2  0.000  6.186    5.790  
      ---------------------------------------------------------------------
Path 57: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[14]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar1_reg[13]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.265
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.800
  Arrival Time                  6.196
  Slack Time                    0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.204
     = Beginpoint Arrival Time       5.204
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[13]  CK ^          -        -      5.204    4.808  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[13]  CK ^ -> QN ^  SDFF_X2  0.993  6.196    5.800  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[14]  SI ^          SDFF_X2  0.000  6.196    5.800  
      ----------------------------------------------------------------------------------------
Path 58: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.307
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.845
  Arrival Time                  6.242
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.259
     = Beginpoint Arrival Time       5.259
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]  CK ^          -        -      5.259    4.862  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]  CK ^ -> QN ^  SDFF_X2  0.983  6.242    5.845  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]  SI ^          SDFF_X2  0.000  6.242    5.845  
      --------------------------------------------------------------------------------------
Path 59: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[11]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar1_reg[10]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.288
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.832
  Arrival Time                  6.229
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.252
     = Beginpoint Arrival Time       5.252
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[10]  CK ^          -        -      5.252    4.855  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[10]  CK ^ -> QN ^  SDFF_X2  0.977  6.229    5.832  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[11]  SI ^          SDFF_X2  0.000  6.229    5.832  
      ----------------------------------------------------------------------------------------
Path 60: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.242
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.776
  Arrival Time                  6.174
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.190
     = Beginpoint Arrival Time       5.190
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]  CK ^          -        -      5.190    4.792  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]  CK ^ -> QN ^  SDFF_X1  0.984  6.174    5.776  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]  SI ^          SDFF_X1  0.000  6.174    5.776  
      --------------------------------------------------------------------------------------
Path 61: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.308
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.852
  Arrival Time                  6.249
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]  CK ^          -        -      5.261    4.863  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]  CK ^ -> QN ^  SDFF_X2  0.988  6.249    5.852  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]  SI ^          SDFF_X2  0.000  6.249    5.852  
      --------------------------------------------------------------------------------------
Path 62: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.308
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.851
  Arrival Time                  6.249
  Slack Time                    0.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]  CK ^          -        -      5.261    4.863  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]  CK ^ -> QN ^  SDFF_X2  0.988  6.249    5.851  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]  SI ^          SDFF_X2  0.000  6.249    5.851  
      --------------------------------------------------------------------------------------
Path 63: MET Hold Check with Pin SPI_INST/dout_reg[5]/CK 
Endpoint:   SPI_INST/dout_reg[5]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/dout_reg[4]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.815
  Arrival Time                  6.214
  Slack Time                    0.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ---------------------------------------------------------------------
      Instance              Arc           Cell     Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      SPI_INST/dout_reg[4]  CK ^          -        -      5.218    4.820  
      SPI_INST/dout_reg[4]  CK ^ -> QN ^  SDFF_X2  0.996  6.214    5.815  
      SPI_INST/dout_reg[5]  SI ^          SDFF_X2  0.000  6.214    5.815  
      ---------------------------------------------------------------------
Path 64: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[9]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[8]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.862
  Arrival Time                  6.261
  Slack Time                    0.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.268
     = Beginpoint Arrival Time       5.268
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/top_reg[8]  CK ^          -        -      5.268    4.869  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[8]  CK ^ -> QN ^  SDFF_X2  0.993  6.261    5.862  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[9]  SI ^          SDFF_X2  0.000  6.261    5.862  
      ---------------------------------------------------------------------------------------
Path 65: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.305
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.849
  Arrival Time                  6.249
  Slack Time                    0.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.257
     = Beginpoint Arrival Time       5.257
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]  CK ^          -        -      5.257    4.858  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]  CK ^ -> QN ^  SDFF_X2  0.991  6.249    5.849  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]  SI ^          SDFF_X2  0.000  6.249    5.849  
      ----------------------------------------------------------------------------------------
Path 66: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[15]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[14]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.294
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.841
  Arrival Time                  6.241
  Slack Time                    0.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.259
     = Beginpoint Arrival Time       5.259
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/top_reg[14]  CK ^          -        -      5.259    4.859  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[14]  CK ^ -> QN ^  SDFF_X2  0.982  6.241    5.841  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[15]  SI ^          SDFF_X2  0.000  6.241    5.841  
      ----------------------------------------------------------------------------------------
Path 67: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[6]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[6]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.288
+ Hold                         -0.922
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.966
  Arrival Time                  5.366
  Slack Time                    0.400
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.528
     = Beginpoint Arrival Time       3.528
      ------------------------------------------------------------------------------------------
      Instance                                 Arc           Cell       Delay  Arrival  Required  
                                                                               Time     Time  
      ------------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower1336/dout_reg[6]  CK ^          -          -      3.528    3.128  
      RESULTS_CONV_INST/lower1336/dout_reg[6]  CK ^ -> Q v   SDFF_X2    0.958  4.486    4.086  
      RESULTS_CONV_INST/p10765A                A v -> ZN ^   INV_X4     0.450  4.936    4.536  
      RESULTS_CONV_INST/p10356A29085           B2 ^ -> ZN v  OAI221_X1  0.430  5.366    4.966  
      RESULTS_CONV_INST/high_mag_reg[6]        D v           SDFFR_X2   0.000  5.366    4.966  
      ------------------------------------------------------------------------------------------
Path 68: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[4]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[3]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.376
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.909
  Arrival Time                  6.310
  Slack Time                    0.401
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      -------------------------------------------------------------------------------------
      Instance                              Arc           Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[3]  CK ^          -        -      5.297    4.896  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[3]  CK ^ -> QN ^  SDFF_X2  1.013  6.310    5.909  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[4]  SI ^          SDFF_X2  0.000  6.310    5.909  
      -------------------------------------------------------------------------------------
Path 69: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[8]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[7]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.303
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.854
  Arrival Time                  6.258
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.268
     = Beginpoint Arrival Time       5.268
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/top_reg[7]  CK ^          -        -      5.268    4.865  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[7]  CK ^ -> QN ^  SDFF_X2  0.990  6.258    5.854  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[8]  SI ^          SDFF_X2  0.000  6.258    5.854  
      ---------------------------------------------------------------------------------------
Path 70: MET Hold Check with Pin SPI_INST/dout_reg[4]/CK 
Endpoint:   SPI_INST/dout_reg[4]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/dout_reg[3]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.806
  Arrival Time                  6.210
  Slack Time                    0.404
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.210
     = Beginpoint Arrival Time       5.210
      ---------------------------------------------------------------------
      Instance              Arc           Cell     Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      SPI_INST/dout_reg[3]  CK ^          -        -      5.210    4.806  
      SPI_INST/dout_reg[3]  CK ^ -> QN ^  SDFF_X2  1.000  6.210    5.806  
      SPI_INST/dout_reg[4]  SI ^          SDFF_X2  0.000  6.210    5.806  
      ---------------------------------------------------------------------
Path 71: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.307
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.861
  Arrival Time                  6.265
  Slack Time                    0.404
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.272
     = Beginpoint Arrival Time       5.272
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]  CK ^          -        -      5.272    4.868  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]  CK ^ -> QN ^  SDFF_X2  0.993  6.265    5.861  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]  SI ^          SDFF_X2  0.000  6.265    5.861  
      ----------------------------------------------------------------------------------------
Path 72: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.341
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.896
  Arrival Time                  6.300
  Slack Time                    0.404
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.298
     = Beginpoint Arrival Time       5.298
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]  CK ^          -        -      5.298    4.894  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]  CK ^ -> QN ^  SDFF_X2  1.002  6.300    5.896  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]  SI ^          SDFF_X2  0.000  6.300    5.896  
      ---------------------------------------------------------------------------------------
Path 73: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[12]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.344
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.898
  Arrival Time                  6.303
  Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[11]  CK ^          -        -      5.297    4.893  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[11]  CK ^ -> QN ^  SDFF_X1  1.005  6.303    5.898  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[12]  SI ^          SDFF_X1  0.000  6.303    5.898  
      --------------------------------------------------------------------------------------
Path 74: MET Hold Check with Pin RESULTS_CONV_INST/r1200_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[1]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/r1200_reg[0]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.480
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.044
  Arrival Time                  4.449
  Slack Time                    0.405
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.439
     = Beginpoint Arrival Time       3.439
      -------------------------------------------------------------------------------
      Instance                        Arc           Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      RESULTS_CONV_INST/r1200_reg[0]  CK ^          -        -      3.439    3.034  
      RESULTS_CONV_INST/r1200_reg[0]  CK ^ -> QN ^  SDFF_X2  1.010  4.449    4.044  
      RESULTS_CONV_INST/r1200_reg[1]  SI ^          SDFF_X2  0.000  4.449    4.044  
      -------------------------------------------------------------------------------
Path 75: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[8]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[7]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.931
  Arrival Time                  6.337
  Slack Time                    0.406
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.337
     = Beginpoint Arrival Time       5.337
      -------------------------------------------------------------------------------------
      Instance                              Arc           Cell     Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[7]  CK ^          -        -      5.337    4.931  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[7]  CK ^ -> QN ^  SDFF_X2  1.000  6.337    5.931  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[8]  SI ^          SDFF_X2  0.000  6.337    5.931  
      -------------------------------------------------------------------------------------
Path 76: MET Hold Check with Pin SPI_INST/spi_sr_reg[4]/CK 
Endpoint:   SPI_INST/spi_sr_reg[4]/SI (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/spi_sr_reg[3]/QN (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Other End Arrival Time          0.781
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 1.325
  Arrival Time                  1.731
  Slack Time                    0.406
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
      -----------------------------------------------------------------------
      Instance                Arc           Cell     Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      SPI_INST/spi_sr_reg[3]  CK ^          -        -      0.767    0.362  
      SPI_INST/spi_sr_reg[3]  CK ^ -> QN ^  SDFF_X2  0.964  1.731    1.325  
      SPI_INST/spi_sr_reg[4]  SI ^          SDFF_X2  0.000  1.731    1.325  
      -----------------------------------------------------------------------
Path 77: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[6]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar1_reg[5]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.198
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.741
  Arrival Time                  6.148
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.144
     = Beginpoint Arrival Time       5.144
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[5]  CK ^          -        -      5.144    4.737  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[5]  CK ^ -> QN ^  SDFF_X2  1.004  6.148    5.741  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[6]  SI ^          SDFF_X2  0.000  6.148    5.741  
      ---------------------------------------------------------------------------------------
Path 78: MET Hold Check with Pin RESULTS_CONV_INST/r1633_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[1]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/r1633_reg[0]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.500
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.066
  Arrival Time                  4.474
  Slack Time                    0.408
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.440
     = Beginpoint Arrival Time       3.440
      -------------------------------------------------------------------------------
      Instance                        Arc           Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      RESULTS_CONV_INST/r1633_reg[0]  CK ^          -        -      3.440    3.032  
      RESULTS_CONV_INST/r1633_reg[0]  CK ^ -> QN ^  SDFF_X2  1.033  4.474    4.066  
      RESULTS_CONV_INST/r1633_reg[1]  SI ^          SDFF_X2  0.000  4.474    4.066  
      -------------------------------------------------------------------------------
Path 79: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[5]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[4]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.863
  Arrival Time                  6.271
  Slack Time                    0.408
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.274
     = Beginpoint Arrival Time       5.274
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/top_reg[4]  CK ^          -        -      5.274    4.865  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[4]  CK ^ -> QN ^  SDFF_X2  0.997  6.271    5.863  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[5]  SI ^          SDFF_X2  0.000  6.271    5.863  
      ---------------------------------------------------------------------------------------
Path 80: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[2]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar0_reg[1]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.181
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.726
  Arrival Time                  6.136
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.145
     = Beginpoint Arrival Time       5.145
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[1]  CK ^          -        -      5.145    4.735  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[1]  CK ^ -> QN ^  SDFF_X2  0.991  6.136    5.726  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[2]  SI ^          SDFF_X2  0.000  6.136    5.726  
      ---------------------------------------------------------------------------------------
Path 81: MET Hold Check with Pin RESULTS_CONV_INST/upper770/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[2]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/upper770/dout_reg[1]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.606
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.158
  Arrival Time                  4.568
  Slack Time                    0.410
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.577
     = Beginpoint Arrival Time       3.577
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/upper770/dout_reg[1]  CK ^          -        -      3.577    3.167  
      RESULTS_CONV_INST/upper770/dout_reg[1]  CK ^ -> QN ^  SDFF_X2  0.991  4.568    4.158  
      RESULTS_CONV_INST/upper770/dout_reg[2]  SI ^          SDFF_X2  0.000  4.568    4.158  
      ---------------------------------------------------------------------------------------
Path 82: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.293
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.836
  Arrival Time                  6.245
  Slack Time                    0.410
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.258
     = Beginpoint Arrival Time       5.258
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]  CK ^          -        -      5.258    4.848  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]  CK ^ -> QN ^  SDFF_X2  0.987  6.245    5.836  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]  SI ^          SDFF_X2  0.000  6.245    5.836  
      ----------------------------------------------------------------------------------------
Path 83: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.302
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.852
  Arrival Time                  6.262
  Slack Time                    0.410
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.270
     = Beginpoint Arrival Time       5.270
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]  CK ^          -        -      5.270    4.860  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]  CK ^ -> QN ^  SDFF_X2  0.992  6.262    5.852  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]  SI ^          SDFF_X2  0.000  6.262    5.852  
      ----------------------------------------------------------------------------------------
Path 84: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar0_reg[12]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.256
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.786
  Arrival Time                  6.197
  Slack Time                    0.411
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.204
     = Beginpoint Arrival Time       5.204
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[12]  CK ^          -        -      5.204    4.793  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[12]  CK ^ -> QN ^  SDFF_X2  0.993  6.197    5.786  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]  SI ^          SDFF_X2  0.000  6.197    5.786  
      ----------------------------------------------------------------------------------------
Path 85: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.317
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.858
  Arrival Time                  6.271
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.270
     = Beginpoint Arrival Time       5.270
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]  CK ^          -        -      5.270    4.857  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]  CK ^ -> QN ^  SDFF_X2  1.001  6.271    5.858  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]  SI ^          SDFF_X2  0.000  6.271    5.858  
      --------------------------------------------------------------------------------------
Path 86: MET Hold Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[2]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[1]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.550
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.096
  Arrival Time                  4.509
  Slack Time                    0.413
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.522
     = Beginpoint Arrival Time       3.522
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower1336/dout_reg[1]  CK ^          -        -      3.522    3.108  
      RESULTS_CONV_INST/lower1336/dout_reg[1]  CK ^ -> QN ^  SDFF_X2  0.987  4.509    4.096  
      RESULTS_CONV_INST/lower1336/dout_reg[2]  SI ^          SDFF_X2  0.000  4.509    4.096  
      ----------------------------------------------------------------------------------------
Path 87: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.310
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.863
  Arrival Time                  6.276
  Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.275
     = Beginpoint Arrival Time       5.275
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]  CK ^          -        -      5.275    4.861  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]  CK ^ -> QN ^  SDFF_X2  1.001  6.276    5.863  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]  SI ^          SDFF_X2  0.000  6.276    5.863  
      ----------------------------------------------------------------------------------------
Path 88: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.308
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.845
  Arrival Time                  6.259
  Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]  CK ^          -        -      5.261    4.847  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]  CK ^ -> QN ^  SDFF_X2  0.998  6.259    5.845  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]  SI ^          SDFF_X2  0.000  6.259    5.845  
      --------------------------------------------------------------------------------------
Path 89: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[8]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar1_reg[7]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.301
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.836
  Arrival Time                  6.250
  Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.242
     = Beginpoint Arrival Time       5.242
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[7]  CK ^          -        -      5.242    4.828  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[7]  CK ^ -> QN ^  SDFF_X2  1.008  6.250    5.836  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[8]  SI ^          SDFF_X2  0.000  6.250    5.836  
      ---------------------------------------------------------------------------------------
Path 90: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[8]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar0_reg[7]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.295
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.838
  Arrival Time                  6.253
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.260
     = Beginpoint Arrival Time       5.260
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[7]  CK ^          -        -      5.260    4.845  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[7]  CK ^ -> QN ^  SDFF_X2  0.993  6.253    5.838  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[8]  SI ^          SDFF_X2  0.000  6.253    5.838  
      ---------------------------------------------------------------------------------------
Path 91: MET Hold Check with Pin RESULTS_CONV_INST/lower770/dout_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[5]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/lower770/dout_reg[4]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.599
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.142
  Arrival Time                  4.558
  Slack Time                    0.416
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.568
     = Beginpoint Arrival Time       3.568
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower770/dout_reg[4]  CK ^          -        -      3.568    3.153  
      RESULTS_CONV_INST/lower770/dout_reg[4]  CK ^ -> QN ^  SDFF_X2  0.989  4.558    4.142  
      RESULTS_CONV_INST/lower770/dout_reg[5]  SI ^          SDFF_X2  0.000  4.558    4.142  
      ---------------------------------------------------------------------------------------
Path 92: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.344
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.888
  Arrival Time                  6.305
  Slack Time                    0.416
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.291
     = Beginpoint Arrival Time       5.291
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]  CK ^          -        -      5.291    4.875  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]  CK ^ -> QN ^  SDFF_X1  1.013  6.305    5.888  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[11]  SI ^          SDFF_X1  0.000  6.305    5.888  
      --------------------------------------------------------------------------------------
Path 93: MET Hold Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[1]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/upper1336/dout_reg[0]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.588
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.095
  Arrival Time                  4.511
  Slack Time                    0.417
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.545
     = Beginpoint Arrival Time       3.545
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      RESULTS_CONV_INST/upper1336/dout_reg[0]  CK ^          -        -      3.545    3.129  
      RESULTS_CONV_INST/upper1336/dout_reg[0]  CK ^ -> QN ^  SDFF_X2  0.966  4.511    4.095  
      RESULTS_CONV_INST/upper1336/dout_reg[1]  SI ^          SDFF_X2  0.000  4.511    4.095  
      ----------------------------------------------------------------------------------------
Path 94: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.317
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.856
  Arrival Time                  6.274
  Slack Time                    0.417
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.270
     = Beginpoint Arrival Time       5.270
      --------------------------------------------------------------------------------------
      Instance                               Arc           Cell     Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]  CK ^          -        -      5.270    4.853  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]  CK ^ -> QN ^  SDFF_X2  1.004  6.274    5.856  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]  SI ^          SDFF_X2  0.000  6.274    5.856  
      --------------------------------------------------------------------------------------
Path 95: MET Hold Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[4]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/upper1336/dout_reg[3]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.594
+ Hold                         -0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.152
  Arrival Time                  4.570
  Slack Time                    0.417
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.564
     = Beginpoint Arrival Time       3.564
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      RESULTS_CONV_INST/upper1336/dout_reg[3]  CK ^          -        -      3.564    3.146  
      RESULTS_CONV_INST/upper1336/dout_reg[3]  CK ^ -> QN ^  SDFF_X2  1.006  4.570    4.152  
      RESULTS_CONV_INST/upper1336/dout_reg[4]  SI ^          SDFF_X2  0.000  4.570    4.152  
      ----------------------------------------------------------------------------------------
Path 96: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.310
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.861
  Arrival Time                  6.279
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.275
     = Beginpoint Arrival Time       5.275
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]  CK ^          -        -      5.275    4.857  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]  CK ^ -> QN ^  SDFF_X2  1.004  6.279    5.861  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]  SI ^          SDFF_X2  0.000  6.279    5.861  
      ----------------------------------------------------------------------------------------
Path 97: MET Hold Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[4]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[3]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.550
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.093
  Arrival Time                  4.513
  Slack Time                    0.420
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.522
     = Beginpoint Arrival Time       3.522
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      RESULTS_CONV_INST/lower1336/dout_reg[3]  CK ^          -        -      3.522    3.102  
      RESULTS_CONV_INST/lower1336/dout_reg[3]  CK ^ -> QN ^  SDFF_X2  0.991  4.513    4.093  
      RESULTS_CONV_INST/lower1336/dout_reg[4]  SI ^          SDFF_X2  0.000  4.513    4.093  
      ----------------------------------------------------------------------------------------
Path 98: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[11]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[10]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.859
  Arrival Time                  6.279
  Slack Time                    0.420
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.274
     = Beginpoint Arrival Time       5.274
      ----------------------------------------------------------------------------------------
      Instance                                 Arc           Cell     Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/top_reg[10]  CK ^          -        -      5.274    4.854  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[10]  CK ^ -> QN ^  SDFF_X2  1.005  6.279    5.859  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[11]  SI ^          SDFF_X2  0.000  6.279    5.859  
      ----------------------------------------------------------------------------------------
Path 99: MET Hold Check with Pin RESULTS_CONV_INST/r1633_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[5]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/r1633_reg[4]/QN (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.577
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.142
  Arrival Time                  4.562
  Slack Time                    0.420
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.532
     = Beginpoint Arrival Time       3.532
      -------------------------------------------------------------------------------
      Instance                        Arc           Cell     Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      RESULTS_CONV_INST/r1633_reg[4]  CK ^          -        -      3.532    3.112  
      RESULTS_CONV_INST/r1633_reg[4]  CK ^ -> QN ^  SDFF_X2  1.031  4.562    4.142  
      RESULTS_CONV_INST/r1633_reg[5]  SI ^          SDFF_X2  0.000  4.562    4.142  
      -------------------------------------------------------------------------------
Path 100: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[2]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/ar1_reg[1]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.280
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.819
  Arrival Time                  6.239
  Slack Time                    0.420
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.242
     = Beginpoint Arrival Time       5.242
      ---------------------------------------------------------------------------------------
      Instance                                Arc           Cell     Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[1]  CK ^          -        -      5.242    4.822  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[1]  CK ^ -> QN ^  SDFF_X2  0.997  6.239    5.819  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[2]  SI ^          SDFF_X2  0.000  6.239    5.819  
      ---------------------------------------------------------------------------------------

