# input = "( n1 v n3 ) ^ ( 1 v 2 v n3 ) ^ ( n1 v 2 v n4 )"
S set0 1 0 1
S setdef 1 0 0
S reg1 1 0 -1
S regchk 1 0 -2
S inputdef 2 0 0
S reg1 2 0 -2
S reg1 2 0 -1
S regchk 2 0 -3
S gatestart 3 0 1
S notdef 3 0 0
S outdef 4 0 0
S reg1 4 0 -2
S reg0 4 0 -1
S regchk 4 0 -3
S inputdef 5 0 0
S reg1 5 0 -1
S regchk 5 0 -2
S inputdef 6 0 0
S reg1 6 0 -2
S reg0 6 0 -1
S regchk 6 0 -3
S ordef 7 0 0
S gatestart 7 0 1
S outdef 8 0 0
S reg1 8 0 -1
S regchk 8 0 -2
S inputdef 9 0 0
S reg1 9 0 -3
S reg0 9 0 -2
S reg1 9 0 -1
S regchk 9 0 -4
S gatestart 10 0 1
S notdef 10 0 0
S outdef 11 0 0
S reg1 11 0 -2
S reg0 11 0 -1
S regchk 11 0 -3
S inputdef 12 0 0
S reg1 12 0 -1
S regchk 12 0 -2
S inputdef 13 0 0
S reg1 13 0 -2
S reg0 13 0 -1
S regchk 13 0 -3
S ordef 14 0 0
S gatestart 14 0 1
S outdef 15 0 0
S reg1 15 0 -1
S regchk 15 0 -2
S checkbit1 16 0 1
S checkdef 16 0 0
S reg1 16 0 -1
S regchk 16 0 -2
S checkdef2 17 0 0
S set0 18 0 1
S setdef 18 0 0
S reg1 18 0 -1
S regchk 18 0 -2
S inputdef 19 0 0
S reg1 19 0 -1
S regchk 19 0 -2
S inputdef 20 0 0
S reg1 20 0 -2
S reg1 20 0 -1
S regchk 20 0 -3
S ordef 21 0 0
S gatestart 21 0 1
S outdef 22 0 0
S reg1 22 0 -1
S regchk 22 0 -2
S inputdef 23 0 0
S reg1 23 0 -1
S regchk 23 0 -2
S inputdef 24 0 0
S reg1 24 0 -3
S reg0 24 0 -2
S reg0 24 0 -1
S regchk 24 0 -4
S ordef 25 0 0
S gatestart 25 0 1
S outdef 26 0 0
S reg1 26 0 -1
S regchk 26 0 -2
S inputdef 27 0 0
S reg1 27 0 -3
S reg0 27 0 -2
S reg1 27 0 -1
S regchk 27 0 -4
S gatestart 28 0 1
S notdef 28 0 0
S outdef 29 0 0
S reg1 29 0 -2
S reg0 29 0 -1
S regchk 29 0 -3
S inputdef 30 0 0
S reg1 30 0 -1
S regchk 30 0 -2
S inputdef 31 0 0
S reg1 31 0 -2
S reg0 31 0 -1
S regchk 31 0 -3
S ordef 32 0 0
S gatestart 32 0 1
S outdef 33 0 0
S reg1 33 0 -1
S regchk 33 0 -2
S checkbit1 34 0 1
S checkdef 34 0 0
S reg1 34 0 -1
S regchk 34 0 -2
S checkdef2 35 0 0
S set0 36 0 1
S setdef 36 0 0
S reg1 36 0 -1
S regchk 36 0 -2
S inputdef 37 0 0
S reg1 37 0 -2
S reg1 37 0 -1
S regchk 37 0 -3
S gatestart 38 0 1
S notdef 38 0 0
S outdef 39 0 0
S reg1 39 0 -2
S reg0 39 0 -1
S regchk 39 0 -3
S inputdef 40 0 0
S reg1 40 0 -1
S regchk 40 0 -2
S inputdef 41 0 0
S reg1 41 0 -2
S reg0 41 0 -1
S regchk 41 0 -3
S ordef 42 0 0
S gatestart 42 0 1
S outdef 43 0 0
S reg1 43 0 -1
S regchk 43 0 -2
S inputdef 44 0 0
S reg1 44 0 -1
S regchk 44 0 -2
S inputdef 45 0 0
S reg1 45 0 -3
S reg0 45 0 -2
S reg0 45 0 -1
S regchk 45 0 -4
S ordef 46 0 0
S gatestart 46 0 1
S outdef 47 0 0
S reg1 47 0 -1
S regchk 47 0 -2
S inputdef 48 0 0
S reg1 48 0 -3
S reg1 48 0 -2
S reg0 48 0 -1
S regchk 48 0 -4
S gatestart 49 0 1
S notdef 49 0 0
S outdef 50 0 0
S reg1 50 0 -2
S reg0 50 0 -1
S regchk 50 0 -3
S inputdef 51 0 0
S reg1 51 0 -1
S regchk 51 0 -2
S inputdef 52 0 0
S reg1 52 0 -2
S reg0 52 0 -1
S regchk 52 0 -3
S ordef 53 0 0
S gatestart 53 0 1
S outdef 54 0 0
S reg1 54 0 -1
S regchk 54 0 -2
S checkbit1 55 0 1
S checkdef 55 0 0
S reg1 55 0 -1
S regchk 55 0 -2
S checkdef2 56 0 0
S enddef 57 0 0
S argdef 0 0 0
S reg1 0 0 -3
S reg1 0 0 -2
S reg0 0 0 -1
S regchk 0 0 -4
