// Seed: 1261959427
module module_0 (
    input  wor  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri0 id_3,
    output tri0 id_4
);
  assign id_4 = id_1 - 1'b0 & 1;
  wire id_6;
  assign id_3 = 1;
  assign module_1.id_4 = 0;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7
);
  always id_2 = 1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_6,
      id_5,
      id_4
  );
endmodule
