---------- Begin Simulation Statistics ----------
sim_seconds                                  1.099864                       # Number of seconds simulated
sim_ticks                                1099863782000                       # Number of ticks simulated
final_tick                               1099863782000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1092228                       # Simulator instruction rate (inst/s)
host_op_rate                                  1774204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2378031810                       # Simulator tick rate (ticks/s)
host_mem_usage                                 673636                       # Number of bytes of host memory used
host_seconds                                   462.51                       # Real time elapsed on the host
sim_insts                                   505166658                       # Number of instructions simulated
sim_ops                                     820587161                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17995840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18042944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16482432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16482432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           281185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              281921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        257538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16361881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16404708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14985885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14985885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14985885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16361881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31390593                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239266649                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64382894                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5986                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1004                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   670577247                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2199727564                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   505166658                       # Number of instructions committed
system.cpu.committedOps                     820587161                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             815768983                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9453744                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46579551                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    815768983                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1829128264                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707859049                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297650494                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279965074                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303649535                       # number of memory refs
system.cpu.num_load_insts                   239266641                       # Number of load instructions
system.cpu.num_store_insts                   64382894                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2199727564                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          61787380                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1363335      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 507122428     61.80%     61.97% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     61.97% # Class of executed instruction
system.cpu.op_class::IntDiv                   8449251      1.03%     63.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::MemRead                239265663     29.16%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                64382204      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  820587161                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.952890                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303649543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.958692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.952890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607983045                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607983045                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238649519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238649519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096115                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302745634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302745634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302745634                       # number of overall hits
system.cpu.dcache.overall_hits::total       302745634                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       617130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        617130                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286779                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       903909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         903909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       903909                       # number of overall misses
system.cpu.dcache.overall_misses::total        903909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 103467555500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 103467555500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22953286000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22953286000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 126420841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 126420841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 126420841500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 126420841500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239266649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239266649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303649543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303649543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303649543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303649543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004454                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 167659.254128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 167659.254128                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80038.238504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80038.238504                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 139860.142448                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 139860.142448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 139860.142448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 139860.142448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657961                       # number of writebacks
system.cpu.dcache.writebacks::total            657961                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       617130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       617130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286779                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       903909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       903909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       903909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       903909                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 102850425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102850425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22666507000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22666507000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 125516932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 125516932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 125516932500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 125516932500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004454                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004454                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 166659.254128                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 166659.254128                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79038.238504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79038.238504                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 138860.142448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 138860.142448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 138860.142448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 138860.142448                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683447                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.699948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670577247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          888181.784106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.699948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.858789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1341155249                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1341155249                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    670576492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670576492                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670576492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670576492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670576492                       # number of overall hits
system.cpu.icache.overall_hits::total       670576492                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    121133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121133500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    121133500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121133500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    121133500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121133500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    670577247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    670577247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    670577247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    670577247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    670577247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    670577247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 160441.721854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 160441.721854                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 160441.721854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 160441.721854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 160441.721854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 160441.721854                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    120378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    120378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    120378500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120378500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 159441.721854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 159441.721854                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 159441.721854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 159441.721854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 159441.721854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 159441.721854                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.615872                       # Cycle average of tags in use
system.l2.tags.total_refs                     1588387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    520778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.050027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.225614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.733322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.656936                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999812                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13228098                       # Number of tag accesses
system.l2.tags.data_accesses                 13228098                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657961                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657961                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            219950                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               219950                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3028                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         161154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161154                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                164182                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164198                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data               164182                       # number of overall hits
system.l2.overall_hits::total                  164198                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63801                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       455976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455976                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              519777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520516                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data             519777                       # number of overall misses
system.l2.overall_misses::total                520516                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19895067000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19895067000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    119073500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119073500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 100232605000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100232605000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     119073500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  120127672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     120246745500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    119073500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 120127672000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    120246745500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657961                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657961                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        219950                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           219950                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       617130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        617130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            683959                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               684714                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           683959                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              684714                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954690                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738865                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760195                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760195                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 311830.018338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 311830.018338                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 161127.875507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 161127.875507                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 219819.913767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219819.913767                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 161127.875507                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 231113.866139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 231014.503877                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 161127.875507                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 231113.866139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 231014.503877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508847                       # number of writebacks
system.l2.writebacks::total                    508847                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63801                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       455976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455976                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         519777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        519777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520516                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19257057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19257057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    111683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  95672845000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95672845000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    111683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 114929902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115041585500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    111683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 114929902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115041585500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738865                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760195                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 301830.018338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 301830.018338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 151127.875507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 151127.875507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 209819.913767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 209819.913767                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 151127.875507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 221113.866139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 221014.503877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 151127.875507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 221113.866139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 221014.503877                       # average overall mshr miss latency
system.l2.replacements                         518730                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16179.986696                       # Cycle average of tags in use
system.l3.tags.total_refs                     1038578                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    281938                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.683711                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.955726                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         12.975210                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16166.055759                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000058                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000792                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.986698                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.987548                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16267                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2359126                       # Number of tag accesses
system.l3.tags.data_accesses                  2359126                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508847                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508847                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                664                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   664                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         237928                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            237931                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                238592                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238595                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data               238592                       # number of overall hits
system.l3.overall_hits::total                  238595                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63137                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63137                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       218048                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          218784                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              281185                       # number of demand (read+write) misses
system.l3.demand_misses::total                 281921                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data             281185                       # number of overall misses
system.l3.overall_misses::total                281921                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18548274000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18548274000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    103523000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  88158865000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  88262388000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     103523000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  106707139000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     106810662000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    103523000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 106707139000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    106810662000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508847                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508847                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63801                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63801                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       455976                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        456715                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            519777                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               520516                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           519777                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              520516                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989593                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989593                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995940                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.478201                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.479038                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995940                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.540972                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.541618                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995940                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.540972                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.541618                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 293778.196620                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 293778.196620                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 140656.250000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 404309.441041                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 403422.498903                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 140656.250000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 379490.865444                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 378867.349364                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 140656.250000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 379490.865444                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 378867.349364                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               257538                       # number of writebacks
system.l3.writebacks::total                    257538                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           16                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63137                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63137                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       218048                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       218784                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         281185                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            281921                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        281185                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           281921                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17916904000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17916904000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     96163000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  85978385000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  86074548000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     96163000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 103895289000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 103991452000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     96163000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 103895289000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 103991452000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989593                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989593                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.478201                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.479038                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.540972                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.541618                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.540972                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.541618                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 283778.196620                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 283778.196620                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 130656.250000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 394309.441041                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 393422.498903                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 130656.250000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 369490.865444                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 368867.349364                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 130656.250000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 369490.865444                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 368867.349364                       # average overall mshr miss latency
system.l3.replacements                         265554                       # number of replacements
system.membus.snoop_filter.tot_requests        547032                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       265111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             218784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257538                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7559                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63137                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        218784                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       828939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       828939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 828939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34525376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34525376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34525376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            281921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  281921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              281921                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1577199000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1409620000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1588416                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       903702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1140                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1424346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43385                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          219950                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         219950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       617130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2491265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2493080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85882880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85950720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          784284                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49048640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1688948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000676                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1687807     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1141      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1688948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1452474000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1135913500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1099863782000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            456715                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       766385                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           17247                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63801                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63801                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       456715                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1559110                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65879232                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          265554                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16482432                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1304148                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.203623                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.402692                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1038594     79.64%     79.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 265554     20.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1304148                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1028144000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         780774000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------