// Seed: 1437545931
module module_0;
  wire id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  output reg id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  assign id_4 = id_6;
  final begin : LABEL_0
    id_4 <= 1'h0;
    $unsigned(66);
    ;
    id_2 <= 1'b0;
  end
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6
);
  wire id_8;
  final $unsigned(40);
  ;
  module_0 modCall_1 ();
endmodule
