# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/alu/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:14 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# End time: 16:52:14 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/alu/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:14 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/alu/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry
# -- Compiling architecture rtl of ripple_carry
# End time: 16:52:14 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/alu/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:14 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/alu/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# End time: 16:52:15 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.alu
# vsim work.alu 
# Start time: 16:52:24 on Apr 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(behavioral)
# Loading work.ripple_carry(rtl)
# Loading work.full_adder(structural)
do C:/intelFPGA_lite/17.1/alu/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
# 1
do C:/intelFPGA_lite/17.1/alu/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
# 1
run
# End time: 17:02:52 on Apr 08,2020, Elapsed time: 0:10:28
# Errors: 0, Warnings: 0
wave editwrite -file C:/intelFPGA_lite/17.1/alu/simulation/modelsim/wave.do
