INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uttej/Desktop/VivadoProjs/NNA/NNA.sim/sim_1/synth/func/xsim/rdp_wrapper_fifo_buff_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdp
INFO: [VRFC 10-311] analyzing module rdp_wrapper_fifo_buff
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uttej/Desktop/VivadoProjs/NNA/NNA.srcs/sim_1/new/rdp_wrapper_fifo_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdp_wrapper_fifo_buff_tb
