// Seed: 1875075390
module module_0 (
    input reg id_0,
    output id_1
);
  always @(1 or 1) begin
    id_1 <= 1'b0;
    id_1 <= (id_0);
  end
  logic id_2;
  assign id_2 = 1'h0;
endmodule
