
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a08c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  0800a26c  0800a26c  0001a26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7c0  0800a7c0  00020bc8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a7c0  0800a7c0  00020bc8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a7c0  0800a7c0  00020bc8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7c0  0800a7c0  0001a7c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a7c4  0800a7c4  0001a7c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000bc8  20000000  0800a7c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a4  20000bc8  0800b390  00020bc8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000106c  0800b390  0002106c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020bc8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002672a  00000000  00000000  00020bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005093  00000000  00000000  00047322  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d18  00000000  00000000  0004c3b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a10  00000000  00000000  0004e0d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002fb44  00000000  00000000  0004fae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e71b  00000000  00000000  0007f624  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012405e  00000000  00000000  0009dd3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c1d9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d38  00000000  00000000  001c1e18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000bc8 	.word	0x20000bc8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a254 	.word	0x0800a254

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000bcc 	.word	0x20000bcc
 800021c:	0800a254 	.word	0x0800a254

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <DM_Init>:
 *
 *
 *
 */
void DM_Init()
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 80002c4:	f008 fbfc 	bl	8008ac0 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80002c8:	2003      	movs	r0, #3
 80002ca:	f008 fb9b 	bl	8008a04 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 80002ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80002d2:	f008 fdab 	bl	8008e2c <ILI9341_Fill_Screen>

}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <DM_PostInit>:
 *
 *
 *
 */
void DM_PostInit()
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 80002e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80002e6:	9301      	str	r3, [sp, #4]
 80002e8:	2301      	movs	r3, #1
 80002ea:	9300      	str	r3, [sp, #0]
 80002ec:	2300      	movs	r3, #0
 80002ee:	220a      	movs	r2, #10
 80002f0:	210a      	movs	r1, #10
 80002f2:	4807      	ldr	r0, [pc, #28]	; (8000310 <DM_PostInit+0x34>)
 80002f4:	f008 fa86 	bl	8008804 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 80002f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002fc:	f002 fd74 	bl	8002de8 <HAL_Delay>

	  DM_RefreshBackgroundLayout();
 8000300:	f000 fb16 	bl	8000930 <DM_RefreshBackgroundLayout>
	  printf("Init Completed\n");
 8000304:	4803      	ldr	r0, [pc, #12]	; (8000314 <DM_PostInit+0x38>)
 8000306:	f009 f839 	bl	800937c <puts>
}
 800030a:	bf00      	nop
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	0800a26c 	.word	0x0800a26c
 8000314:	0800a27c 	.word	0x0800a27c

08000318 <DM_UpdateDisplay>:
 *
 *
 */

void DM_UpdateDisplay()
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b086      	sub	sp, #24
 800031c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 800031e:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000322:	9301      	str	r3, [sp, #4]
 8000324:	2302      	movs	r3, #2
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	2300      	movs	r3, #0
 800032a:	22d2      	movs	r2, #210	; 0xd2
 800032c:	210a      	movs	r1, #10
 800032e:	482e      	ldr	r0, [pc, #184]	; (80003e8 <DM_UpdateDisplay+0xd0>)
 8000330:	f008 fa68 	bl	8008804 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000334:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2302      	movs	r3, #2
 800033c:	9300      	str	r3, [sp, #0]
 800033e:	2300      	movs	r3, #0
 8000340:	22d2      	movs	r2, #210	; 0xd2
 8000342:	2164      	movs	r1, #100	; 0x64
 8000344:	4829      	ldr	r0, [pc, #164]	; (80003ec <DM_UpdateDisplay+0xd4>)
 8000346:	f008 fa5d 	bl	8008804 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 800034a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	2302      	movs	r3, #2
 8000352:	9300      	str	r3, [sp, #0]
 8000354:	2300      	movs	r3, #0
 8000356:	22d2      	movs	r2, #210	; 0xd2
 8000358:	21af      	movs	r1, #175	; 0xaf
 800035a:	4825      	ldr	r0, [pc, #148]	; (80003f0 <DM_UpdateDisplay+0xd8>)
 800035c:	f008 fa52 	bl	8008804 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8000360:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000364:	9301      	str	r3, [sp, #4]
 8000366:	2302      	movs	r3, #2
 8000368:	9300      	str	r3, [sp, #0]
 800036a:	2300      	movs	r3, #0
 800036c:	22d2      	movs	r2, #210	; 0xd2
 800036e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000372:	4820      	ldr	r0, [pc, #128]	; (80003f4 <DM_UpdateDisplay+0xdc>)
 8000374:	f008 fa46 	bl	8008804 <ILI9341_Draw_Text>

	if(eNextFuncMenuStatus)		//  == ENABLE_FUNCMENU
 8000378:	4b1f      	ldr	r3, [pc, #124]	; (80003f8 <DM_UpdateDisplay+0xe0>)
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <DM_UpdateDisplay+0x6c>
		_DrawFuncSelectMenu();
 8000380:	f000 f856 	bl	8000430 <_DrawFuncSelectMenu>

	if(eNextGainMenuStatus)		//  == ENABLE_GAINMENU
 8000384:	4b1d      	ldr	r3, [pc, #116]	; (80003fc <DM_UpdateDisplay+0xe4>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <DM_UpdateDisplay+0x78>
		_DrawGainSelectMenu();
 800038c:	f000 fa1a 	bl	80007c4 <_DrawGainSelectMenu>

	if(eNextFreqMenuStatus)		//  == ENABLE_FREQMENU
 8000390:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <DM_UpdateDisplay+0xe8>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	2b00      	cmp	r3, #0
 8000396:	d001      	beq.n	800039c <DM_UpdateDisplay+0x84>
		_DrawFreqSelectMenu();
 8000398:	f000 fa56 	bl	8000848 <_DrawFreqSelectMenu>

	if(eNextBiasMenuStatus)		//  == ENABLE_BIASMENU
 800039c:	4b19      	ldr	r3, [pc, #100]	; (8000404 <DM_UpdateDisplay+0xec>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <DM_UpdateDisplay+0x90>
		_DrawBiasSelectMenu();
 80003a4:	f000 fa92 	bl	80008cc <_DrawBiasSelectMenu>

#ifdef ENCODER_DEBUG
	char tim1tmp[11] = "";
 80003a8:	2300      	movs	r3, #0
 80003aa:	607b      	str	r3, [r7, #4]
 80003ac:	f107 0308 	add.w	r3, r7, #8
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	f8c3 2003 	str.w	r2, [r3, #3]
	snprintf(tim1tmp, sizeof(tim1tmp), "%lu", TIM1->CNT);
 80003b8:	4b13      	ldr	r3, [pc, #76]	; (8000408 <DM_UpdateDisplay+0xf0>)
 80003ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003bc:	1d38      	adds	r0, r7, #4
 80003be:	4a13      	ldr	r2, [pc, #76]	; (800040c <DM_UpdateDisplay+0xf4>)
 80003c0:	210b      	movs	r1, #11
 80003c2:	f008 ffe3 	bl	800938c <sniprintf>
	ILI9341_Draw_Text(tim1tmp, 260, 50, BLACK, 2, RED);
 80003c6:	1d38      	adds	r0, r7, #4
 80003c8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	2302      	movs	r3, #2
 80003d0:	9300      	str	r3, [sp, #0]
 80003d2:	2300      	movs	r3, #0
 80003d4:	2232      	movs	r2, #50	; 0x32
 80003d6:	f44f 7182 	mov.w	r1, #260	; 0x104
 80003da:	f008 fa13 	bl	8008804 <ILI9341_Draw_Text>
/*
	if((TIM1->SR & TIM_SR_IDXF) == TIM_SR_IDXF)
	{
		TIM1->SR &= ~(TIM_SR_IDXF);
	}*/
}
 80003de:	bf00      	nop
 80003e0:	3710      	adds	r7, #16
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	0800a28c 	.word	0x0800a28c
 80003ec:	0800a294 	.word	0x0800a294
 80003f0:	0800a29c 	.word	0x0800a29c
 80003f4:	0800a2a4 	.word	0x0800a2a4
 80003f8:	20000be4 	.word	0x20000be4
 80003fc:	20000be5 	.word	0x20000be5
 8000400:	20000be6 	.word	0x20000be6
 8000404:	20000be7 	.word	0x20000be7
 8000408:	40012c00 	.word	0x40012c00
 800040c:	0800a2ac 	.word	0x0800a2ac

08000410 <DM_ShowFuncSelectMenu>:
 *
 *
 *
 */
void DM_ShowFuncSelectMenu(eFuncMenu_Status pValue)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	4603      	mov	r3, r0
 8000418:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = pValue;
 800041a:	4a04      	ldr	r2, [pc, #16]	; (800042c <DM_ShowFuncSelectMenu+0x1c>)
 800041c:	79fb      	ldrb	r3, [r7, #7]
 800041e:	7013      	strb	r3, [r2, #0]
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr
 800042c:	20000be4 	.word	0x20000be4

08000430 <_DrawFuncSelectMenu>:
 *
 *
 *
 */
void _DrawFuncSelectMenu()
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af02      	add	r7, sp, #8

	switch(FO_GetOutputMode())
 8000436:	f000 fda9 	bl	8000f8c <FO_GetOutputMode>
 800043a:	4603      	mov	r3, r0
 800043c:	2b05      	cmp	r3, #5
 800043e:	f200 81a1 	bhi.w	8000784 <_DrawFuncSelectMenu+0x354>
 8000442:	a201      	add	r2, pc, #4	; (adr r2, 8000448 <_DrawFuncSelectMenu+0x18>)
 8000444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000448:	08000461 	.word	0x08000461
 800044c:	080004e7 	.word	0x080004e7
 8000450:	0800056d 	.word	0x0800056d
 8000454:	080005f3 	.word	0x080005f3
 8000458:	08000679 	.word	0x08000679
 800045c:	080006ff 	.word	0x080006ff
	{
		case Sine_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
 8000460:	2300      	movs	r3, #0
 8000462:	9301      	str	r3, [sp, #4]
 8000464:	2302      	movs	r3, #2
 8000466:	9300      	str	r3, [sp, #0]
 8000468:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800046c:	221e      	movs	r2, #30
 800046e:	210a      	movs	r1, #10
 8000470:	48c6      	ldr	r0, [pc, #792]	; (800078c <_DrawFuncSelectMenu+0x35c>)
 8000472:	f008 f9c7 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 8000476:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800047a:	9301      	str	r3, [sp, #4]
 800047c:	2302      	movs	r3, #2
 800047e:	9300      	str	r3, [sp, #0]
 8000480:	2300      	movs	r3, #0
 8000482:	2232      	movs	r2, #50	; 0x32
 8000484:	210a      	movs	r1, #10
 8000486:	48c2      	ldr	r0, [pc, #776]	; (8000790 <_DrawFuncSelectMenu+0x360>)
 8000488:	f008 f9bc 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 800048c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000490:	9301      	str	r3, [sp, #4]
 8000492:	2302      	movs	r3, #2
 8000494:	9300      	str	r3, [sp, #0]
 8000496:	2300      	movs	r3, #0
 8000498:	2246      	movs	r2, #70	; 0x46
 800049a:	210a      	movs	r1, #10
 800049c:	48bd      	ldr	r0, [pc, #756]	; (8000794 <_DrawFuncSelectMenu+0x364>)
 800049e:	f008 f9b1 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 80004a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004a6:	9301      	str	r3, [sp, #4]
 80004a8:	2302      	movs	r3, #2
 80004aa:	9300      	str	r3, [sp, #0]
 80004ac:	2300      	movs	r3, #0
 80004ae:	225a      	movs	r2, #90	; 0x5a
 80004b0:	210a      	movs	r1, #10
 80004b2:	48b9      	ldr	r0, [pc, #740]	; (8000798 <_DrawFuncSelectMenu+0x368>)
 80004b4:	f008 f9a6 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 80004b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2302      	movs	r3, #2
 80004c0:	9300      	str	r3, [sp, #0]
 80004c2:	2300      	movs	r3, #0
 80004c4:	226e      	movs	r2, #110	; 0x6e
 80004c6:	210a      	movs	r1, #10
 80004c8:	48b4      	ldr	r0, [pc, #720]	; (800079c <_DrawFuncSelectMenu+0x36c>)
 80004ca:	f008 f99b 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 80004ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004d2:	9301      	str	r3, [sp, #4]
 80004d4:	2302      	movs	r3, #2
 80004d6:	9300      	str	r3, [sp, #0]
 80004d8:	2300      	movs	r3, #0
 80004da:	2282      	movs	r2, #130	; 0x82
 80004dc:	210a      	movs	r1, #10
 80004de:	48b0      	ldr	r0, [pc, #704]	; (80007a0 <_DrawFuncSelectMenu+0x370>)
 80004e0:	f008 f990 	bl	8008804 <ILI9341_Draw_Text>
			break;
 80004e4:	e14e      	b.n	8000784 <_DrawFuncSelectMenu+0x354>
		case Square_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 80004e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	2302      	movs	r3, #2
 80004ee:	9300      	str	r3, [sp, #0]
 80004f0:	2300      	movs	r3, #0
 80004f2:	221e      	movs	r2, #30
 80004f4:	210a      	movs	r1, #10
 80004f6:	48a5      	ldr	r0, [pc, #660]	; (800078c <_DrawFuncSelectMenu+0x35c>)
 80004f8:	f008 f984 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, WHITE, 2, BLACK);
 80004fc:	2300      	movs	r3, #0
 80004fe:	9301      	str	r3, [sp, #4]
 8000500:	2302      	movs	r3, #2
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000508:	2232      	movs	r2, #50	; 0x32
 800050a:	210a      	movs	r1, #10
 800050c:	48a0      	ldr	r0, [pc, #640]	; (8000790 <_DrawFuncSelectMenu+0x360>)
 800050e:	f008 f979 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 8000512:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000516:	9301      	str	r3, [sp, #4]
 8000518:	2302      	movs	r3, #2
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	2300      	movs	r3, #0
 800051e:	2246      	movs	r2, #70	; 0x46
 8000520:	210a      	movs	r1, #10
 8000522:	489c      	ldr	r0, [pc, #624]	; (8000794 <_DrawFuncSelectMenu+0x364>)
 8000524:	f008 f96e 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 8000528:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800052c:	9301      	str	r3, [sp, #4]
 800052e:	2302      	movs	r3, #2
 8000530:	9300      	str	r3, [sp, #0]
 8000532:	2300      	movs	r3, #0
 8000534:	225a      	movs	r2, #90	; 0x5a
 8000536:	210a      	movs	r1, #10
 8000538:	4897      	ldr	r0, [pc, #604]	; (8000798 <_DrawFuncSelectMenu+0x368>)
 800053a:	f008 f963 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 800053e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000542:	9301      	str	r3, [sp, #4]
 8000544:	2302      	movs	r3, #2
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	2300      	movs	r3, #0
 800054a:	226e      	movs	r2, #110	; 0x6e
 800054c:	210a      	movs	r1, #10
 800054e:	4893      	ldr	r0, [pc, #588]	; (800079c <_DrawFuncSelectMenu+0x36c>)
 8000550:	f008 f958 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 8000554:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	2302      	movs	r3, #2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	2300      	movs	r3, #0
 8000560:	2282      	movs	r2, #130	; 0x82
 8000562:	210a      	movs	r1, #10
 8000564:	488e      	ldr	r0, [pc, #568]	; (80007a0 <_DrawFuncSelectMenu+0x370>)
 8000566:	f008 f94d 	bl	8008804 <ILI9341_Draw_Text>
			break;
 800056a:	e10b      	b.n	8000784 <_DrawFuncSelectMenu+0x354>
		case Saw_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 800056c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	2302      	movs	r3, #2
 8000574:	9300      	str	r3, [sp, #0]
 8000576:	2300      	movs	r3, #0
 8000578:	221e      	movs	r2, #30
 800057a:	210a      	movs	r1, #10
 800057c:	4883      	ldr	r0, [pc, #524]	; (800078c <_DrawFuncSelectMenu+0x35c>)
 800057e:	f008 f941 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 8000582:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	2302      	movs	r3, #2
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	2300      	movs	r3, #0
 800058e:	2232      	movs	r2, #50	; 0x32
 8000590:	210a      	movs	r1, #10
 8000592:	487f      	ldr	r0, [pc, #508]	; (8000790 <_DrawFuncSelectMenu+0x360>)
 8000594:	f008 f936 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, WHITE, 2, BLACK);
 8000598:	2300      	movs	r3, #0
 800059a:	9301      	str	r3, [sp, #4]
 800059c:	2302      	movs	r3, #2
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a4:	2246      	movs	r2, #70	; 0x46
 80005a6:	210a      	movs	r1, #10
 80005a8:	487a      	ldr	r0, [pc, #488]	; (8000794 <_DrawFuncSelectMenu+0x364>)
 80005aa:	f008 f92b 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 80005ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	2302      	movs	r3, #2
 80005b6:	9300      	str	r3, [sp, #0]
 80005b8:	2300      	movs	r3, #0
 80005ba:	225a      	movs	r2, #90	; 0x5a
 80005bc:	210a      	movs	r1, #10
 80005be:	4876      	ldr	r0, [pc, #472]	; (8000798 <_DrawFuncSelectMenu+0x368>)
 80005c0:	f008 f920 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 80005c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	2302      	movs	r3, #2
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	2300      	movs	r3, #0
 80005d0:	226e      	movs	r2, #110	; 0x6e
 80005d2:	210a      	movs	r1, #10
 80005d4:	4871      	ldr	r0, [pc, #452]	; (800079c <_DrawFuncSelectMenu+0x36c>)
 80005d6:	f008 f915 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 80005da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	2302      	movs	r3, #2
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	2300      	movs	r3, #0
 80005e6:	2282      	movs	r2, #130	; 0x82
 80005e8:	210a      	movs	r1, #10
 80005ea:	486d      	ldr	r0, [pc, #436]	; (80007a0 <_DrawFuncSelectMenu+0x370>)
 80005ec:	f008 f90a 	bl	8008804 <ILI9341_Draw_Text>
			break;
 80005f0:	e0c8      	b.n	8000784 <_DrawFuncSelectMenu+0x354>
		case RevSaw_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 80005f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	2302      	movs	r3, #2
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	2300      	movs	r3, #0
 80005fe:	221e      	movs	r2, #30
 8000600:	210a      	movs	r1, #10
 8000602:	4862      	ldr	r0, [pc, #392]	; (800078c <_DrawFuncSelectMenu+0x35c>)
 8000604:	f008 f8fe 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 8000608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800060c:	9301      	str	r3, [sp, #4]
 800060e:	2302      	movs	r3, #2
 8000610:	9300      	str	r3, [sp, #0]
 8000612:	2300      	movs	r3, #0
 8000614:	2232      	movs	r2, #50	; 0x32
 8000616:	210a      	movs	r1, #10
 8000618:	485d      	ldr	r0, [pc, #372]	; (8000790 <_DrawFuncSelectMenu+0x360>)
 800061a:	f008 f8f3 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 800061e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000622:	9301      	str	r3, [sp, #4]
 8000624:	2302      	movs	r3, #2
 8000626:	9300      	str	r3, [sp, #0]
 8000628:	2300      	movs	r3, #0
 800062a:	2246      	movs	r2, #70	; 0x46
 800062c:	210a      	movs	r1, #10
 800062e:	4859      	ldr	r0, [pc, #356]	; (8000794 <_DrawFuncSelectMenu+0x364>)
 8000630:	f008 f8e8 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, WHITE, 2, BLACK);
 8000634:	2300      	movs	r3, #0
 8000636:	9301      	str	r3, [sp, #4]
 8000638:	2302      	movs	r3, #2
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000640:	225a      	movs	r2, #90	; 0x5a
 8000642:	210a      	movs	r1, #10
 8000644:	4854      	ldr	r0, [pc, #336]	; (8000798 <_DrawFuncSelectMenu+0x368>)
 8000646:	f008 f8dd 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 800064a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	2302      	movs	r3, #2
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	2300      	movs	r3, #0
 8000656:	226e      	movs	r2, #110	; 0x6e
 8000658:	210a      	movs	r1, #10
 800065a:	4850      	ldr	r0, [pc, #320]	; (800079c <_DrawFuncSelectMenu+0x36c>)
 800065c:	f008 f8d2 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 8000660:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2302      	movs	r3, #2
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2282      	movs	r2, #130	; 0x82
 800066e:	210a      	movs	r1, #10
 8000670:	484b      	ldr	r0, [pc, #300]	; (80007a0 <_DrawFuncSelectMenu+0x370>)
 8000672:	f008 f8c7 	bl	8008804 <ILI9341_Draw_Text>
			break;
 8000676:	e085      	b.n	8000784 <_DrawFuncSelectMenu+0x354>
		case Triangle_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 8000678:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	2302      	movs	r3, #2
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	2300      	movs	r3, #0
 8000684:	221e      	movs	r2, #30
 8000686:	210a      	movs	r1, #10
 8000688:	4840      	ldr	r0, [pc, #256]	; (800078c <_DrawFuncSelectMenu+0x35c>)
 800068a:	f008 f8bb 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 800068e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	2302      	movs	r3, #2
 8000696:	9300      	str	r3, [sp, #0]
 8000698:	2300      	movs	r3, #0
 800069a:	2232      	movs	r2, #50	; 0x32
 800069c:	210a      	movs	r1, #10
 800069e:	483c      	ldr	r0, [pc, #240]	; (8000790 <_DrawFuncSelectMenu+0x360>)
 80006a0:	f008 f8b0 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 80006a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006a8:	9301      	str	r3, [sp, #4]
 80006aa:	2302      	movs	r3, #2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	2300      	movs	r3, #0
 80006b0:	2246      	movs	r2, #70	; 0x46
 80006b2:	210a      	movs	r1, #10
 80006b4:	4837      	ldr	r0, [pc, #220]	; (8000794 <_DrawFuncSelectMenu+0x364>)
 80006b6:	f008 f8a5 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 80006ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	2302      	movs	r3, #2
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2300      	movs	r3, #0
 80006c6:	225a      	movs	r2, #90	; 0x5a
 80006c8:	210a      	movs	r1, #10
 80006ca:	4833      	ldr	r0, [pc, #204]	; (8000798 <_DrawFuncSelectMenu+0x368>)
 80006cc:	f008 f89a 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, WHITE, 2, BLACK);
 80006d0:	2300      	movs	r3, #0
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	2302      	movs	r3, #2
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006dc:	226e      	movs	r2, #110	; 0x6e
 80006de:	210a      	movs	r1, #10
 80006e0:	482e      	ldr	r0, [pc, #184]	; (800079c <_DrawFuncSelectMenu+0x36c>)
 80006e2:	f008 f88f 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 80006e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	2302      	movs	r3, #2
 80006ee:	9300      	str	r3, [sp, #0]
 80006f0:	2300      	movs	r3, #0
 80006f2:	2282      	movs	r2, #130	; 0x82
 80006f4:	210a      	movs	r1, #10
 80006f6:	482a      	ldr	r0, [pc, #168]	; (80007a0 <_DrawFuncSelectMenu+0x370>)
 80006f8:	f008 f884 	bl	8008804 <ILI9341_Draw_Text>
			break;
 80006fc:	e042      	b.n	8000784 <_DrawFuncSelectMenu+0x354>
		case Impulse_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 80006fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	2302      	movs	r3, #2
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	2300      	movs	r3, #0
 800070a:	221e      	movs	r2, #30
 800070c:	210a      	movs	r1, #10
 800070e:	481f      	ldr	r0, [pc, #124]	; (800078c <_DrawFuncSelectMenu+0x35c>)
 8000710:	f008 f878 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 8000714:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	2302      	movs	r3, #2
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2300      	movs	r3, #0
 8000720:	2232      	movs	r2, #50	; 0x32
 8000722:	210a      	movs	r1, #10
 8000724:	481a      	ldr	r0, [pc, #104]	; (8000790 <_DrawFuncSelectMenu+0x360>)
 8000726:	f008 f86d 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 800072a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800072e:	9301      	str	r3, [sp, #4]
 8000730:	2302      	movs	r3, #2
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	2300      	movs	r3, #0
 8000736:	2246      	movs	r2, #70	; 0x46
 8000738:	210a      	movs	r1, #10
 800073a:	4816      	ldr	r0, [pc, #88]	; (8000794 <_DrawFuncSelectMenu+0x364>)
 800073c:	f008 f862 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 8000740:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000744:	9301      	str	r3, [sp, #4]
 8000746:	2302      	movs	r3, #2
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2300      	movs	r3, #0
 800074c:	225a      	movs	r2, #90	; 0x5a
 800074e:	210a      	movs	r1, #10
 8000750:	4811      	ldr	r0, [pc, #68]	; (8000798 <_DrawFuncSelectMenu+0x368>)
 8000752:	f008 f857 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 8000756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800075a:	9301      	str	r3, [sp, #4]
 800075c:	2302      	movs	r3, #2
 800075e:	9300      	str	r3, [sp, #0]
 8000760:	2300      	movs	r3, #0
 8000762:	226e      	movs	r2, #110	; 0x6e
 8000764:	210a      	movs	r1, #10
 8000766:	480d      	ldr	r0, [pc, #52]	; (800079c <_DrawFuncSelectMenu+0x36c>)
 8000768:	f008 f84c 	bl	8008804 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, WHITE, 2, BLACK);
 800076c:	2300      	movs	r3, #0
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	2302      	movs	r3, #2
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000778:	2282      	movs	r2, #130	; 0x82
 800077a:	210a      	movs	r1, #10
 800077c:	4808      	ldr	r0, [pc, #32]	; (80007a0 <_DrawFuncSelectMenu+0x370>)
 800077e:	f008 f841 	bl	8008804 <ILI9341_Draw_Text>
			break;
 8000782:	bf00      	nop

	}

}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	0800a2b0 	.word	0x0800a2b0
 8000790:	0800a2b8 	.word	0x0800a2b8
 8000794:	0800a2c4 	.word	0x0800a2c4
 8000798:	0800a2cc 	.word	0x0800a2cc
 800079c:	0800a2d8 	.word	0x0800a2d8
 80007a0:	0800a2e4 	.word	0x0800a2e4

080007a4 <DM_ShowGainSelectMenu>:
 *
 *
 *
 */
void DM_ShowGainSelectMenu(eGainMenu_Status pValue)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
	eNextGainMenuStatus = pValue;
 80007ae:	4a04      	ldr	r2, [pc, #16]	; (80007c0 <DM_ShowGainSelectMenu+0x1c>)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	7013      	strb	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	20000be5 	.word	0x20000be5

080007c4 <_DrawGainSelectMenu>:
 *
 *
 *
 */
void _DrawGainSelectMenu()
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Gain: ", 	10, 120, BLACK, 2, WHITE);
 80007ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007ce:	9301      	str	r3, [sp, #4]
 80007d0:	2302      	movs	r3, #2
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	2300      	movs	r3, #0
 80007d6:	2278      	movs	r2, #120	; 0x78
 80007d8:	210a      	movs	r1, #10
 80007da:	4811      	ldr	r0, [pc, #68]	; (8000820 <_DrawGainSelectMenu+0x5c>)
 80007dc:	f008 f812 	bl	8008804 <ILI9341_Draw_Text>

	char gain[11] = "";
 80007e0:	2300      	movs	r3, #0
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	f107 0308 	add.w	r3, r7, #8
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	f8c3 2003 	str.w	r2, [r3, #3]
	snprintf(gain, sizeof(gain), "%u", GO_GetOutputGain());
 80007f0:	f000 fcc4 	bl	800117c <GO_GetOutputGain>
 80007f4:	4603      	mov	r3, r0
 80007f6:	1d38      	adds	r0, r7, #4
 80007f8:	4a0a      	ldr	r2, [pc, #40]	; (8000824 <_DrawGainSelectMenu+0x60>)
 80007fa:	210b      	movs	r1, #11
 80007fc:	f008 fdc6 	bl	800938c <sniprintf>
	ILI9341_Draw_Text(gain, 250, 120, WHITE, 2, BLACK);
 8000800:	1d38      	adds	r0, r7, #4
 8000802:	2300      	movs	r3, #0
 8000804:	9301      	str	r3, [sp, #4]
 8000806:	2302      	movs	r3, #2
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800080e:	2278      	movs	r2, #120	; 0x78
 8000810:	21fa      	movs	r1, #250	; 0xfa
 8000812:	f007 fff7 	bl	8008804 <ILI9341_Draw_Text>

}
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	0800a2ec 	.word	0x0800a2ec
 8000824:	0800a304 	.word	0x0800a304

08000828 <DM_ShowFreqSelectMenu>:
 *
 *
 *
 */
void DM_ShowFreqSelectMenu(eFreqMenu_Status pValue)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = pValue;
 8000832:	4a04      	ldr	r2, [pc, #16]	; (8000844 <DM_ShowFreqSelectMenu+0x1c>)
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	7013      	strb	r3, [r2, #0]
}
 8000838:	bf00      	nop
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	20000be6 	.word	0x20000be6

08000848 <_DrawFreqSelectMenu>:
 *
 *
 *
 */
void _DrawFreqSelectMenu()
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 120, BLACK, 2, WHITE);
 800084e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000852:	9301      	str	r3, [sp, #4]
 8000854:	2302      	movs	r3, #2
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	2300      	movs	r3, #0
 800085a:	2278      	movs	r2, #120	; 0x78
 800085c:	210a      	movs	r1, #10
 800085e:	4811      	ldr	r0, [pc, #68]	; (80008a4 <_DrawFreqSelectMenu+0x5c>)
 8000860:	f007 ffd0 	bl	8008804 <ILI9341_Draw_Text>

	char freq[11] = "";
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	f107 0308 	add.w	r3, r7, #8
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	f8c3 2003 	str.w	r2, [r3, #3]
	snprintf(freq, sizeof(freq), "%u", (uint8_t)EM_GetOutputFreq());
 8000874:	f000 fa78 	bl	8000d68 <EM_GetOutputFreq>
 8000878:	4603      	mov	r3, r0
 800087a:	b2db      	uxtb	r3, r3
 800087c:	1d38      	adds	r0, r7, #4
 800087e:	4a0a      	ldr	r2, [pc, #40]	; (80008a8 <_DrawFreqSelectMenu+0x60>)
 8000880:	210b      	movs	r1, #11
 8000882:	f008 fd83 	bl	800938c <sniprintf>
	ILI9341_Draw_Text(freq, 250, 120, WHITE, 2, BLACK);
 8000886:	1d38      	adds	r0, r7, #4
 8000888:	2300      	movs	r3, #0
 800088a:	9301      	str	r3, [sp, #4]
 800088c:	2302      	movs	r3, #2
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000894:	2278      	movs	r2, #120	; 0x78
 8000896:	21fa      	movs	r1, #250	; 0xfa
 8000898:	f007 ffb4 	bl	8008804 <ILI9341_Draw_Text>
}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	0800a308 	.word	0x0800a308
 80008a8:	0800a304 	.word	0x0800a304

080008ac <DM_ShowBiasSelectMenu>:
 *
 *
 *
 */
void DM_ShowBiasSelectMenu(eBiasMenu_Status pValue)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = pValue;
 80008b6:	4a04      	ldr	r2, [pc, #16]	; (80008c8 <DM_ShowBiasSelectMenu+0x1c>)
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	7013      	strb	r3, [r2, #0]
}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	20000be7 	.word	0x20000be7

080008cc <_DrawBiasSelectMenu>:
 *
 *
 *
 */
void _DrawBiasSelectMenu()
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("Output Signal Bias: ", 	10, 120, BLACK, 2, WHITE);
 80008d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008d6:	9301      	str	r3, [sp, #4]
 80008d8:	2302      	movs	r3, #2
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	2300      	movs	r3, #0
 80008de:	2278      	movs	r2, #120	; 0x78
 80008e0:	210a      	movs	r1, #10
 80008e2:	4811      	ldr	r0, [pc, #68]	; (8000928 <_DrawBiasSelectMenu+0x5c>)
 80008e4:	f007 ff8e 	bl	8008804 <ILI9341_Draw_Text>

	char bias[11] = "";
 80008e8:	2300      	movs	r3, #0
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	f8c3 2003 	str.w	r2, [r3, #3]
	snprintf(bias, sizeof(bias), "%u", (uint8_t)BO_GetOutputBias());
 80008f8:	f000 fa8a 	bl	8000e10 <BO_GetOutputBias>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	1d38      	adds	r0, r7, #4
 8000902:	4a0a      	ldr	r2, [pc, #40]	; (800092c <_DrawBiasSelectMenu+0x60>)
 8000904:	210b      	movs	r1, #11
 8000906:	f008 fd41 	bl	800938c <sniprintf>
	ILI9341_Draw_Text(bias, 250, 120, WHITE, 2, BLACK);
 800090a:	1d38      	adds	r0, r7, #4
 800090c:	2300      	movs	r3, #0
 800090e:	9301      	str	r3, [sp, #4]
 8000910:	2302      	movs	r3, #2
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000918:	2278      	movs	r2, #120	; 0x78
 800091a:	21fa      	movs	r1, #250	; 0xfa
 800091c:	f007 ff72 	bl	8008804 <ILI9341_Draw_Text>
}
 8000920:	bf00      	nop
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	0800a320 	.word	0x0800a320
 800092c:	0800a304 	.word	0x0800a304

08000930 <DM_RefreshBackgroundLayout>:
 * Call this only once during init.
 *
 *
 */
void DM_RefreshBackgroundLayout()
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af04      	add	r7, sp, #16


	ILI9341_Fill_Screen(WHITE);
 8000936:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800093a:	f008 fa77 	bl	8008e2c <ILI9341_Fill_Screen>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 800093e:	4b1d      	ldr	r3, [pc, #116]	; (80009b4 <DM_RefreshBackgroundLayout+0x84>)
 8000940:	8818      	ldrh	r0, [r3, #0]
 8000942:	2300      	movs	r3, #0
 8000944:	9302      	str	r3, [sp, #8]
 8000946:	2302      	movs	r3, #2
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	f240 33ef 	movw	r3, #1007	; 0x3ef
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	2332      	movs	r3, #50	; 0x32
 8000952:	2250      	movs	r2, #80	; 0x50
 8000954:	21c8      	movs	r1, #200	; 0xc8
 8000956:	f007 fdeb 	bl	8008530 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 800095a:	4b16      	ldr	r3, [pc, #88]	; (80009b4 <DM_RefreshBackgroundLayout+0x84>)
 800095c:	8858      	ldrh	r0, [r3, #2]
 800095e:	2300      	movs	r3, #0
 8000960:	9302      	str	r3, [sp, #8]
 8000962:	2302      	movs	r3, #2
 8000964:	9301      	str	r3, [sp, #4]
 8000966:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 800096a:	9300      	str	r3, [sp, #0]
 800096c:	2332      	movs	r3, #50	; 0x32
 800096e:	2250      	movs	r2, #80	; 0x50
 8000970:	21c8      	movs	r1, #200	; 0xc8
 8000972:	f007 fddd 	bl	8008530 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 8000976:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <DM_RefreshBackgroundLayout+0x84>)
 8000978:	8898      	ldrh	r0, [r3, #4]
 800097a:	2300      	movs	r3, #0
 800097c:	9302      	str	r3, [sp, #8]
 800097e:	2302      	movs	r3, #2
 8000980:	9301      	str	r3, [sp, #4]
 8000982:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	2332      	movs	r3, #50	; 0x32
 800098a:	2250      	movs	r2, #80	; 0x50
 800098c:	21c8      	movs	r1, #200	; 0xc8
 800098e:	f007 fdcf 	bl	8008530 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8000992:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <DM_RefreshBackgroundLayout+0x84>)
 8000994:	88d8      	ldrh	r0, [r3, #6]
 8000996:	2300      	movs	r3, #0
 8000998:	9302      	str	r3, [sp, #8]
 800099a:	2302      	movs	r3, #2
 800099c:	9301      	str	r3, [sp, #4]
 800099e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	2332      	movs	r3, #50	; 0x32
 80009a6:	2250      	movs	r2, #80	; 0x50
 80009a8:	21c8      	movs	r1, #200	; 0xc8
 80009aa:	f007 fdc1 	bl	8008530 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_WIDTH,
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000000 	.word	0x20000000

080009b8 <EM_ProcessEvent>:
 *
 * 	Main state machine for event process
 *
 */
void EM_ProcessEvent()
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0

	switch(eNextState)
 80009bc:	4b4d      	ldr	r3, [pc, #308]	; (8000af4 <EM_ProcessEvent+0x13c>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b04      	cmp	r3, #4
 80009c2:	f200 808a 	bhi.w	8000ada <EM_ProcessEvent+0x122>
 80009c6:	a201      	add	r2, pc, #4	; (adr r2, 80009cc <EM_ProcessEvent+0x14>)
 80009c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009cc:	080009e1 	.word	0x080009e1
 80009d0:	08000a33 	.word	0x08000a33
 80009d4:	08000a5d 	.word	0x08000a5d
 80009d8:	08000a87 	.word	0x08000a87
 80009dc:	08000ab1 	.word	0x08000ab1
	{
		case Idle_State:
			if(eNewEvent == evFuncMenu)
 80009e0:	4b45      	ldr	r3, [pc, #276]	; (8000af8 <EM_ProcessEvent+0x140>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d105      	bne.n	80009f4 <EM_ProcessEvent+0x3c>
			{
				eNextState = _FuncMenuHandler();
 80009e8:	f000 f888 	bl	8000afc <_FuncMenuHandler>
 80009ec:	4603      	mov	r3, r0
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b40      	ldr	r3, [pc, #256]	; (8000af4 <EM_ProcessEvent+0x13c>)
 80009f2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evFreqMenu)
 80009f4:	4b40      	ldr	r3, [pc, #256]	; (8000af8 <EM_ProcessEvent+0x140>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d105      	bne.n	8000a08 <EM_ProcessEvent+0x50>
			{
				eNextState = _FreqMenuHandler();
 80009fc:	f000 f956 	bl	8000cac <_FreqMenuHandler>
 8000a00:	4603      	mov	r3, r0
 8000a02:	461a      	mov	r2, r3
 8000a04:	4b3b      	ldr	r3, [pc, #236]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a06:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGainMenu)
 8000a08:	4b3b      	ldr	r3, [pc, #236]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b03      	cmp	r3, #3
 8000a0e:	d105      	bne.n	8000a1c <EM_ProcessEvent+0x64>
			{
				eNextState = _GainMenuHandler();
 8000a10:	f000 f8ba 	bl	8000b88 <_GainMenuHandler>
 8000a14:	4603      	mov	r3, r0
 8000a16:	461a      	mov	r2, r3
 8000a18:	4b36      	ldr	r3, [pc, #216]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a1a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBiasMenu)
 8000a1c:	4b36      	ldr	r3, [pc, #216]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d15c      	bne.n	8000ade <EM_ProcessEvent+0x126>
			{
				eNextState = _BiasMenuHandler();
 8000a24:	f000 f8f6 	bl	8000c14 <_BiasMenuHandler>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	4b31      	ldr	r3, [pc, #196]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a2e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8000a30:	e055      	b.n	8000ade <EM_ProcessEvent+0x126>

		case Func_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000a32:	4b31      	ldr	r3, [pc, #196]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b05      	cmp	r3, #5
 8000a38:	d105      	bne.n	8000a46 <EM_ProcessEvent+0x8e>
			{
				eNextState = _FuncSetHandler();
 8000a3a:	f000 f871 	bl	8000b20 <_FuncSetHandler>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	461a      	mov	r2, r3
 8000a42:	4b2c      	ldr	r3, [pc, #176]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a44:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000a46:	4b2c      	ldr	r3, [pc, #176]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b06      	cmp	r3, #6
 8000a4c:	d149      	bne.n	8000ae2 <EM_ProcessEvent+0x12a>
			{
				eNextState = _ExitFuncMenuHandler();
 8000a4e:	f000 f879 	bl	8000b44 <_ExitFuncMenuHandler>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b27      	ldr	r3, [pc, #156]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a58:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000a5a:	e042      	b.n	8000ae2 <EM_ProcessEvent+0x12a>

		case Gain_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000a5c:	4b26      	ldr	r3, [pc, #152]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b05      	cmp	r3, #5
 8000a62:	d105      	bne.n	8000a70 <EM_ProcessEvent+0xb8>
			{
				eNextState = _GainSetHandler();
 8000a64:	f000 f8a2 	bl	8000bac <_GainSetHandler>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a6e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000a70:	4b21      	ldr	r3, [pc, #132]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b06      	cmp	r3, #6
 8000a76:	d136      	bne.n	8000ae6 <EM_ProcessEvent+0x12e>
			{
				eNextState = _ExitGainMenuHandler();
 8000a78:	f000 f8aa 	bl	8000bd0 <_ExitGainMenuHandler>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	461a      	mov	r2, r3
 8000a80:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a82:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000a84:	e02f      	b.n	8000ae6 <EM_ProcessEvent+0x12e>

		case Freq_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000a86:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b05      	cmp	r3, #5
 8000a8c:	d105      	bne.n	8000a9a <EM_ProcessEvent+0xe2>
			{
				eNextState = _FreqSetHandler();
 8000a8e:	f000 f921 	bl	8000cd4 <_FreqSetHandler>
 8000a92:	4603      	mov	r3, r0
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000a98:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000a9a:	4b17      	ldr	r3, [pc, #92]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b06      	cmp	r3, #6
 8000aa0:	d123      	bne.n	8000aea <EM_ProcessEvent+0x132>
			{
				eNextState = _ExitFreqMenuHandler();
 8000aa2:	f000 f92f 	bl	8000d04 <_ExitFreqMenuHandler>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000aac:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000aae:	e01c      	b.n	8000aea <EM_ProcessEvent+0x132>

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000ab0:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b05      	cmp	r3, #5
 8000ab6:	d105      	bne.n	8000ac4 <EM_ProcessEvent+0x10c>
			{
				eNextState = _BiasSetHandler();
 8000ab8:	f000 f8c4 	bl	8000c44 <_BiasSetHandler>
 8000abc:	4603      	mov	r3, r0
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000ac2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <EM_ProcessEvent+0x140>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b06      	cmp	r3, #6
 8000aca:	d110      	bne.n	8000aee <EM_ProcessEvent+0x136>
			{
				eNextState = _ExitBiasMenuHandler();
 8000acc:	f000 f8cc 	bl	8000c68 <_ExitBiasMenuHandler>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	4b07      	ldr	r3, [pc, #28]	; (8000af4 <EM_ProcessEvent+0x13c>)
 8000ad6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000ad8:	e009      	b.n	8000aee <EM_ProcessEvent+0x136>

		default:
			break;
 8000ada:	bf00      	nop
 8000adc:	e008      	b.n	8000af0 <EM_ProcessEvent+0x138>
			break;
 8000ade:	bf00      	nop
 8000ae0:	e006      	b.n	8000af0 <EM_ProcessEvent+0x138>
			break;
 8000ae2:	bf00      	nop
 8000ae4:	e004      	b.n	8000af0 <EM_ProcessEvent+0x138>
			break;
 8000ae6:	bf00      	nop
 8000ae8:	e002      	b.n	8000af0 <EM_ProcessEvent+0x138>
			break;
 8000aea:	bf00      	nop
 8000aec:	e000      	b.n	8000af0 <EM_ProcessEvent+0x138>
			break;
 8000aee:	bf00      	nop
	}

}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000be8 	.word	0x20000be8
 8000af8:	20000be9 	.word	0x20000be9

08000afc <_FuncMenuHandler>:
 *
 *	Business logic for evFunctionMenu events
 *
 */
eSystemState _FuncMenuHandler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8000b00:	4805      	ldr	r0, [pc, #20]	; (8000b18 <_FuncMenuHandler+0x1c>)
 8000b02:	f008 fc3b 	bl	800937c <puts>
#endif

	DM_ShowFuncSelectMenu(ENABLE_FUNCMENU);
 8000b06:	2001      	movs	r0, #1
 8000b08:	f7ff fc82 	bl	8000410 <DM_ShowFuncSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	TIM1->ARR = 20;
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <_FuncMenuHandler+0x20>)
 8000b0e:	2214      	movs	r2, #20
 8000b10:	62da      	str	r2, [r3, #44]	; 0x2c

	return Func_Menu_State;
 8000b12:	2301      	movs	r3, #1
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	0800a398 	.word	0x0800a398
 8000b1c:	40012c00 	.word	0x40012c00

08000b20 <_FuncSetHandler>:
 *
 *	Business logic for evFunctionSet events
 *
 */
eSystemState _FuncSetHandler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8000b24:	4805      	ldr	r0, [pc, #20]	; (8000b3c <_FuncSetHandler+0x1c>)
 8000b26:	f008 fc29 	bl	800937c <puts>
#endif

	FO_ModifyOutput();
 8000b2a:	f000 f97d 	bl	8000e28 <FO_ModifyOutput>
	eNewEvent = evFuncMenu;
 8000b2e:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <_FuncSetHandler+0x20>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
	return Func_Menu_State;
 8000b34:	2301      	movs	r3, #1
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	0800a3b4 	.word	0x0800a3b4
 8000b40:	20000be9 	.word	0x20000be9

08000b44 <_ExitFuncMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitFuncMenuHandler()
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8000b48:	480b      	ldr	r0, [pc, #44]	; (8000b78 <_ExitFuncMenuHandler+0x34>)
 8000b4a:	f008 fc17 	bl	800937c <puts>
#endif

	// disable the menu
	DM_ShowFuncSelectMenu(DISABLE_FUNCMENU);
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f7ff fc5e 	bl	8000410 <DM_ShowFuncSelectMenu>

	// reset the encoder range
	TIM1->ARR = 1024;
 8000b54:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <_ExitFuncMenuHandler+0x38>)
 8000b56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b5a:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000b5c:	4808      	ldr	r0, [pc, #32]	; (8000b80 <_ExitFuncMenuHandler+0x3c>)
 8000b5e:	f006 fa0f 	bl	8006f80 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000b62:	f7ff fee5 	bl	8000930 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000b66:	4806      	ldr	r0, [pc, #24]	; (8000b80 <_ExitFuncMenuHandler+0x3c>)
 8000b68:	f006 f9d4 	bl	8006f14 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <_ExitFuncMenuHandler+0x40>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	0800a3d4 	.word	0x0800a3d4
 8000b7c:	40012c00 	.word	0x40012c00
 8000b80:	20000e9c 	.word	0x20000e9c
 8000b84:	20000be9 	.word	0x20000be9

08000b88 <_GainMenuHandler>:
 *
 *	Business logic for AmplitudeAdjust events
 *
 */
eSystemState _GainMenuHandler()
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8000b8c:	4805      	ldr	r0, [pc, #20]	; (8000ba4 <_GainMenuHandler+0x1c>)
 8000b8e:	f008 fbf5 	bl	800937c <puts>
#endif
	DM_ShowGainSelectMenu(ENABLE_GAINMENU);
 8000b92:	2001      	movs	r0, #1
 8000b94:	f7ff fe06 	bl	80007a4 <DM_ShowGainSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	TIM1->ARR = 32;
 8000b98:	4b03      	ldr	r3, [pc, #12]	; (8000ba8 <_GainMenuHandler+0x20>)
 8000b9a:	2220      	movs	r2, #32
 8000b9c:	62da      	str	r2, [r3, #44]	; 0x2c

	return Gain_Menu_State;
 8000b9e:	2302      	movs	r3, #2
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	0800a3f0 	.word	0x0800a3f0
 8000ba8:	40012c00 	.word	0x40012c00

08000bac <_GainSetHandler>:
 *
 *
 *
 */
eSystemState _GainSetHandler()
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8000bb0:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <_GainSetHandler+0x1c>)
 8000bb2:	f008 fbe3 	bl	800937c <puts>
#endif

	GO_ModifyOutput();
 8000bb6:	f000 f9f5 	bl	8000fa4 <GO_ModifyOutput>

	eNewEvent = evGainMenu;
 8000bba:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <_GainSetHandler+0x20>)
 8000bbc:	2203      	movs	r2, #3
 8000bbe:	701a      	strb	r2, [r3, #0]
	return Gain_Menu_State;
 8000bc0:	2302      	movs	r3, #2
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	0800a408 	.word	0x0800a408
 8000bcc:	20000be9 	.word	0x20000be9

08000bd0 <_ExitGainMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitGainMenuHandler()
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8000bd4:	480b      	ldr	r0, [pc, #44]	; (8000c04 <_ExitGainMenuHandler+0x34>)
 8000bd6:	f008 fbd1 	bl	800937c <puts>
#endif


	// disable the menu
	DM_ShowGainSelectMenu(DISABLE_GAINMENU);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f7ff fde2 	bl	80007a4 <DM_ShowGainSelectMenu>

	// reset the encoder range
	TIM1->ARR = 1024;
 8000be0:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <_ExitGainMenuHandler+0x38>)
 8000be2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000be6:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000be8:	4808      	ldr	r0, [pc, #32]	; (8000c0c <_ExitGainMenuHandler+0x3c>)
 8000bea:	f006 f9c9 	bl	8006f80 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000bee:	f7ff fe9f 	bl	8000930 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000bf2:	4806      	ldr	r0, [pc, #24]	; (8000c0c <_ExitGainMenuHandler+0x3c>)
 8000bf4:	f006 f98e 	bl	8006f14 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <_ExitGainMenuHandler+0x40>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000bfe:	2300      	movs	r3, #0
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	0800a420 	.word	0x0800a420
 8000c08:	40012c00 	.word	0x40012c00
 8000c0c:	20000e9c 	.word	0x20000e9c
 8000c10:	20000be9 	.word	0x20000be9

08000c14 <_BiasMenuHandler>:
 *
 *	Business logic for BiasMenu events
 *
 */
eSystemState _BiasMenuHandler()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8000c18:	4808      	ldr	r0, [pc, #32]	; (8000c3c <_BiasMenuHandler+0x28>)
 8000c1a:	f008 fbaf 	bl	800937c <puts>
#endif
	DM_ShowBiasSelectMenu(ENABLE_BIASMENU);
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f7ff fe44 	bl	80008ac <DM_ShowBiasSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu


	TIM1->ARR = BIAS_MAX;
 8000c24:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <_BiasMenuHandler+0x2c>)
 8000c26:	f240 3229 	movw	r2, #809	; 0x329
 8000c2a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->CNT = BIAS_CENTER;
 8000c2c:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <_BiasMenuHandler+0x2c>)
 8000c2e:	f240 1299 	movw	r2, #409	; 0x199
 8000c32:	625a      	str	r2, [r3, #36]	; 0x24

	return Bias_Menu_State;
 8000c34:	2304      	movs	r3, #4
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	0800a43c 	.word	0x0800a43c
 8000c40:	40012c00 	.word	0x40012c00

08000c44 <_BiasSetHandler>:
 *
 *
 *
 */
eSystemState _BiasSetHandler()
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8000c48:	4805      	ldr	r0, [pc, #20]	; (8000c60 <_BiasSetHandler+0x1c>)
 8000c4a:	f008 fb97 	bl	800937c <puts>
#endif

	BO_ModifyOutput();
 8000c4e:	f000 f8a7 	bl	8000da0 <BO_ModifyOutput>

	eNewEvent = evBiasMenu;
 8000c52:	4b04      	ldr	r3, [pc, #16]	; (8000c64 <_BiasSetHandler+0x20>)
 8000c54:	2204      	movs	r2, #4
 8000c56:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8000c58:	2304      	movs	r3, #4
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	0800a454 	.word	0x0800a454
 8000c64:	20000be9 	.word	0x20000be9

08000c68 <_ExitBiasMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitBiasMenuHandler()
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8000c6c:	480b      	ldr	r0, [pc, #44]	; (8000c9c <_ExitBiasMenuHandler+0x34>)
 8000c6e:	f008 fb85 	bl	800937c <puts>
#endif


	// disable the menu
	DM_ShowBiasSelectMenu(DISABLE_BIASMENU);
 8000c72:	2000      	movs	r0, #0
 8000c74:	f7ff fe1a 	bl	80008ac <DM_ShowBiasSelectMenu>

	// reset the encoder range
	TIM1->ARR = 1024;
 8000c78:	4b09      	ldr	r3, [pc, #36]	; (8000ca0 <_ExitBiasMenuHandler+0x38>)
 8000c7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c7e:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000c80:	4808      	ldr	r0, [pc, #32]	; (8000ca4 <_ExitBiasMenuHandler+0x3c>)
 8000c82:	f006 f97d 	bl	8006f80 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000c86:	f7ff fe53 	bl	8000930 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000c8a:	4806      	ldr	r0, [pc, #24]	; (8000ca4 <_ExitBiasMenuHandler+0x3c>)
 8000c8c:	f006 f942 	bl	8006f14 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <_ExitBiasMenuHandler+0x40>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	0800a46c 	.word	0x0800a46c
 8000ca0:	40012c00 	.word	0x40012c00
 8000ca4:	20000e9c 	.word	0x20000e9c
 8000ca8:	20000be9 	.word	0x20000be9

08000cac <_FreqMenuHandler>:
 *
 *	Business logic for FREQ MENU events
 *
 */
eSystemState _FreqMenuHandler()
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 8000cb0:	4806      	ldr	r0, [pc, #24]	; (8000ccc <_FreqMenuHandler+0x20>)
 8000cb2:	f008 fb63 	bl	800937c <puts>
#endif
	DM_ShowFreqSelectMenu(ENABLE_FREQMENU);
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	f7ff fdb6 	bl	8000828 <DM_ShowFreqSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	TIM1->ARR = 1024;
 8000cbc:	4b04      	ldr	r3, [pc, #16]	; (8000cd0 <_FreqMenuHandler+0x24>)
 8000cbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cc2:	62da      	str	r2, [r3, #44]	; 0x2c

	return Freq_Menu_State;
 8000cc4:	2303      	movs	r3, #3
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	0800a488 	.word	0x0800a488
 8000cd0:	40012c00 	.word	0x40012c00

08000cd4 <_FreqSetHandler>:
 *
 *
 *
 */
eSystemState _FreqSetHandler()
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8000cd8:	4806      	ldr	r0, [pc, #24]	; (8000cf4 <_FreqSetHandler+0x20>)
 8000cda:	f008 fb4f 	bl	800937c <puts>
#endif

	TIM8->ARR = TIM1->CNT;
 8000cde:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <_FreqSetHandler+0x24>)
 8000ce0:	4a06      	ldr	r2, [pc, #24]	; (8000cfc <_FreqSetHandler+0x28>)
 8000ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce4:	62d3      	str	r3, [r2, #44]	; 0x2c
	eNewEvent = evFreqMenu;
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <_FreqSetHandler+0x2c>)
 8000ce8:	2202      	movs	r2, #2
 8000cea:	701a      	strb	r2, [r3, #0]
	return Freq_Menu_State;
 8000cec:	2303      	movs	r3, #3
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	0800a4a0 	.word	0x0800a4a0
 8000cf8:	40012c00 	.word	0x40012c00
 8000cfc:	40013400 	.word	0x40013400
 8000d00:	20000be9 	.word	0x20000be9

08000d04 <_ExitFreqMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitFreqMenuHandler()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFreqMenu Event captured\n");
 8000d08:	480b      	ldr	r0, [pc, #44]	; (8000d38 <_ExitFreqMenuHandler+0x34>)
 8000d0a:	f008 fb37 	bl	800937c <puts>
#endif


	// disable the menu
	DM_ShowFreqSelectMenu(DISABLE_FREQMENU);
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f7ff fd8a 	bl	8000828 <DM_ShowFreqSelectMenu>

	// reset the encoder range
	TIM1->ARR = 1024;
 8000d14:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <_ExitFreqMenuHandler+0x38>)
 8000d16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d1a:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000d1c:	4808      	ldr	r0, [pc, #32]	; (8000d40 <_ExitFreqMenuHandler+0x3c>)
 8000d1e:	f006 f92f 	bl	8006f80 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000d22:	f7ff fe05 	bl	8000930 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000d26:	4806      	ldr	r0, [pc, #24]	; (8000d40 <_ExitFreqMenuHandler+0x3c>)
 8000d28:	f006 f8f4 	bl	8006f14 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000d2c:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <_ExitFreqMenuHandler+0x40>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	0800a4b8 	.word	0x0800a4b8
 8000d3c:	40012c00 	.word	0x40012c00
 8000d40:	20000e9c 	.word	0x20000e9c
 8000d44:	20000be9 	.word	0x20000be9

08000d48 <EM_SetNewEvent>:
 *
 * 	Set by NVIC interrupt handlers
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8000d52:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <EM_SetNewEvent+0x1c>)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	7013      	strb	r3, [r2, #0]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	20000be9 	.word	0x20000be9

08000d68 <EM_GetOutputFreq>:
 *
 *
 *
 */
uint32_t EM_GetOutputFreq()
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <EM_GetOutputFreq+0x14>)
 8000d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	40013400 	.word	0x40013400

08000d80 <EM_SetEncoderValue>:
 *
 *
 *
 */
void EM_SetEncoderValue(uint32_t pValue)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
	newRotEncoderValue = pValue;
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <EM_SetEncoderValue+0x1c>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6013      	str	r3, [r2, #0]


}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	20000bec 	.word	0x20000bec

08000da0 <BO_ModifyOutput>:
 *
 *
 *
 */
void BO_ModifyOutput()
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	// apply negative dc bias
	if(TIM1->CNT < 400) {
 8000da4:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <BO_ModifyOutput+0x68>)
 8000da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000da8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000dac:	d212      	bcs.n	8000dd4 <BO_ModifyOutput+0x34>
		HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, (BIAS_CENTER-TIM1->CNT)*BIAS_MAG);
 8000dae:	4b16      	ldr	r3, [pc, #88]	; (8000e08 <BO_ModifyOutput+0x68>)
 8000db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db2:	f06f 0209 	mvn.w	r2, #9
 8000db6:	fb02 f303 	mul.w	r3, r2, r3
 8000dba:	f603 73fa 	addw	r3, r3, #4090	; 0xffa
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2110      	movs	r1, #16
 8000dc2:	4812      	ldr	r0, [pc, #72]	; (8000e0c <BO_ModifyOutput+0x6c>)
 8000dc4:	f003 fe0e 	bl	80049e4 <HAL_DAC_SetValue>
		HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2108      	movs	r1, #8
 8000dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd0:	f004 fcf6 	bl	80057c0 <HAL_GPIO_WritePin>
	}
	// apply positive dc bias
	if(TIM1->CNT >= 400) {
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <BO_ModifyOutput+0x68>)
 8000dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000ddc:	d312      	bcc.n	8000e04 <BO_ModifyOutput+0x64>
		HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, (TIM1->CNT-BIAS_CENTER)*BIAS_MAG);
 8000dde:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <BO_ModifyOutput+0x68>)
 8000de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000de2:	4613      	mov	r3, r2
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	4413      	add	r3, r2
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	f6a3 73fa 	subw	r3, r3, #4090	; 0xffa
 8000dee:	2200      	movs	r2, #0
 8000df0:	2110      	movs	r1, #16
 8000df2:	4806      	ldr	r0, [pc, #24]	; (8000e0c <BO_ModifyOutput+0x6c>)
 8000df4:	f003 fdf6 	bl	80049e4 <HAL_DAC_SetValue>
		HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2108      	movs	r1, #8
 8000dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e00:	f004 fcde 	bl	80057c0 <HAL_GPIO_WritePin>
	}
}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40012c00 	.word	0x40012c00
 8000e0c:	20000d18 	.word	0x20000d18

08000e10 <BO_GetOutputBias>:
 *
 *
 *
 */
uint32_t BO_GetOutputBias()
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8000e14:	2110      	movs	r1, #16
 8000e16:	4803      	ldr	r0, [pc, #12]	; (8000e24 <BO_GetOutputBias+0x14>)
 8000e18:	f003 fe20 	bl	8004a5c <HAL_DAC_GetValue>
 8000e1c:	4603      	mov	r3, r0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000d18 	.word	0x20000d18

08000e28 <FO_ModifyOutput>:

// signal output function
eOutput_mode eNewOutMode = Sine_Out_Mode;

void FO_ModifyOutput()
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af02      	add	r7, sp, #8


	switch(TIM1->CNT)
 8000e2e:	4b4e      	ldr	r3, [pc, #312]	; (8000f68 <FO_ModifyOutput+0x140>)
 8000e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e32:	2b17      	cmp	r3, #23
 8000e34:	f200 8094 	bhi.w	8000f60 <FO_ModifyOutput+0x138>
 8000e38:	a201      	add	r2, pc, #4	; (adr r2, 8000e40 <FO_ModifyOutput+0x18>)
 8000e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3e:	bf00      	nop
 8000e40:	08000ea1 	.word	0x08000ea1
 8000e44:	08000ea1 	.word	0x08000ea1
 8000e48:	08000ea1 	.word	0x08000ea1
 8000e4c:	08000ec1 	.word	0x08000ec1
 8000e50:	08000ec1 	.word	0x08000ec1
 8000e54:	08000ec1 	.word	0x08000ec1
 8000e58:	08000ec1 	.word	0x08000ec1
 8000e5c:	08000ee1 	.word	0x08000ee1
 8000e60:	08000ee1 	.word	0x08000ee1
 8000e64:	08000ee1 	.word	0x08000ee1
 8000e68:	08000ee1 	.word	0x08000ee1
 8000e6c:	08000f01 	.word	0x08000f01
 8000e70:	08000f01 	.word	0x08000f01
 8000e74:	08000f01 	.word	0x08000f01
 8000e78:	08000f01 	.word	0x08000f01
 8000e7c:	08000f21 	.word	0x08000f21
 8000e80:	08000f21 	.word	0x08000f21
 8000e84:	08000f21 	.word	0x08000f21
 8000e88:	08000f21 	.word	0x08000f21
 8000e8c:	08000f41 	.word	0x08000f41
 8000e90:	08000f41 	.word	0x08000f41
 8000e94:	08000f41 	.word	0x08000f41
 8000e98:	08000f41 	.word	0x08000f41
 8000e9c:	08000f41 	.word	0x08000f41
	{
		case 0:
		case 1:
		case 2:

			eNewOutMode = Sine_Out_Mode;
 8000ea0:	4b32      	ldr	r3, [pc, #200]	; (8000f6c <FO_ModifyOutput+0x144>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4831      	ldr	r0, [pc, #196]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000eaa:	f003 fd45 	bl	8004938 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8000eae:	2300      	movs	r3, #0
 8000eb0:	9300      	str	r3, [sp, #0]
 8000eb2:	2378      	movs	r3, #120	; 0x78
 8000eb4:	4a2f      	ldr	r2, [pc, #188]	; (8000f74 <FO_ModifyOutput+0x14c>)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	482d      	ldr	r0, [pc, #180]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000eba:	f003 fc7b 	bl	80047b4 <HAL_DAC_Start_DMA>
			break;
 8000ebe:	e04f      	b.n	8000f60 <FO_ModifyOutput+0x138>
		case 3:
		case 4:
		case 5:
		case 6:

			eNewOutMode = Square_Out_Mode;
 8000ec0:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <FO_ModifyOutput+0x144>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4829      	ldr	r0, [pc, #164]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000eca:	f003 fd35 	bl	8004938 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 8000ece:	2300      	movs	r3, #0
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	2378      	movs	r3, #120	; 0x78
 8000ed4:	4a28      	ldr	r2, [pc, #160]	; (8000f78 <FO_ModifyOutput+0x150>)
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	4825      	ldr	r0, [pc, #148]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000eda:	f003 fc6b 	bl	80047b4 <HAL_DAC_Start_DMA>

			break;
 8000ede:	e03f      	b.n	8000f60 <FO_ModifyOutput+0x138>
		case 7:
		case 8:
		case 9:
		case 10:

			eNewOutMode = Saw_Out_Mode;
 8000ee0:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <FO_ModifyOutput+0x144>)
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4821      	ldr	r0, [pc, #132]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000eea:	f003 fd25 	bl	8004938 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 8000eee:	2300      	movs	r3, #0
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	2378      	movs	r3, #120	; 0x78
 8000ef4:	4a21      	ldr	r2, [pc, #132]	; (8000f7c <FO_ModifyOutput+0x154>)
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	481d      	ldr	r0, [pc, #116]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000efa:	f003 fc5b 	bl	80047b4 <HAL_DAC_Start_DMA>
			break;
 8000efe:	e02f      	b.n	8000f60 <FO_ModifyOutput+0x138>
		case 11:
		case 12:
		case 13:
		case 14:

			eNewOutMode = RevSaw_Out_Mode;
 8000f00:	4b1a      	ldr	r3, [pc, #104]	; (8000f6c <FO_ModifyOutput+0x144>)
 8000f02:	2203      	movs	r2, #3
 8000f04:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8000f06:	2100      	movs	r1, #0
 8000f08:	4819      	ldr	r0, [pc, #100]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000f0a:	f003 fd15 	bl	8004938 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 8000f0e:	2300      	movs	r3, #0
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2378      	movs	r3, #120	; 0x78
 8000f14:	4a1a      	ldr	r2, [pc, #104]	; (8000f80 <FO_ModifyOutput+0x158>)
 8000f16:	2100      	movs	r1, #0
 8000f18:	4815      	ldr	r0, [pc, #84]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000f1a:	f003 fc4b 	bl	80047b4 <HAL_DAC_Start_DMA>
			break;
 8000f1e:	e01f      	b.n	8000f60 <FO_ModifyOutput+0x138>
		case 15:
		case 16:
		case 17:
		case 18:

			eNewOutMode = Triangle_Out_Mode;
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <FO_ModifyOutput+0x144>)
 8000f22:	2204      	movs	r2, #4
 8000f24:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8000f26:	2100      	movs	r1, #0
 8000f28:	4811      	ldr	r0, [pc, #68]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000f2a:	f003 fd05 	bl	8004938 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8000f2e:	2300      	movs	r3, #0
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	2378      	movs	r3, #120	; 0x78
 8000f34:	4a13      	ldr	r2, [pc, #76]	; (8000f84 <FO_ModifyOutput+0x15c>)
 8000f36:	2100      	movs	r1, #0
 8000f38:	480d      	ldr	r0, [pc, #52]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000f3a:	f003 fc3b 	bl	80047b4 <HAL_DAC_Start_DMA>
			break;
 8000f3e:	e00f      	b.n	8000f60 <FO_ModifyOutput+0x138>
		case 20:
		case 21:
		case 22:
		case 23:

			eNewOutMode = Impulse_Out_Mode;
 8000f40:	4b0a      	ldr	r3, [pc, #40]	; (8000f6c <FO_ModifyOutput+0x144>)
 8000f42:	2205      	movs	r2, #5
 8000f44:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8000f46:	2100      	movs	r1, #0
 8000f48:	4809      	ldr	r0, [pc, #36]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000f4a:	f003 fcf5 	bl	8004938 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2378      	movs	r3, #120	; 0x78
 8000f54:	4a0c      	ldr	r2, [pc, #48]	; (8000f88 <FO_ModifyOutput+0x160>)
 8000f56:	2100      	movs	r1, #0
 8000f58:	4805      	ldr	r0, [pc, #20]	; (8000f70 <FO_ModifyOutput+0x148>)
 8000f5a:	f003 fc2b 	bl	80047b4 <HAL_DAC_Start_DMA>
			break;
 8000f5e:	bf00      	nop
	}
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40012c00 	.word	0x40012c00
 8000f6c:	20000bf0 	.word	0x20000bf0
 8000f70:	20000d18 	.word	0x20000d18
 8000f74:	200003e4 	.word	0x200003e4
 8000f78:	200005c4 	.word	0x200005c4
 8000f7c:	20000024 	.word	0x20000024
 8000f80:	20000204 	.word	0x20000204
 8000f84:	200007a4 	.word	0x200007a4
 8000f88:	20000984 	.word	0x20000984

08000f8c <FO_GetOutputMode>:
 *
 *
 *
 */
eOutput_mode FO_GetOutputMode()
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
	return eNewOutMode;
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <FO_GetOutputMode+0x14>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000bf0 	.word	0x20000bf0

08000fa4 <GO_ModifyOutput>:
 *
 *
 *
 */
void GO_ModifyOutput()
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0

	// PGA Truth table for LTC6910:
	// https://www.analog.com/media/en/technical-documentation/data-sheets/6910fb.pdf
	switch(TIM1->CNT)
 8000fa8:	4b70      	ldr	r3, [pc, #448]	; (800116c <GO_ModifyOutput+0x1c8>)
 8000faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fac:	2b1f      	cmp	r3, #31
 8000fae:	f200 80db 	bhi.w	8001168 <GO_ModifyOutput+0x1c4>
 8000fb2:	a201      	add	r2, pc, #4	; (adr r2, 8000fb8 <GO_ModifyOutput+0x14>)
 8000fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fb8:	08001039 	.word	0x08001039
 8000fbc:	08001039 	.word	0x08001039
 8000fc0:	08001039 	.word	0x08001039
 8000fc4:	08001039 	.word	0x08001039
 8000fc8:	0800105f 	.word	0x0800105f
 8000fcc:	0800105f 	.word	0x0800105f
 8000fd0:	0800105f 	.word	0x0800105f
 8000fd4:	0800105f 	.word	0x0800105f
 8000fd8:	08001085 	.word	0x08001085
 8000fdc:	08001085 	.word	0x08001085
 8000fe0:	08001085 	.word	0x08001085
 8000fe4:	08001085 	.word	0x08001085
 8000fe8:	080010ab 	.word	0x080010ab
 8000fec:	080010ab 	.word	0x080010ab
 8000ff0:	080010ab 	.word	0x080010ab
 8000ff4:	080010ab 	.word	0x080010ab
 8000ff8:	080010d1 	.word	0x080010d1
 8000ffc:	080010d1 	.word	0x080010d1
 8001000:	080010d1 	.word	0x080010d1
 8001004:	080010d1 	.word	0x080010d1
 8001008:	080010f7 	.word	0x080010f7
 800100c:	080010f7 	.word	0x080010f7
 8001010:	080010f7 	.word	0x080010f7
 8001014:	080010f7 	.word	0x080010f7
 8001018:	0800111d 	.word	0x0800111d
 800101c:	0800111d 	.word	0x0800111d
 8001020:	0800111d 	.word	0x0800111d
 8001024:	0800111d 	.word	0x0800111d
 8001028:	08001143 	.word	0x08001143
 800102c:	08001143 	.word	0x08001143
 8001030:	08001143 	.word	0x08001143
 8001034:	08001143 	.word	0x08001143
	{
		case 0:
		case 1:
		case 2:
		case 3:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2101      	movs	r1, #1
 800103c:	484c      	ldr	r0, [pc, #304]	; (8001170 <GO_ModifyOutput+0x1cc>)
 800103e:	f004 fbbf 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2120      	movs	r1, #32
 8001046:	484b      	ldr	r0, [pc, #300]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001048:	f004 fbba 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2110      	movs	r1, #16
 8001050:	4848      	ldr	r0, [pc, #288]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001052:	f004 fbb5 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Zero_Gain;
 8001056:	4b48      	ldr	r3, [pc, #288]	; (8001178 <GO_ModifyOutput+0x1d4>)
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
			break;
 800105c:	e084      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 4:
		case 5:
		case 6:
		case 7:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800105e:	2201      	movs	r2, #1
 8001060:	2101      	movs	r1, #1
 8001062:	4843      	ldr	r0, [pc, #268]	; (8001170 <GO_ModifyOutput+0x1cc>)
 8001064:	f004 fbac 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	2120      	movs	r1, #32
 800106c:	4841      	ldr	r0, [pc, #260]	; (8001174 <GO_ModifyOutput+0x1d0>)
 800106e:	f004 fba7 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	2110      	movs	r1, #16
 8001076:	483f      	ldr	r0, [pc, #252]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001078:	f004 fba2 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = One_Gain;
 800107c:	4b3e      	ldr	r3, [pc, #248]	; (8001178 <GO_ModifyOutput+0x1d4>)
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
			break;
 8001082:	e071      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 8:
		case 9:
		case 10:
		case 11:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	2101      	movs	r1, #1
 8001088:	4839      	ldr	r0, [pc, #228]	; (8001170 <GO_ModifyOutput+0x1cc>)
 800108a:	f004 fb99 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800108e:	2201      	movs	r2, #1
 8001090:	2120      	movs	r1, #32
 8001092:	4838      	ldr	r0, [pc, #224]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001094:	f004 fb94 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2110      	movs	r1, #16
 800109c:	4835      	ldr	r0, [pc, #212]	; (8001174 <GO_ModifyOutput+0x1d0>)
 800109e:	f004 fb8f 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Two_Gain;
 80010a2:	4b35      	ldr	r3, [pc, #212]	; (8001178 <GO_ModifyOutput+0x1d4>)
 80010a4:	2202      	movs	r2, #2
 80010a6:	701a      	strb	r2, [r3, #0]
			break;
 80010a8:	e05e      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 12:
		case 13:
		case 14:
		case 15:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80010aa:	2201      	movs	r2, #1
 80010ac:	2101      	movs	r1, #1
 80010ae:	4830      	ldr	r0, [pc, #192]	; (8001170 <GO_ModifyOutput+0x1cc>)
 80010b0:	f004 fb86 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	2120      	movs	r1, #32
 80010b8:	482e      	ldr	r0, [pc, #184]	; (8001174 <GO_ModifyOutput+0x1d0>)
 80010ba:	f004 fb81 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2110      	movs	r1, #16
 80010c2:	482c      	ldr	r0, [pc, #176]	; (8001174 <GO_ModifyOutput+0x1d0>)
 80010c4:	f004 fb7c 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Three_Gain;
 80010c8:	4b2b      	ldr	r3, [pc, #172]	; (8001178 <GO_ModifyOutput+0x1d4>)
 80010ca:	2203      	movs	r2, #3
 80010cc:	701a      	strb	r2, [r3, #0]
			break;
 80010ce:	e04b      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 16:
		case 17:
		case 18:
		case 19:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2101      	movs	r1, #1
 80010d4:	4826      	ldr	r0, [pc, #152]	; (8001170 <GO_ModifyOutput+0x1cc>)
 80010d6:	f004 fb73 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	2120      	movs	r1, #32
 80010de:	4825      	ldr	r0, [pc, #148]	; (8001174 <GO_ModifyOutput+0x1d0>)
 80010e0:	f004 fb6e 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80010e4:	2201      	movs	r2, #1
 80010e6:	2110      	movs	r1, #16
 80010e8:	4822      	ldr	r0, [pc, #136]	; (8001174 <GO_ModifyOutput+0x1d0>)
 80010ea:	f004 fb69 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Four_Gain;
 80010ee:	4b22      	ldr	r3, [pc, #136]	; (8001178 <GO_ModifyOutput+0x1d4>)
 80010f0:	2204      	movs	r2, #4
 80010f2:	701a      	strb	r2, [r3, #0]
			break;
 80010f4:	e038      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 20:
		case 21:
		case 22:
		case 23:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80010f6:	2201      	movs	r2, #1
 80010f8:	2101      	movs	r1, #1
 80010fa:	481d      	ldr	r0, [pc, #116]	; (8001170 <GO_ModifyOutput+0x1cc>)
 80010fc:	f004 fb60 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2120      	movs	r1, #32
 8001104:	481b      	ldr	r0, [pc, #108]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001106:	f004 fb5b 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800110a:	2201      	movs	r2, #1
 800110c:	2110      	movs	r1, #16
 800110e:	4819      	ldr	r0, [pc, #100]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001110:	f004 fb56 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Five_Gain;
 8001114:	4b18      	ldr	r3, [pc, #96]	; (8001178 <GO_ModifyOutput+0x1d4>)
 8001116:	2205      	movs	r2, #5
 8001118:	701a      	strb	r2, [r3, #0]
			break;
 800111a:	e025      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 24:
		case 25:
		case 26:
		case 27:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	2101      	movs	r1, #1
 8001120:	4813      	ldr	r0, [pc, #76]	; (8001170 <GO_ModifyOutput+0x1cc>)
 8001122:	f004 fb4d 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8001126:	2201      	movs	r2, #1
 8001128:	2120      	movs	r1, #32
 800112a:	4812      	ldr	r0, [pc, #72]	; (8001174 <GO_ModifyOutput+0x1d0>)
 800112c:	f004 fb48 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8001130:	2201      	movs	r2, #1
 8001132:	2110      	movs	r1, #16
 8001134:	480f      	ldr	r0, [pc, #60]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001136:	f004 fb43 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Six_Gain;
 800113a:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <GO_ModifyOutput+0x1d4>)
 800113c:	2206      	movs	r2, #6
 800113e:	701a      	strb	r2, [r3, #0]
			break;
 8001140:	e012      	b.n	8001168 <GO_ModifyOutput+0x1c4>
		case 28:
		case 29:
		case 30:
		case 31:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8001142:	2201      	movs	r2, #1
 8001144:	2101      	movs	r1, #1
 8001146:	480a      	ldr	r0, [pc, #40]	; (8001170 <GO_ModifyOutput+0x1cc>)
 8001148:	f004 fb3a 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	2120      	movs	r1, #32
 8001150:	4808      	ldr	r0, [pc, #32]	; (8001174 <GO_ModifyOutput+0x1d0>)
 8001152:	f004 fb35 	bl	80057c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8001156:	2201      	movs	r2, #1
 8001158:	2110      	movs	r1, #16
 800115a:	4806      	ldr	r0, [pc, #24]	; (8001174 <GO_ModifyOutput+0x1d0>)
 800115c:	f004 fb30 	bl	80057c0 <HAL_GPIO_WritePin>
			eNewOutGain = Seven_Gain;
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <GO_ModifyOutput+0x1d4>)
 8001162:	2207      	movs	r2, #7
 8001164:	701a      	strb	r2, [r3, #0]
			break;
 8001166:	bf00      	nop
	}

}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40012c00 	.word	0x40012c00
 8001170:	48000400 	.word	0x48000400
 8001174:	48000800 	.word	0x48000800
 8001178:	20000008 	.word	0x20000008

0800117c <GO_GetOutputGain>:
 *
 *
 *
 */
uint8_t GO_GetOutputGain()
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
	return (uint8_t)eNewOutGain;
 8001180:	4b03      	ldr	r3, [pc, #12]	; (8001190 <GO_GetOutputGain+0x14>)
 8001182:	781b      	ldrb	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20000008 	.word	0x20000008

08001194 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08c      	sub	sp, #48	; 0x30
 8001198:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800119a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	2220      	movs	r2, #32
 80011aa:	2100      	movs	r1, #0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f008 f881 	bl	80092b4 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80011b2:	4b32      	ldr	r3, [pc, #200]	; (800127c <MX_ADC1_Init+0xe8>)
 80011b4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80011b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011ba:	4b30      	ldr	r3, [pc, #192]	; (800127c <MX_ADC1_Init+0xe8>)
 80011bc:	2200      	movs	r2, #0
 80011be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011c0:	4b2e      	ldr	r3, [pc, #184]	; (800127c <MX_ADC1_Init+0xe8>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c6:	4b2d      	ldr	r3, [pc, #180]	; (800127c <MX_ADC1_Init+0xe8>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80011cc:	4b2b      	ldr	r3, [pc, #172]	; (800127c <MX_ADC1_Init+0xe8>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011d2:	4b2a      	ldr	r3, [pc, #168]	; (800127c <MX_ADC1_Init+0xe8>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011d8:	4b28      	ldr	r3, [pc, #160]	; (800127c <MX_ADC1_Init+0xe8>)
 80011da:	2204      	movs	r2, #4
 80011dc:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011de:	4b27      	ldr	r3, [pc, #156]	; (800127c <MX_ADC1_Init+0xe8>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011e4:	4b25      	ldr	r3, [pc, #148]	; (800127c <MX_ADC1_Init+0xe8>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80011ea:	4b24      	ldr	r3, [pc, #144]	; (800127c <MX_ADC1_Init+0xe8>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f0:	4b22      	ldr	r3, [pc, #136]	; (800127c <MX_ADC1_Init+0xe8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f8:	4b20      	ldr	r3, [pc, #128]	; (800127c <MX_ADC1_Init+0xe8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011fe:	4b1f      	ldr	r3, [pc, #124]	; (800127c <MX_ADC1_Init+0xe8>)
 8001200:	2200      	movs	r2, #0
 8001202:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <MX_ADC1_Init+0xe8>)
 8001206:	2201      	movs	r2, #1
 8001208:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_ADC1_Init+0xe8>)
 800120e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001212:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <MX_ADC1_Init+0xe8>)
 8001216:	2200      	movs	r2, #0
 8001218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800121c:	4817      	ldr	r0, [pc, #92]	; (800127c <MX_ADC1_Init+0xe8>)
 800121e:	f001 ffc7 	bl	80031b0 <HAL_ADC_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001228:	f000 ff3a 	bl	80020a0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800122c:	2300      	movs	r3, #0
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	4619      	mov	r1, r3
 8001236:	4811      	ldr	r0, [pc, #68]	; (800127c <MX_ADC1_Init+0xe8>)
 8001238:	f002 fd50 	bl	8003cdc <HAL_ADCEx_MultiModeConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001242:	f000 ff2d 	bl	80020a0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <MX_ADC1_Init+0xec>)
 8001248:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800124a:	2306      	movs	r3, #6
 800124c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001252:	237f      	movs	r3, #127	; 0x7f
 8001254:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001256:	2304      	movs	r3, #4
 8001258:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	; (800127c <MX_ADC1_Init+0xe8>)
 8001264:	f002 f964 	bl	8003530 <HAL_ADC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800126e:	f000 ff17 	bl	80020a0 <Error_Handler>
  }

}
 8001272:	bf00      	nop
 8001274:	3730      	adds	r7, #48	; 0x30
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000c14 	.word	0x20000c14
 8001280:	0c900008 	.word	0x0c900008

08001284 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	; 0x28
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012a4:	d14f      	bne.n	8001346 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80012a6:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <HAL_ADC_MspInit+0xcc>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	4a29      	ldr	r2, [pc, #164]	; (8001350 <HAL_ADC_MspInit+0xcc>)
 80012ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b2:	4b27      	ldr	r3, [pc, #156]	; (8001350 <HAL_ADC_MspInit+0xcc>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	4b24      	ldr	r3, [pc, #144]	; (8001350 <HAL_ADC_MspInit+0xcc>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c2:	4a23      	ldr	r2, [pc, #140]	; (8001350 <HAL_ADC_MspInit+0xcc>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ca:	4b21      	ldr	r3, [pc, #132]	; (8001350 <HAL_ADC_MspInit+0xcc>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012d6:	2304      	movs	r3, #4
 80012d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012da:	2303      	movs	r3, #3
 80012dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	4619      	mov	r1, r3
 80012e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ec:	f004 f8ce 	bl	800548c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012f0:	4b18      	ldr	r3, [pc, #96]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 80012f2:	4a19      	ldr	r2, [pc, #100]	; (8001358 <HAL_ADC_MspInit+0xd4>)
 80012f4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80012f6:	4b17      	ldr	r3, [pc, #92]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 80012f8:	2205      	movs	r2, #5
 80012fa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012fc:	4b15      	ldr	r3, [pc, #84]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001302:	4b14      	ldr	r3, [pc, #80]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 8001304:	2200      	movs	r2, #0
 8001306:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001308:	4b12      	ldr	r3, [pc, #72]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 800130a:	2280      	movs	r2, #128	; 0x80
 800130c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800130e:	4b11      	ldr	r3, [pc, #68]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 8001310:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001314:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 8001318:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800131c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 8001320:	2220      	movs	r2, #32
 8001322:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001324:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 8001326:	2200      	movs	r2, #0
 8001328:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800132a:	480a      	ldr	r0, [pc, #40]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 800132c:	f003 fde2 	bl	8004ef4 <HAL_DMA_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8001336:	f000 feb3 	bl	80020a0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a05      	ldr	r2, [pc, #20]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 800133e:	655a      	str	r2, [r3, #84]	; 0x54
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <HAL_ADC_MspInit+0xd0>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001346:	bf00      	nop
 8001348:	3728      	adds	r7, #40	; 0x28
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000
 8001354:	20000c80 	.word	0x20000c80
 8001358:	40020008 	.word	0x40020008

0800135c <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_COMP1_Init+0x44>)
 8001362:	4a10      	ldr	r2, [pc, #64]	; (80013a4 <MX_COMP1_Init+0x48>)
 8001364:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_COMP1_Init+0x44>)
 8001368:	2200      	movs	r2, #0
 800136a:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_COMP1_Init+0x44>)
 800136e:	4a0e      	ldr	r2, [pc, #56]	; (80013a8 <MX_COMP1_Init+0x4c>)
 8001370:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_COMP1_Init+0x44>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_COMP1_Init+0x44>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_COMP1_Init+0x44>)
 8001380:	2200      	movs	r2, #0
 8001382:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_COMP1_Init+0x44>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_COMP1_Init+0x44>)
 800138c:	f002 fefa 	bl	8004184 <HAL_COMP_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8001396:	f000 fe83 	bl	80020a0 <Error_Handler>
  }

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000ce0 	.word	0x20000ce0
 80013a4:	40010200 	.word	0x40010200
 80013a8:	00800030 	.word	0x00800030

080013ac <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <HAL_COMP_MspInit+0x5c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d118      	bne.n	8001400 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	4b0f      	ldr	r3, [pc, #60]	; (800140c <HAL_COMP_MspInit+0x60>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d2:	4a0e      	ldr	r2, [pc, #56]	; (800140c <HAL_COMP_MspInit+0x60>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013da:	4b0c      	ldr	r3, [pc, #48]	; (800140c <HAL_COMP_MspInit+0x60>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013e6:	2302      	movs	r3, #2
 80013e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ea:	2303      	movs	r3, #3
 80013ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	f107 030c 	add.w	r3, r7, #12
 80013f6:	4619      	mov	r1, r3
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013fc:	f004 f846 	bl	800548c <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8001400:	bf00      	nop
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40010200 	.word	0x40010200
 800140c:	40021000 	.word	0x40021000

08001410 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08c      	sub	sp, #48	; 0x30
 8001414:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001416:	463b      	mov	r3, r7
 8001418:	2230      	movs	r2, #48	; 0x30
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f007 ff49 	bl	80092b4 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8001422:	4b1e      	ldr	r3, [pc, #120]	; (800149c <MX_DAC1_Init+0x8c>)
 8001424:	4a1e      	ldr	r2, [pc, #120]	; (80014a0 <MX_DAC1_Init+0x90>)
 8001426:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001428:	481c      	ldr	r0, [pc, #112]	; (800149c <MX_DAC1_Init+0x8c>)
 800142a:	f003 f94e 	bl	80046ca <HAL_DAC_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001434:	f000 fe34 	bl	80020a0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001438:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800143c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800144a:	2306      	movs	r3, #6
 800144c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800144e:	2300      	movs	r3, #0
 8001450:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001456:	2301      	movs	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800145e:	463b      	mov	r3, r7
 8001460:	2200      	movs	r2, #0
 8001462:	4619      	mov	r1, r3
 8001464:	480d      	ldr	r0, [pc, #52]	; (800149c <MX_DAC1_Init+0x8c>)
 8001466:	f003 fb0f 	bl	8004a88 <HAL_DAC_ConfigChannel>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8001470:	f000 fe16 	bl	80020a0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001478:	2301      	movs	r3, #1
 800147a:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800147c:	463b      	mov	r3, r7
 800147e:	2210      	movs	r2, #16
 8001480:	4619      	mov	r1, r3
 8001482:	4806      	ldr	r0, [pc, #24]	; (800149c <MX_DAC1_Init+0x8c>)
 8001484:	f003 fb00 	bl	8004a88 <HAL_DAC_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800148e:	f000 fe07 	bl	80020a0 <Error_Handler>
  }

}
 8001492:	bf00      	nop
 8001494:	3730      	adds	r7, #48	; 0x30
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000d18 	.word	0x20000d18
 80014a0:	50000800 	.word	0x50000800

080014a4 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	; 0x30
 80014a8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80014aa:	463b      	mov	r3, r7
 80014ac:	2230      	movs	r2, #48	; 0x30
 80014ae:	2100      	movs	r1, #0
 80014b0:	4618      	mov	r0, r3
 80014b2:	f007 feff 	bl	80092b4 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80014b6:	4b16      	ldr	r3, [pc, #88]	; (8001510 <MX_DAC2_Init+0x6c>)
 80014b8:	4a16      	ldr	r2, [pc, #88]	; (8001514 <MX_DAC2_Init+0x70>)
 80014ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80014bc:	4814      	ldr	r0, [pc, #80]	; (8001510 <MX_DAC2_Init+0x6c>)
 80014be:	f003 f904 	bl	80046ca <HAL_DAC_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80014c8:	f000 fdea 	bl	80020a0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80014cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014d0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80014de:	2306      	movs	r3, #6
 80014e0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014f2:	463b      	mov	r3, r7
 80014f4:	2200      	movs	r2, #0
 80014f6:	4619      	mov	r1, r3
 80014f8:	4805      	ldr	r0, [pc, #20]	; (8001510 <MX_DAC2_Init+0x6c>)
 80014fa:	f003 fac5 	bl	8004a88 <HAL_DAC_ConfigChannel>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8001504:	f000 fdcc 	bl	80020a0 <Error_Handler>
  }

}
 8001508:	bf00      	nop
 800150a:	3730      	adds	r7, #48	; 0x30
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000d04 	.word	0x20000d04
 8001514:	50000c00 	.word	0x50000c00

08001518 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08c      	sub	sp, #48	; 0x30
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a56      	ldr	r2, [pc, #344]	; (8001690 <HAL_DAC_MspInit+0x178>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d150      	bne.n	80015dc <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800153a:	4b56      	ldr	r3, [pc, #344]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153e:	4a55      	ldr	r2, [pc, #340]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001544:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001546:	4b53      	ldr	r3, [pc, #332]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154e:	61bb      	str	r3, [r7, #24]
 8001550:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001552:	4b50      	ldr	r3, [pc, #320]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001556:	4a4f      	ldr	r2, [pc, #316]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800155e:	4b4d      	ldr	r3, [pc, #308]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800156a:	2330      	movs	r3, #48	; 0x30
 800156c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800156e:	2303      	movs	r3, #3
 8001570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	f107 031c 	add.w	r3, r7, #28
 800157a:	4619      	mov	r1, r3
 800157c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001580:	f003 ff84 	bl	800548c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8001584:	4b44      	ldr	r3, [pc, #272]	; (8001698 <HAL_DAC_MspInit+0x180>)
 8001586:	4a45      	ldr	r2, [pc, #276]	; (800169c <HAL_DAC_MspInit+0x184>)
 8001588:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800158a:	4b43      	ldr	r3, [pc, #268]	; (8001698 <HAL_DAC_MspInit+0x180>)
 800158c:	2206      	movs	r2, #6
 800158e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001590:	4b41      	ldr	r3, [pc, #260]	; (8001698 <HAL_DAC_MspInit+0x180>)
 8001592:	2210      	movs	r2, #16
 8001594:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001596:	4b40      	ldr	r3, [pc, #256]	; (8001698 <HAL_DAC_MspInit+0x180>)
 8001598:	2200      	movs	r2, #0
 800159a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800159c:	4b3e      	ldr	r3, [pc, #248]	; (8001698 <HAL_DAC_MspInit+0x180>)
 800159e:	2280      	movs	r2, #128	; 0x80
 80015a0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015a2:	4b3d      	ldr	r3, [pc, #244]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015a8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015aa:	4b3b      	ldr	r3, [pc, #236]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015b0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80015b2:	4b39      	ldr	r3, [pc, #228]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015b4:	2220      	movs	r2, #32
 80015b6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80015b8:	4b37      	ldr	r3, [pc, #220]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80015be:	4836      	ldr	r0, [pc, #216]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015c0:	f003 fc98 	bl	8004ef4 <HAL_DMA_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80015ca:	f000 fd69 	bl	80020a0 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a31      	ldr	r2, [pc, #196]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	4a30      	ldr	r2, [pc, #192]	; (8001698 <HAL_DAC_MspInit+0x180>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80015da:	e054      	b.n	8001686 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a2f      	ldr	r2, [pc, #188]	; (80016a0 <HAL_DAC_MspInit+0x188>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d14f      	bne.n	8001686 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80015e6:	4b2b      	ldr	r3, [pc, #172]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ea:	4a2a      	ldr	r2, [pc, #168]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015f2:	4b28      	ldr	r3, [pc, #160]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	4b25      	ldr	r3, [pc, #148]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001602:	4a24      	ldr	r2, [pc, #144]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800160a:	4b22      	ldr	r3, [pc, #136]	; (8001694 <HAL_DAC_MspInit+0x17c>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001616:	2340      	movs	r3, #64	; 0x40
 8001618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161a:	2303      	movs	r3, #3
 800161c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001622:	f107 031c 	add.w	r3, r7, #28
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162c:	f003 ff2e 	bl	800548c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8001630:	4b1c      	ldr	r3, [pc, #112]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001632:	4a1d      	ldr	r2, [pc, #116]	; (80016a8 <HAL_DAC_MspInit+0x190>)
 8001634:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8001636:	4b1b      	ldr	r3, [pc, #108]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001638:	2229      	movs	r2, #41	; 0x29
 800163a:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800163c:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 800163e:	2210      	movs	r2, #16
 8001640:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001642:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001648:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 800164a:	2280      	movs	r2, #128	; 0x80
 800164c:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001654:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001658:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800165c:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001660:	2220      	movs	r2, #32
 8001662:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001664:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001666:	2200      	movs	r2, #0
 8001668:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 800166a:	480e      	ldr	r0, [pc, #56]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 800166c:	f003 fc42 	bl	8004ef4 <HAL_DMA_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8001676:	f000 fd13 	bl	80020a0 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a09      	ldr	r2, [pc, #36]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	4a08      	ldr	r2, [pc, #32]	; (80016a4 <HAL_DAC_MspInit+0x18c>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001686:	bf00      	nop
 8001688:	3730      	adds	r7, #48	; 0x30
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	50000800 	.word	0x50000800
 8001694:	40021000 	.word	0x40021000
 8001698:	20000d2c 	.word	0x20000d2c
 800169c:	4002001c 	.word	0x4002001c
 80016a0:	50000c00 	.word	0x50000c00
 80016a4:	20000d8c 	.word	0x20000d8c
 80016a8:	40020030 	.word	0x40020030

080016ac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016b2:	4b1a      	ldr	r3, [pc, #104]	; (800171c <MX_DMA_Init+0x70>)
 80016b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016b6:	4a19      	ldr	r2, [pc, #100]	; (800171c <MX_DMA_Init+0x70>)
 80016b8:	f043 0304 	orr.w	r3, r3, #4
 80016bc:	6493      	str	r3, [r2, #72]	; 0x48
 80016be:	4b17      	ldr	r3, [pc, #92]	; (800171c <MX_DMA_Init+0x70>)
 80016c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016c2:	f003 0304 	and.w	r3, r3, #4
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ca:	4b14      	ldr	r3, [pc, #80]	; (800171c <MX_DMA_Init+0x70>)
 80016cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ce:	4a13      	ldr	r2, [pc, #76]	; (800171c <MX_DMA_Init+0x70>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6493      	str	r3, [r2, #72]	; 0x48
 80016d6:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_DMA_Init+0x70>)
 80016d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2101      	movs	r1, #1
 80016e6:	200b      	movs	r0, #11
 80016e8:	f002 ffbb 	bl	8004662 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016ec:	200b      	movs	r0, #11
 80016ee:	f002 ffd2 	bl	8004696 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	200c      	movs	r0, #12
 80016f8:	f002 ffb3 	bl	8004662 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016fc:	200c      	movs	r0, #12
 80016fe:	f002 ffca 	bl	8004696 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	2100      	movs	r1, #0
 8001706:	200d      	movs	r0, #13
 8001708:	f002 ffab 	bl	8004662 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800170c:	200d      	movs	r0, #13
 800170e:	f002 ffc2 	bl	8004696 <HAL_NVIC_EnableIRQ>

}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000

08001720 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8001724:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <update_dc_bias_sweep+0x88>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d006      	beq.n	800173a <update_dc_bias_sweep+0x1a>
 800172c:	4b1f      	ldr	r3, [pc, #124]	; (80017ac <update_dc_bias_sweep+0x8c>)
 800172e:	881b      	ldrh	r3, [r3, #0]
 8001730:	3301      	adds	r3, #1
 8001732:	b29a      	uxth	r2, r3
 8001734:	4b1d      	ldr	r3, [pc, #116]	; (80017ac <update_dc_bias_sweep+0x8c>)
 8001736:	801a      	strh	r2, [r3, #0]
 8001738:	e005      	b.n	8001746 <update_dc_bias_sweep+0x26>
 800173a:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <update_dc_bias_sweep+0x8c>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	3b01      	subs	r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <update_dc_bias_sweep+0x8c>)
 8001744:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 8001746:	4b19      	ldr	r3, [pc, #100]	; (80017ac <update_dc_bias_sweep+0x8c>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d10a      	bne.n	8001764 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 800174e:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <update_dc_bias_sweep+0x90>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <update_dc_bias_sweep+0x3e>
 8001756:	4b16      	ldr	r3, [pc, #88]	; (80017b0 <update_dc_bias_sweep+0x90>)
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	e002      	b.n	8001764 <update_dc_bias_sweep+0x44>
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <update_dc_bias_sweep+0x90>)
 8001760:	2201      	movs	r2, #1
 8001762:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <update_dc_bias_sweep+0x8c>)
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d102      	bne.n	8001772 <update_dc_bias_sweep+0x52>
 800176c:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <update_dc_bias_sweep+0x88>)
 800176e:	2201      	movs	r2, #1
 8001770:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <update_dc_bias_sweep+0x8c>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800177a:	d302      	bcc.n	8001782 <update_dc_bias_sweep+0x62>
 800177c:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <update_dc_bias_sweep+0x88>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <update_dc_bias_sweep+0x90>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	b2db      	uxtb	r3, r3
 8001788:	461a      	mov	r2, r3
 800178a:	2108      	movs	r1, #8
 800178c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001790:	f004 f816 	bl	80057c0 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <update_dc_bias_sweep+0x8c>)
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	2200      	movs	r2, #0
 800179a:	2110      	movs	r1, #16
 800179c:	4805      	ldr	r0, [pc, #20]	; (80017b4 <update_dc_bias_sweep+0x94>)
 800179e:	f003 f921 	bl	80049e4 <HAL_DAC_SetValue>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	2000000c 	.word	0x2000000c
 80017ac:	20000bf2 	.word	0x20000bf2
 80017b0:	20000bf4 	.word	0x20000bf4
 80017b4:	20000d18 	.word	0x20000d18

080017b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <__NVIC_GetPriorityGrouping+0x18>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	0a1b      	lsrs	r3, r3, #8
 80017c2:	f003 0307 	and.w	r3, r3, #7
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	db0b      	blt.n	80017fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	f003 021f 	and.w	r2, r3, #31
 80017ec:	4907      	ldr	r1, [pc, #28]	; (800180c <__NVIC_EnableIRQ+0x38>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	095b      	lsrs	r3, r3, #5
 80017f4:	2001      	movs	r0, #1
 80017f6:	fa00 f202 	lsl.w	r2, r0, r2
 80017fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	e000e100 	.word	0xe000e100

08001810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	6039      	str	r1, [r7, #0]
 800181a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001820:	2b00      	cmp	r3, #0
 8001822:	db0a      	blt.n	800183a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	b2da      	uxtb	r2, r3
 8001828:	490c      	ldr	r1, [pc, #48]	; (800185c <__NVIC_SetPriority+0x4c>)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	0112      	lsls	r2, r2, #4
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	440b      	add	r3, r1
 8001834:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001838:	e00a      	b.n	8001850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4908      	ldr	r1, [pc, #32]	; (8001860 <__NVIC_SetPriority+0x50>)
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	3b04      	subs	r3, #4
 8001848:	0112      	lsls	r2, r2, #4
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	440b      	add	r3, r1
 800184e:	761a      	strb	r2, [r3, #24]
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	e000e100 	.word	0xe000e100
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	; 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f1c3 0307 	rsb	r3, r3, #7
 800187e:	2b04      	cmp	r3, #4
 8001880:	bf28      	it	cs
 8001882:	2304      	movcs	r3, #4
 8001884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3304      	adds	r3, #4
 800188a:	2b06      	cmp	r3, #6
 800188c:	d902      	bls.n	8001894 <NVIC_EncodePriority+0x30>
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3b03      	subs	r3, #3
 8001892:	e000      	b.n	8001896 <NVIC_EncodePriority+0x32>
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	43da      	mvns	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	401a      	ands	r2, r3
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	fa01 f303 	lsl.w	r3, r1, r3
 80018b6:	43d9      	mvns	r1, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018bc:	4313      	orrs	r3, r2
         );
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3724      	adds	r7, #36	; 0x24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
	...

080018cc <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 80018d6:	4a14      	ldr	r2, [pc, #80]	; (8001928 <LL_SYSCFG_SetEXTISource+0x5c>)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	3302      	adds	r3, #2
 80018e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	0c1b      	lsrs	r3, r3, #16
 80018e8:	43db      	mvns	r3, r3
 80018ea:	ea02 0103 	and.w	r1, r2, r3
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	0c1b      	lsrs	r3, r3, #16
 80018f2:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	fa93 f3a3 	rbit	r3, r3
 80018fa:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	fab3 f383 	clz	r3, r3
 8001902:	b2db      	uxtb	r3, r3
 8001904:	f003 031f 	and.w	r3, r3, #31
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	409a      	lsls	r2, r3
 800190c:	4806      	ldr	r0, [pc, #24]	; (8001928 <LL_SYSCFG_SetEXTISource+0x5c>)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	f003 0303 	and.w	r3, r3, #3
 8001914:	430a      	orrs	r2, r1
 8001916:	3302      	adds	r3, #2
 8001918:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	40010000 	.word	0x40010000

0800192c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800192c:	b480      	push	{r7}
 800192e:	b089      	sub	sp, #36	; 0x24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	fa93 f3a3 	rbit	r3, r3
 8001946:	613b      	str	r3, [r7, #16]
  return result;
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	fab3 f383 	clz	r3, r3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	2103      	movs	r1, #3
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	43db      	mvns	r3, r3
 800195a:	401a      	ands	r2, r3
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	fa93 f3a3 	rbit	r3, r3
 8001966:	61bb      	str	r3, [r7, #24]
  return result;
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	fab3 f383 	clz	r3, r3
 800196e:	b2db      	uxtb	r3, r3
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	431a      	orrs	r2, r3
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	601a      	str	r2, [r3, #0]
}
 800197e:	bf00      	nop
 8001980:	3724      	adds	r7, #36	; 0x24
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800198a:	b480      	push	{r7}
 800198c:	b089      	sub	sp, #36	; 0x24
 800198e:	af00      	add	r7, sp, #0
 8001990:	60f8      	str	r0, [r7, #12]
 8001992:	60b9      	str	r1, [r7, #8]
 8001994:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	68da      	ldr	r2, [r3, #12]
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	fa93 f3a3 	rbit	r3, r3
 80019a4:	613b      	str	r3, [r7, #16]
  return result;
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	fab3 f383 	clz	r3, r3
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	2103      	movs	r1, #3
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	43db      	mvns	r3, r3
 80019b8:	401a      	ands	r2, r3
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	fa93 f3a3 	rbit	r3, r3
 80019c4:	61bb      	str	r3, [r7, #24]
  return result;
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	fab3 f383 	clz	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	431a      	orrs	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	60da      	str	r2, [r3, #12]
}
 80019dc:	bf00      	nop
 80019de:	3724      	adds	r7, #36	; 0x24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001a0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a10:	4907      	ldr	r1, [pc, #28]	; (8001a30 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a18:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001a1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a22:	68fb      	ldr	r3, [r7, #12]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	40021000 	.word	0x40021000

08001a34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	; 0x28
 8001a38:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	1d3b      	adds	r3, r7, #4
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
 8001a54:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001a56:	2004      	movs	r0, #4
 8001a58:	f7ff ffd4 	bl	8001a04 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001a5c:	2020      	movs	r0, #32
 8001a5e:	f7ff ffd1 	bl	8001a04 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001a62:	2001      	movs	r0, #1
 8001a64:	f7ff ffce 	bl	8001a04 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001a68:	2002      	movs	r0, #2
 8001a6a:	f7ff ffcb 	bl	8001a04 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8001a6e:	2108      	movs	r1, #8
 8001a70:	48d3      	ldr	r0, [pc, #844]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001a72:	f7ff ffb9 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8001a76:	2108      	movs	r1, #8
 8001a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7c:	f7ff ffb4 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8001a80:	2110      	movs	r1, #16
 8001a82:	48cf      	ldr	r0, [pc, #828]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001a84:	f7ff ffb0 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8001a88:	2120      	movs	r1, #32
 8001a8a:	48cd      	ldr	r0, [pc, #820]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001a8c:	f7ff ffac 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8001a90:	2101      	movs	r1, #1
 8001a92:	48cc      	ldr	r0, [pc, #816]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001a94:	f7ff ffa8 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8001a98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a9c:	48c8      	ldr	r0, [pc, #800]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001a9e:	f7ff ffa3 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8001aa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa6:	48c6      	ldr	r0, [pc, #792]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001aa8:	f7ff ff9e 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8001aac:	2140      	movs	r1, #64	; 0x40
 8001aae:	48c5      	ldr	r0, [pc, #788]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001ab0:	f7ff ff9a 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8001ab4:	2180      	movs	r1, #128	; 0x80
 8001ab6:	48c3      	ldr	r0, [pc, #780]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001ab8:	f7ff ff96 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8001abc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ac0:	48c0      	ldr	r0, [pc, #768]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001ac2:	f7ff ff91 	bl	80019e8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8001ac6:	49c0      	ldr	r1, [pc, #768]	; (8001dc8 <MX_GPIO_Init+0x394>)
 8001ac8:	2002      	movs	r0, #2
 8001aca:	f7ff feff 	bl	80018cc <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8001ace:	49bf      	ldr	r1, [pc, #764]	; (8001dcc <MX_GPIO_Init+0x398>)
 8001ad0:	2002      	movs	r0, #2
 8001ad2:	f7ff fefb 	bl	80018cc <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8001ad6:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8001ada:	2005      	movs	r0, #5
 8001adc:	f7ff fef6 	bl	80018cc <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8001ae0:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8001ae4:	2005      	movs	r0, #5
 8001ae6:	f7ff fef1 	bl	80018cc <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8001aea:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001aee:	2002      	movs	r0, #2
 8001af0:	f7ff feec 	bl	80018cc <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8001af4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001af8:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001afa:	2301      	movs	r3, #1
 8001afc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001b06:	2302      	movs	r3, #2
 8001b08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	4618      	mov	r0, r3
 8001b12:	f006 faab 	bl	800806c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8001b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001b22:	2300      	movs	r3, #0
 8001b24:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4618      	mov	r0, r3
 8001b34:	f006 fa9a 	bl	800806c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001b4e:	f107 031c 	add.w	r3, r7, #28
 8001b52:	4618      	mov	r0, r3
 8001b54:	f006 fa8a 	bl	800806c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001b6e:	f107 031c 	add.w	r3, r7, #28
 8001b72:	4618      	mov	r0, r3
 8001b74:	f006 fa7a 	bl	800806c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8001b78:	2304      	movs	r3, #4
 8001b7a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001b82:	2300      	movs	r3, #0
 8001b84:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001b8e:	f107 031c 	add.w	r3, r7, #28
 8001b92:	4618      	mov	r0, r3
 8001b94:	f006 fa6a 	bl	800806c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b9e:	4888      	ldr	r0, [pc, #544]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001ba0:	f7ff fef3 	bl	800198a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001baa:	4885      	ldr	r0, [pc, #532]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001bac:	f7ff feed 	bl	800198a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	4886      	ldr	r0, [pc, #536]	; (8001dd0 <MX_GPIO_Init+0x39c>)
 8001bb6:	f7ff fee8 	bl	800198a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8001bba:	2201      	movs	r2, #1
 8001bbc:	2102      	movs	r1, #2
 8001bbe:	4884      	ldr	r0, [pc, #528]	; (8001dd0 <MX_GPIO_Init+0x39c>)
 8001bc0:	f7ff fee3 	bl	800198a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	2104      	movs	r1, #4
 8001bc8:	487d      	ldr	r0, [pc, #500]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001bca:	f7ff fede 	bl	800198a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bd4:	487a      	ldr	r0, [pc, #488]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001bd6:	f7ff fea9 	bl	800192c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001be0:	4877      	ldr	r0, [pc, #476]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001be2:	f7ff fea3 	bl	800192c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8001be6:	2200      	movs	r2, #0
 8001be8:	2101      	movs	r1, #1
 8001bea:	4879      	ldr	r0, [pc, #484]	; (8001dd0 <MX_GPIO_Init+0x39c>)
 8001bec:	f7ff fe9e 	bl	800192c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	4876      	ldr	r0, [pc, #472]	; (8001dd0 <MX_GPIO_Init+0x39c>)
 8001bf6:	f7ff fe99 	bl	800192c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2104      	movs	r1, #4
 8001bfe:	4870      	ldr	r0, [pc, #448]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001c00:	f7ff fe94 	bl	800192c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8001c04:	2308      	movs	r3, #8
 8001c06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001c14:	2302      	movs	r3, #2
 8001c16:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4868      	ldr	r0, [pc, #416]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001c1e:	f006 fc18 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8001c22:	2308      	movs	r3, #8
 8001c24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c26:	2301      	movs	r3, #1
 8001c28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c3e:	f006 fc08 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8001c42:	2310      	movs	r3, #16
 8001c44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c46:	2301      	movs	r3, #1
 8001c48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4859      	ldr	r0, [pc, #356]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001c5c:	f006 fbf9 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8001c60:	2320      	movs	r3, #32
 8001c62:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c64:	2301      	movs	r3, #1
 8001c66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	4619      	mov	r1, r3
 8001c78:	4851      	ldr	r0, [pc, #324]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001c7a:	f006 fbea 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c82:	2301      	movs	r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	4619      	mov	r1, r3
 8001c96:	484b      	ldr	r0, [pc, #300]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001c98:	f006 fbdb 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8001c9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ca0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8001cb2:	1d3b      	adds	r3, r7, #4
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4842      	ldr	r0, [pc, #264]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001cb8:	f006 fbcb 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8001cbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cc0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8001cd2:	1d3b      	adds	r3, r7, #4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	483a      	ldr	r0, [pc, #232]	; (8001dc0 <MX_GPIO_Init+0x38c>)
 8001cd8:	f006 fbbb 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8001cdc:	2340      	movs	r3, #64	; 0x40
 8001cde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4833      	ldr	r0, [pc, #204]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001cf6:	f006 fbac 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d02:	2303      	movs	r3, #3
 8001d04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	4619      	mov	r1, r3
 8001d12:	482c      	ldr	r0, [pc, #176]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001d14:	f006 fb9d 	bl	8008452 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8001d18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d22:	2303      	movs	r3, #3
 8001d24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4824      	ldr	r0, [pc, #144]	; (8001dc4 <MX_GPIO_Init+0x390>)
 8001d34:	f006 fb8d 	bl	8008452 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d38:	f7ff fd3e 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fd8e 	bl	8001864 <NVIC_EncodePriority>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	2006      	movs	r0, #6
 8001d4e:	f7ff fd5f 	bl	8001810 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8001d52:	2006      	movs	r0, #6
 8001d54:	f7ff fd3e 	bl	80017d4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d58:	f7ff fd2e 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fd7e 	bl	8001864 <NVIC_EncodePriority>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	2007      	movs	r0, #7
 8001d6e:	f7ff fd4f 	bl	8001810 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8001d72:	2007      	movs	r0, #7
 8001d74:	f7ff fd2e 	bl	80017d4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d78:	f7ff fd1e 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2100      	movs	r1, #0
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fd6e 	bl	8001864 <NVIC_EncodePriority>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	2008      	movs	r0, #8
 8001d8e:	f7ff fd3f 	bl	8001810 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8001d92:	2008      	movs	r0, #8
 8001d94:	f7ff fd1e 	bl	80017d4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d98:	f7ff fd0e 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2100      	movs	r1, #0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff fd5e 	bl	8001864 <NVIC_EncodePriority>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4619      	mov	r1, r3
 8001dac:	2028      	movs	r0, #40	; 0x28
 8001dae:	f7ff fd2f 	bl	8001810 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001db2:	2028      	movs	r0, #40	; 0x28
 8001db4:	f7ff fd0e 	bl	80017d4 <__NVIC_EnableIRQ>

}
 8001db8:	bf00      	nop
 8001dba:	3728      	adds	r7, #40	; 0x28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	e009      	b.n	8001dd4 <MX_GPIO_Init+0x3a0>
 8001dc0:	48000800 	.word	0x48000800
 8001dc4:	48000400 	.word	0x48000400
 8001dc8:	0f000003 	.word	0x0f000003
 8001dcc:	f0000003 	.word	0xf0000003
 8001dd0:	48001400 	.word	0x48001400
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop

08001dd8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001de0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001de4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d013      	beq.n	8001e18 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001df0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001df4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001df8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00b      	beq.n	8001e18 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001e00:	e000      	b.n	8001e04 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001e02:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001e04:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f9      	beq.n	8001e02 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001e0e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	b2d2      	uxtb	r2, r2
 8001e16:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001e18:	687b      	ldr	r3, [r7, #4]
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b086      	sub	sp, #24
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	e009      	b.n	8001e50 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	60ba      	str	r2, [r7, #8]
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff ffc7 	bl	8001dd8 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	dbf1      	blt.n	8001e3c <_write+0x16>
  return len;
 8001e58:	687b      	ldr	r3, [r7, #4]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
	// do something
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e7e:	f000 ff42 	bl	8002d06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e82:	f000 f89f 	bl	8001fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e86:	f7ff fdd5 	bl	8001a34 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e8a:	f7ff fc0f 	bl	80016ac <MX_DMA_Init>
  MX_DAC1_Init();
 8001e8e:	f7ff fabf 	bl	8001410 <MX_DAC1_Init>
  MX_DAC2_Init();
 8001e92:	f7ff fb07 	bl	80014a4 <MX_DAC2_Init>
  MX_ADC1_Init();
 8001e96:	f7ff f97d 	bl	8001194 <MX_ADC1_Init>
  MX_COMP1_Init();
 8001e9a:	f7ff fa5f 	bl	800135c <MX_COMP1_Init>
  MX_TIM2_Init();
 8001e9e:	f000 fc29 	bl	80026f4 <MX_TIM2_Init>
  MX_TIM17_Init();
 8001ea2:	f000 fdc1 	bl	8002a28 <MX_TIM17_Init>
  MX_SPI3_Init();
 8001ea6:	f000 f939 	bl	800211c <MX_SPI3_Init>
  MX_RNG_Init();
 8001eaa:	f000 f929 	bl	8002100 <MX_RNG_Init>
  MX_TIM1_Init();
 8001eae:	f000 fbb1 	bl	8002614 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001eb2:	f000 fcd9 	bl	8002868 <MX_TIM8_Init>
  MX_TIM16_Init();
 8001eb6:	f000 fd91 	bl	80029dc <MX_TIM16_Init>
  MX_TIM15_Init();
 8001eba:	f000 fd3d 	bl	8002938 <MX_TIM15_Init>
  MX_TIM5_Init();
 8001ebe:	f000 fc83 	bl	80027c8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  // main signal function output (external)
  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	2378      	movs	r3, #120	; 0x78
 8001ec8:	4a32      	ldr	r2, [pc, #200]	; (8001f94 <main+0x11c>)
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4832      	ldr	r0, [pc, #200]	; (8001f98 <main+0x120>)
 8001ece:	f002 fc71 	bl	80047b4 <HAL_DAC_Start_DMA>
  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8001ed2:	2110      	movs	r1, #16
 8001ed4:	4830      	ldr	r0, [pc, #192]	; (8001f98 <main+0x120>)
 8001ed6:	f002 fc1a 	bl	800470e <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8001eda:	2300      	movs	r3, #0
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2378      	movs	r3, #120	; 0x78
 8001ee0:	4a2e      	ldr	r2, [pc, #184]	; (8001f9c <main+0x124>)
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	482e      	ldr	r0, [pc, #184]	; (8001fa0 <main+0x128>)
 8001ee6:	f002 fc65 	bl	80047b4 <HAL_DAC_Start_DMA>

  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);
#ifndef DISABLE_ALL_TIMERS
  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 8001eea:	482e      	ldr	r0, [pc, #184]	; (8001fa4 <main+0x12c>)
 8001eec:	f004 ffe4 	bl	8006eb8 <HAL_TIM_Base_Start>
#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	2108      	movs	r1, #8
 8001ef4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef8:	f003 fc62 	bl	80057c0 <HAL_GPIO_WritePin>

  // PGA gain
  HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8001efc:	2201      	movs	r2, #1
 8001efe:	2101      	movs	r1, #1
 8001f00:	4829      	ldr	r0, [pc, #164]	; (8001fa8 <main+0x130>)
 8001f02:	f003 fc5d 	bl	80057c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	2120      	movs	r1, #32
 8001f0a:	4828      	ldr	r0, [pc, #160]	; (8001fac <main+0x134>)
 8001f0c:	f003 fc58 	bl	80057c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2110      	movs	r1, #16
 8001f14:	4825      	ldr	r0, [pc, #148]	; (8001fac <main+0x134>)
 8001f16:	f003 fc53 	bl	80057c0 <HAL_GPIO_WritePin>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f20:	4822      	ldr	r0, [pc, #136]	; (8001fac <main+0x134>)
 8001f22:	f003 fc4d 	bl	80057c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8001f26:	2200      	movs	r2, #0
 8001f28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f2c:	481f      	ldr	r0, [pc, #124]	; (8001fac <main+0x134>)
 8001f2e:	f003 fc47 	bl	80057c0 <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	2108      	movs	r1, #8
 8001f36:	481d      	ldr	r0, [pc, #116]	; (8001fac <main+0x134>)
 8001f38:	f003 fc42 	bl	80057c0 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8001f3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f46:	f023 0307 	bic.w	r3, r3, #7
 8001f4a:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8001f4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f56:	f043 0305 	orr.w	r3, r3, #5
 8001f5a:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 8001f5c:	4814      	ldr	r0, [pc, #80]	; (8001fb0 <main+0x138>)
 8001f5e:	f004 ffd9 	bl	8006f14 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8001f62:	4814      	ldr	r0, [pc, #80]	; (8001fb4 <main+0x13c>)
 8001f64:	f004 ffa8 	bl	8006eb8 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <main+0x140>)
 8001f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f6e:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <main+0x140>)
 8001f72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f76:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8001f78:	f7fe f9a2 	bl	80002c0 <DM_Init>
  DM_PostInit();
 8001f7c:	f7fe f9ae 	bl	80002dc <DM_PostInit>
  //DM_RegisterStrings();

  HAL_TIM_Base_Start_IT(&htim15);
 8001f80:	480e      	ldr	r0, [pc, #56]	; (8001fbc <main+0x144>)
 8001f82:	f004 ffc7 	bl	8006f14 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim5);
 8001f86:	480e      	ldr	r0, [pc, #56]	; (8001fc0 <main+0x148>)
 8001f88:	f004 ff96 	bl	8006eb8 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8001f8c:	f7fe fd14 	bl	80009b8 <EM_ProcessEvent>
 8001f90:	e7fc      	b.n	8001f8c <main+0x114>
 8001f92:	bf00      	nop
 8001f94:	200003e4 	.word	0x200003e4
 8001f98:	20000d18 	.word	0x20000d18
 8001f9c:	200007a4 	.word	0x200007a4
 8001fa0:	20000d04 	.word	0x20000d04
 8001fa4:	20000e50 	.word	0x20000e50
 8001fa8:	48000400 	.word	0x48000400
 8001fac:	48000800 	.word	0x48000800
 8001fb0:	20000fcc 	.word	0x20000fcc
 8001fb4:	20000f80 	.word	0x20000f80
 8001fb8:	40001000 	.word	0x40001000
 8001fbc:	20000e9c 	.word	0x20000e9c
 8001fc0:	20000f34 	.word	0x20000f34

08001fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b0a8      	sub	sp, #160	; 0xa0
 8001fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001fce:	2238      	movs	r2, #56	; 0x38
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f007 f96e 	bl	80092b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fd8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fe8:	463b      	mov	r3, r7
 8001fea:	2254      	movs	r2, #84	; 0x54
 8001fec:	2100      	movs	r1, #0
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f007 f960 	bl	80092b4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f003 fbfb 	bl	80057f0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001ffa:	2322      	movs	r3, #34	; 0x22
 8001ffc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002002:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002004:	2340      	movs	r3, #64	; 0x40
 8002006:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002008:	2301      	movs	r3, #1
 800200a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800200e:	2302      	movs	r3, #2
 8002010:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002014:	2302      	movs	r3, #2
 8002016:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800201a:	2302      	movs	r3, #2
 800201c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8002020:	232a      	movs	r3, #42	; 0x2a
 8002022:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002026:	2302      	movs	r3, #2
 8002028:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800202c:	2304      	movs	r3, #4
 800202e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002032:	2302      	movs	r3, #2
 8002034:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002038:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800203c:	4618      	mov	r0, r3
 800203e:	f003 fc7b 	bl	8005938 <HAL_RCC_OscConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002048:	f000 f82a 	bl	80020a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800204c:	230f      	movs	r3, #15
 800204e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002050:	2303      	movs	r3, #3
 8002052:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002054:	2300      	movs	r3, #0
 8002056:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002058:	2300      	movs	r3, #0
 800205a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800205c:	2300      	movs	r3, #0
 800205e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8002060:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002064:	2108      	movs	r1, #8
 8002066:	4618      	mov	r0, r3
 8002068:	f003 ff7e 	bl	8005f68 <HAL_RCC_ClockConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002072:	f000 f815 	bl	80020a0 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8002076:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800207a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800207c:	2300      	movs	r3, #0
 800207e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002080:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002084:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002086:	463b      	mov	r3, r7
 8002088:	4618      	mov	r0, r3
 800208a:	f004 f95d 	bl	8006348 <HAL_RCCEx_PeriphCLKConfig>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002094:	f000 f804 	bl	80020a0 <Error_Handler>
  }
}
 8002098:	bf00      	nop
 800209a:	37a0      	adds	r7, #160	; 0xa0
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f043 0204 	orr.w	r2, r3, #4
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	601a      	str	r2, [r3, #0]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <LL_AHB2_GRP1_EnableClock>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80020d8:	4b08      	ldr	r3, [pc, #32]	; (80020fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80020da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020dc:	4907      	ldr	r1, [pc, #28]	; (80020fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80020e4:	4b05      	ldr	r3, [pc, #20]	; (80020fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80020e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4013      	ands	r3, r2
 80020ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020ee:	68fb      	ldr	r3, [r7, #12]
}
 80020f0:	bf00      	nop
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40021000 	.word	0x40021000

08002100 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8002104:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002108:	f7ff ffe2 	bl	80020d0 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 800210c:	4802      	ldr	r0, [pc, #8]	; (8002118 <MX_RNG_Init+0x18>)
 800210e:	f7ff ffce 	bl	80020ae <LL_RNG_Enable>

}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	50060800 	.word	0x50060800

0800211c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8002120:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <MX_SPI3_Init+0x74>)
 8002122:	4a1c      	ldr	r2, [pc, #112]	; (8002194 <MX_SPI3_Init+0x78>)
 8002124:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002126:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <MX_SPI3_Init+0x74>)
 8002128:	f44f 7282 	mov.w	r2, #260	; 0x104
 800212c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800212e:	4b18      	ldr	r3, [pc, #96]	; (8002190 <MX_SPI3_Init+0x74>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002134:	4b16      	ldr	r3, [pc, #88]	; (8002190 <MX_SPI3_Init+0x74>)
 8002136:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800213a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800213c:	4b14      	ldr	r3, [pc, #80]	; (8002190 <MX_SPI3_Init+0x74>)
 800213e:	2200      	movs	r2, #0
 8002140:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002142:	4b13      	ldr	r3, [pc, #76]	; (8002190 <MX_SPI3_Init+0x74>)
 8002144:	2200      	movs	r2, #0
 8002146:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <MX_SPI3_Init+0x74>)
 800214a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800214e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <MX_SPI3_Init+0x74>)
 8002152:	2210      	movs	r2, #16
 8002154:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <MX_SPI3_Init+0x74>)
 8002158:	2200      	movs	r2, #0
 800215a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800215c:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <MX_SPI3_Init+0x74>)
 800215e:	2200      	movs	r2, #0
 8002160:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002162:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <MX_SPI3_Init+0x74>)
 8002164:	2200      	movs	r2, #0
 8002166:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002168:	4b09      	ldr	r3, [pc, #36]	; (8002190 <MX_SPI3_Init+0x74>)
 800216a:	2207      	movs	r2, #7
 800216c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800216e:	4b08      	ldr	r3, [pc, #32]	; (8002190 <MX_SPI3_Init+0x74>)
 8002170:	2200      	movs	r2, #0
 8002172:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <MX_SPI3_Init+0x74>)
 8002176:	2208      	movs	r2, #8
 8002178:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800217a:	4805      	ldr	r0, [pc, #20]	; (8002190 <MX_SPI3_Init+0x74>)
 800217c:	f004 fb30 	bl	80067e0 <HAL_SPI_Init>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002186:	f7ff ff8b 	bl	80020a0 <Error_Handler>
  }

}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000dec 	.word	0x20000dec
 8002194:	40003c00 	.word	0x40003c00

08002198 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	; 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a17      	ldr	r2, [pc, #92]	; (8002214 <HAL_SPI_MspInit+0x7c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d128      	bne.n	800220c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80021ba:	4b17      	ldr	r3, [pc, #92]	; (8002218 <HAL_SPI_MspInit+0x80>)
 80021bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021be:	4a16      	ldr	r2, [pc, #88]	; (8002218 <HAL_SPI_MspInit+0x80>)
 80021c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021c4:	6593      	str	r3, [r2, #88]	; 0x58
 80021c6:	4b14      	ldr	r3, [pc, #80]	; (8002218 <HAL_SPI_MspInit+0x80>)
 80021c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d2:	4b11      	ldr	r3, [pc, #68]	; (8002218 <HAL_SPI_MspInit+0x80>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d6:	4a10      	ldr	r2, [pc, #64]	; (8002218 <HAL_SPI_MspInit+0x80>)
 80021d8:	f043 0304 	orr.w	r3, r3, #4
 80021dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021de:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <HAL_SPI_MspInit+0x80>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	f003 0304 	and.w	r3, r3, #4
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80021ea:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f8:	2300      	movs	r3, #0
 80021fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021fc:	2306      	movs	r3, #6
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4805      	ldr	r0, [pc, #20]	; (800221c <HAL_SPI_MspInit+0x84>)
 8002208:	f003 f940 	bl	800548c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800220c:	bf00      	nop
 800220e:	3728      	adds	r7, #40	; 0x28
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40003c00 	.word	0x40003c00
 8002218:	40021000 	.word	0x40021000
 800221c:	48000800 	.word	0x48000800

08002220 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	4a04      	ldr	r2, [pc, #16]	; (800223c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800222a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800222e:	6093      	str	r3, [r2, #8]
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40007000 	.word	0x40007000

08002240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002246:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <HAL_MspInit+0x44>)
 8002248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800224a:	4a0e      	ldr	r2, [pc, #56]	; (8002284 <HAL_MspInit+0x44>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6613      	str	r3, [r2, #96]	; 0x60
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <HAL_MspInit+0x44>)
 8002254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	607b      	str	r3, [r7, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800225e:	4b09      	ldr	r3, [pc, #36]	; (8002284 <HAL_MspInit+0x44>)
 8002260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002262:	4a08      	ldr	r2, [pc, #32]	; (8002284 <HAL_MspInit+0x44>)
 8002264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002268:	6593      	str	r3, [r2, #88]	; 0x58
 800226a:	4b06      	ldr	r3, [pc, #24]	; (8002284 <HAL_MspInit+0x44>)
 800226c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	603b      	str	r3, [r7, #0]
 8002274:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8002276:	f7ff ffd3 	bl	8002220 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40021000 	.word	0x40021000

08002288 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8002290:	4b07      	ldr	r3, [pc, #28]	; (80022b0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002292:	695a      	ldr	r2, [r3, #20]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4013      	ands	r3, r2
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	429a      	cmp	r2, r3
 800229c:	d101      	bne.n	80022a2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40010400 	.word	0x40010400

080022b4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80022bc:	4a04      	ldr	r2, [pc, #16]	; (80022d0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6153      	str	r3, [r2, #20]
}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40010400 	.word	0x40010400

080022d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e2:	b480      	push	{r7}
 80022e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022e6:	e7fe      	b.n	80022e6 <HardFault_Handler+0x4>

080022e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022ec:	e7fe      	b.n	80022ec <MemManage_Handler+0x4>

080022ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ee:	b480      	push	{r7}
 80022f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022f2:	e7fe      	b.n	80022f2 <BusFault_Handler+0x4>

080022f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022f8:	e7fe      	b.n	80022f8 <UsageFault_Handler+0x4>

080022fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002328:	f000 fd40 	bl	8002dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800232c:	bf00      	nop
 800232e:	bd80      	pop	{r7, pc}

08002330 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

//	if(HAL_GPIO_ReadPin(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin))
//	{
		//snprintf(control_pressed, sizeof(control_pressed), "BTN3");
		EM_SetNewEvent(evBiasMenu);
 8002334:	2004      	movs	r0, #4
 8002336:	f7fe fd07 	bl	8000d48 <EM_SetNewEvent>
 		//printf("BTN3_EXTI0_Pin\n");
//	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800233a:	2001      	movs	r0, #1
 800233c:	f7ff ffa4 	bl	8002288 <LL_EXTI_IsActiveFlag_0_31>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d002      	beq.n	800234c <EXTI0_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8002346:	2001      	movs	r0, #1
 8002348:	f7ff ffb4 	bl	80022b4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	bd80      	pop	{r7, pc}

08002350 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0

//	if(HAL_GPIO_ReadPin(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin))
//	{
		//snprintf(control_pressed, sizeof(control_pressed), "BTN4");
		//printf("BTN4_EXTI1_Pin\n");
		EM_SetNewEvent(evFreqMenu);
 8002354:	2002      	movs	r0, #2
 8002356:	f7fe fcf7 	bl	8000d48 <EM_SetNewEvent>
//	}

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 800235a:	2002      	movs	r0, #2
 800235c:	f7ff ff94 	bl	8002288 <LL_EXTI_IsActiveFlag_0_31>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d002      	beq.n	800236c <EXTI1_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8002366:	2002      	movs	r0, #2
 8002368:	f7ff ffa4 	bl	80022b4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}

08002370 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */


		//snprintf(control_pressed, sizeof(control_pressed), "ENC_BTN");
		//printf("ENC_EXTI2_Pin\n");
		EM_SetNewEvent(evEncoderPush);
 8002374:	2006      	movs	r0, #6
 8002376:	f7fe fce7 	bl	8000d48 <EM_SetNewEvent>



  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 800237a:	2004      	movs	r0, #4
 800237c:	f7ff ff84 	bl	8002288 <LL_EXTI_IsActiveFlag_0_31>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d002      	beq.n	800238c <EXTI2_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8002386:	2004      	movs	r0, #4
 8002388:	f7ff ff94 	bl	80022b4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}

08002390 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002394:	4802      	ldr	r0, [pc, #8]	; (80023a0 <DMA1_Channel1_IRQHandler+0x10>)
 8002396:	f002 ff29 	bl	80051ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000c80 	.word	0x20000c80

080023a4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80023a8:	4802      	ldr	r0, [pc, #8]	; (80023b4 <DMA1_Channel2_IRQHandler+0x10>)
 80023aa:	f002 ff1f 	bl	80051ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000d2c 	.word	0x20000d2c

080023b8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80023bc:	4802      	ldr	r0, [pc, #8]	; (80023c8 <DMA1_Channel3_IRQHandler+0x10>)
 80023be:	f002 ff15 	bl	80051ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000d8c 	.word	0x20000d8c

080023cc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 80023d0:	f7fd ffa2 	bl	8000318 <DM_UpdateDisplay>

	if((TIM1->CNT < last_enc_value) || (TIM1->CNT > last_enc_value))
 80023d4:	4b10      	ldr	r3, [pc, #64]	; (8002418 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	4a10      	ldr	r2, [pc, #64]	; (800241c <TIM1_BRK_TIM15_IRQHandler+0x50>)
 80023da:	8812      	ldrh	r2, [r2, #0]
 80023dc:	4293      	cmp	r3, r2
 80023de:	d305      	bcc.n	80023ec <TIM1_BRK_TIM15_IRQHandler+0x20>
 80023e0:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	4a0d      	ldr	r2, [pc, #52]	; (800241c <TIM1_BRK_TIM15_IRQHandler+0x50>)
 80023e6:	8812      	ldrh	r2, [r2, #0]
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d907      	bls.n	80023fc <TIM1_BRK_TIM15_IRQHandler+0x30>
	{
		EM_SetEncoderValue(TIM1->CNT);
 80023ec:	4b0a      	ldr	r3, [pc, #40]	; (8002418 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fe fcc5 	bl	8000d80 <EM_SetEncoderValue>
		EM_SetNewEvent(evEncoderSet);
 80023f6:	2005      	movs	r0, #5
 80023f8:	f7fe fca6 	bl	8000d48 <EM_SetNewEvent>

	}
	last_enc_value = TIM1->CNT;
 80023fc:	4b06      	ldr	r3, [pc, #24]	; (8002418 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 80023fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002400:	b29a      	uxth	r2, r3
 8002402:	4b06      	ldr	r3, [pc, #24]	; (800241c <TIM1_BRK_TIM15_IRQHandler+0x50>)
 8002404:	801a      	strh	r2, [r3, #0]

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002406:	4806      	ldr	r0, [pc, #24]	; (8002420 <TIM1_BRK_TIM15_IRQHandler+0x54>)
 8002408:	f004 fe8f 	bl	800712a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800240c:	4805      	ldr	r0, [pc, #20]	; (8002424 <TIM1_BRK_TIM15_IRQHandler+0x58>)
 800240e:	f004 fe8c 	bl	800712a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40012c00 	.word	0x40012c00
 800241c:	20000bf8 	.word	0x20000bf8
 8002420:	20000f80 	.word	0x20000f80
 8002424:	20000e9c 	.word	0x20000e9c

08002428 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	snprintf(control_pressed, sizeof(control_pressed), " ");
 800242c:	4a05      	ldr	r2, [pc, #20]	; (8002444 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	8013      	strh	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002434:	4805      	ldr	r0, [pc, #20]	; (800244c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8002436:	f004 fe78 	bl	800712a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800243a:	4805      	ldr	r0, [pc, #20]	; (8002450 <TIM1_UP_TIM16_IRQHandler+0x28>)
 800243c:	f004 fe75 	bl	800712a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20000c08 	.word	0x20000c08
 8002448:	0800a4d4 	.word	0x0800a4d4
 800244c:	20000f80 	.word	0x20000f80
 8002450:	20001018 	.word	0x20001018

08002454 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8002458:	f7ff f962 	bl	8001720 <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800245c:	4803      	ldr	r0, [pc, #12]	; (800246c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 800245e:	f004 fe64 	bl	800712a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8002462:	4803      	ldr	r0, [pc, #12]	; (8002470 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8002464:	f004 fe61 	bl	800712a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000f80 	.word	0x20000f80
 8002470:	20000ee8 	.word	0x20000ee8

08002474 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002478:	4802      	ldr	r0, [pc, #8]	; (8002484 <TIM2_IRQHandler+0x10>)
 800247a:	f004 fe56 	bl	800712a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000fcc 	.word	0x20000fcc

08002488 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	if(HAL_GPIO_ReadPin(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin))
 800248c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002490:	4815      	ldr	r0, [pc, #84]	; (80024e8 <EXTI15_10_IRQHandler+0x60>)
 8002492:	f003 f97d 	bl	8005790 <HAL_GPIO_ReadPin>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d002      	beq.n	80024a2 <EXTI15_10_IRQHandler+0x1a>
	{
		EM_SetNewEvent(evGainMenu);
 800249c:	2003      	movs	r0, #3
 800249e:	f7fe fc53 	bl	8000d48 <EM_SetNewEvent>
		//snprintf(control_pressed, sizeof(control_pressed), "BTN1");
		//printf("BTN1_EXTI14_Pin\n");
	}
	if(HAL_GPIO_ReadPin(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin))
 80024a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024a6:	4810      	ldr	r0, [pc, #64]	; (80024e8 <EXTI15_10_IRQHandler+0x60>)
 80024a8:	f003 f972 	bl	8005790 <HAL_GPIO_ReadPin>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d002      	beq.n	80024b8 <EXTI15_10_IRQHandler+0x30>
	{
		EM_SetNewEvent(evFuncMenu);
 80024b2:	2001      	movs	r0, #1
 80024b4:	f7fe fc48 	bl	8000d48 <EM_SetNewEvent>
		//snprintf(control_pressed, sizeof(control_pressed), "BTN2");
		//printf("BTN2_EXTI15_Pin\n");
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80024b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024bc:	f7ff fee4 	bl	8002288 <LL_EXTI_IsActiveFlag_0_31>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <EXTI15_10_IRQHandler+0x46>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80024c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024ca:	f7ff fef3 	bl	80022b4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80024ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80024d2:	f7ff fed9 	bl	8002288 <LL_EXTI_IsActiveFlag_0_31>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <EXTI15_10_IRQHandler+0x5c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 80024dc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80024e0:	f7ff fee8 	bl	80022b4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024e4:	bf00      	nop
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	48000800 	.word	0x48000800

080024ec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	e00a      	b.n	8002514 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024fe:	f3af 8000 	nop.w
 8002502:	4601      	mov	r1, r0
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	1c5a      	adds	r2, r3, #1
 8002508:	60ba      	str	r2, [r7, #8]
 800250a:	b2ca      	uxtb	r2, r1
 800250c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	3301      	adds	r3, #1
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	697a      	ldr	r2, [r7, #20]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	429a      	cmp	r2, r3
 800251a:	dbf0      	blt.n	80024fe <_read+0x12>
	}

return len;
 800251c:	687b      	ldr	r3, [r7, #4]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
	return -1;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002532:	4618      	mov	r0, r3
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800254e:	605a      	str	r2, [r3, #4]
	return 0;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <_isatty>:

int _isatty(int file)
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
	return 1;
 8002566:	2301      	movs	r3, #1
}
 8002568:	4618      	mov	r0, r3
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
	return 0;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002598:	4b11      	ldr	r3, [pc, #68]	; (80025e0 <_sbrk+0x50>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d102      	bne.n	80025a6 <_sbrk+0x16>
		heap_end = &end;
 80025a0:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <_sbrk+0x50>)
 80025a2:	4a10      	ldr	r2, [pc, #64]	; (80025e4 <_sbrk+0x54>)
 80025a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80025a6:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <_sbrk+0x50>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80025ac:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <_sbrk+0x50>)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4413      	add	r3, r2
 80025b4:	466a      	mov	r2, sp
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d907      	bls.n	80025ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80025ba:	f006 fe51 	bl	8009260 <__errno>
 80025be:	4602      	mov	r2, r0
 80025c0:	230c      	movs	r3, #12
 80025c2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025c8:	e006      	b.n	80025d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80025ca:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <_sbrk+0x50>)
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4413      	add	r3, r2
 80025d2:	4a03      	ldr	r2, [pc, #12]	; (80025e0 <_sbrk+0x50>)
 80025d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80025d6:	68fb      	ldr	r3, [r7, #12]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20000bfc 	.word	0x20000bfc
 80025e4:	20001070 	.word	0x20001070

080025e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025ec:	4b08      	ldr	r3, [pc, #32]	; (8002610 <SystemInit+0x28>)
 80025ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f2:	4a07      	ldr	r2, [pc, #28]	; (8002610 <SystemInit+0x28>)
 80025f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025fc:	4b04      	ldr	r3, [pc, #16]	; (8002610 <SystemInit+0x28>)
 80025fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002602:	609a      	str	r2, [r3, #8]
#endif
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b09a      	sub	sp, #104	; 0x68
 8002618:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800261a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800261e:	2224      	movs	r2, #36	; 0x24
 8002620:	2100      	movs	r1, #0
 8002622:	4618      	mov	r0, r3
 8002624:	f006 fe46 	bl	80092b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002628:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	605a      	str	r2, [r3, #4]
 8002632:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002634:	1d3b      	adds	r3, r7, #4
 8002636:	2234      	movs	r2, #52	; 0x34
 8002638:	2100      	movs	r1, #0
 800263a:	4618      	mov	r0, r3
 800263c:	f006 fe3a 	bl	80092b4 <memset>

  htim1.Instance = TIM1;
 8002640:	4b2a      	ldr	r3, [pc, #168]	; (80026ec <MX_TIM1_Init+0xd8>)
 8002642:	4a2b      	ldr	r2, [pc, #172]	; (80026f0 <MX_TIM1_Init+0xdc>)
 8002644:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002646:	4b29      	ldr	r3, [pc, #164]	; (80026ec <MX_TIM1_Init+0xd8>)
 8002648:	2200      	movs	r2, #0
 800264a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 800264c:	4b27      	ldr	r3, [pc, #156]	; (80026ec <MX_TIM1_Init+0xd8>)
 800264e:	2240      	movs	r2, #64	; 0x40
 8002650:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8002652:	4b26      	ldr	r3, [pc, #152]	; (80026ec <MX_TIM1_Init+0xd8>)
 8002654:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002658:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800265a:	4b24      	ldr	r3, [pc, #144]	; (80026ec <MX_TIM1_Init+0xd8>)
 800265c:	2200      	movs	r2, #0
 800265e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002660:	4b22      	ldr	r3, [pc, #136]	; (80026ec <MX_TIM1_Init+0xd8>)
 8002662:	2200      	movs	r2, #0
 8002664:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002666:	4b21      	ldr	r3, [pc, #132]	; (80026ec <MX_TIM1_Init+0xd8>)
 8002668:	2200      	movs	r2, #0
 800266a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800266c:	2303      	movs	r3, #3
 800266e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002670:	2300      	movs	r3, #0
 8002672:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002674:	2301      	movs	r3, #1
 8002676:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002678:	2300      	movs	r3, #0
 800267a:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002680:	2300      	movs	r3, #0
 8002682:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002684:	2301      	movs	r3, #1
 8002686:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002688:	2300      	movs	r3, #0
 800268a:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800268c:	2300      	movs	r3, #0
 800268e:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002690:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002694:	4619      	mov	r1, r3
 8002696:	4815      	ldr	r0, [pc, #84]	; (80026ec <MX_TIM1_Init+0xd8>)
 8002698:	f004 fca1 	bl	8006fde <HAL_TIM_Encoder_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80026a2:	f7ff fcfd 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a6:	2300      	movs	r3, #0
 80026a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80026b6:	4619      	mov	r1, r3
 80026b8:	480c      	ldr	r0, [pc, #48]	; (80026ec <MX_TIM1_Init+0xd8>)
 80026ba:	f005 fa19 	bl	8007af0 <HAL_TIMEx_MasterConfigSynchronization>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80026c4:	f7ff fcec 	bl	80020a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80026c8:	2300      	movs	r3, #0
 80026ca:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80026cc:	2300      	movs	r3, #0
 80026ce:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	4619      	mov	r1, r3
 80026d4:	4805      	ldr	r0, [pc, #20]	; (80026ec <MX_TIM1_Init+0xd8>)
 80026d6:	f005 faa1 	bl	8007c1c <HAL_TIMEx_ConfigBreakDeadTime>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80026e0:	f7ff fcde 	bl	80020a0 <Error_Handler>
  }

}
 80026e4:	bf00      	nop
 80026e6:	3768      	adds	r7, #104	; 0x68
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	20000f80 	.word	0x20000f80
 80026f0:	40012c00 	.word	0x40012c00

080026f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08c      	sub	sp, #48	; 0x30
 80026f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026fa:	f107 0320 	add.w	r3, r7, #32
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002708:	f107 030c 	add.w	r3, r7, #12
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002718:	463b      	mov	r3, r7
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	605a      	str	r2, [r3, #4]
 8002720:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8002722:	4b28      	ldr	r3, [pc, #160]	; (80027c4 <MX_TIM2_Init+0xd0>)
 8002724:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002728:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 800272a:	4b26      	ldr	r3, [pc, #152]	; (80027c4 <MX_TIM2_Init+0xd0>)
 800272c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002730:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002732:	4b24      	ldr	r3, [pc, #144]	; (80027c4 <MX_TIM2_Init+0xd0>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <MX_TIM2_Init+0xd0>)
 800273a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800273e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002740:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <MX_TIM2_Init+0xd0>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002746:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <MX_TIM2_Init+0xd0>)
 8002748:	2200      	movs	r2, #0
 800274a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800274c:	481d      	ldr	r0, [pc, #116]	; (80027c4 <MX_TIM2_Init+0xd0>)
 800274e:	f004 fb5c 	bl	8006e0a <HAL_TIM_Base_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002758:	f7ff fca2 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800275c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002760:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002762:	f107 0320 	add.w	r3, r7, #32
 8002766:	4619      	mov	r1, r3
 8002768:	4816      	ldr	r0, [pc, #88]	; (80027c4 <MX_TIM2_Init+0xd0>)
 800276a:	f004 fe5d 	bl	8007428 <HAL_TIM_ConfigClockSource>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002774:	f7ff fc94 	bl	80020a0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002778:	2305      	movs	r3, #5
 800277a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800277c:	2350      	movs	r3, #80	; 0x50
 800277e:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002788:	f107 030c 	add.w	r3, r7, #12
 800278c:	4619      	mov	r1, r3
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <MX_TIM2_Init+0xd0>)
 8002790:	f004 ff3a 	bl	8007608 <HAL_TIM_SlaveConfigSynchro>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 800279a:	f7ff fc81 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279e:	2300      	movs	r3, #0
 80027a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027a6:	463b      	mov	r3, r7
 80027a8:	4619      	mov	r1, r3
 80027aa:	4806      	ldr	r0, [pc, #24]	; (80027c4 <MX_TIM2_Init+0xd0>)
 80027ac:	f005 f9a0 	bl	8007af0 <HAL_TIMEx_MasterConfigSynchronization>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80027b6:	f7ff fc73 	bl	80020a0 <Error_Handler>
  }

}
 80027ba:	bf00      	nop
 80027bc:	3730      	adds	r7, #48	; 0x30
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000fcc 	.word	0x20000fcc

080027c8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ce:	f107 0310 	add.w	r3, r7, #16
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	605a      	str	r2, [r3, #4]
 80027d8:	609a      	str	r2, [r3, #8]
 80027da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027dc:	1d3b      	adds	r3, r7, #4
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 80027e6:	4b1e      	ldr	r3, [pc, #120]	; (8002860 <MX_TIM5_Init+0x98>)
 80027e8:	4a1e      	ldr	r2, [pc, #120]	; (8002864 <MX_TIM5_Init+0x9c>)
 80027ea:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 80027ec:	4b1c      	ldr	r3, [pc, #112]	; (8002860 <MX_TIM5_Init+0x98>)
 80027ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f4:	4b1a      	ldr	r3, [pc, #104]	; (8002860 <MX_TIM5_Init+0x98>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80027fa:	4b19      	ldr	r3, [pc, #100]	; (8002860 <MX_TIM5_Init+0x98>)
 80027fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002800:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <MX_TIM5_Init+0x98>)
 8002804:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002808:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800280a:	4b15      	ldr	r3, [pc, #84]	; (8002860 <MX_TIM5_Init+0x98>)
 800280c:	2200      	movs	r2, #0
 800280e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002810:	4813      	ldr	r0, [pc, #76]	; (8002860 <MX_TIM5_Init+0x98>)
 8002812:	f004 fafa 	bl	8006e0a <HAL_TIM_Base_Init>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800281c:	f7ff fc40 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002824:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002826:	f107 0310 	add.w	r3, r7, #16
 800282a:	4619      	mov	r1, r3
 800282c:	480c      	ldr	r0, [pc, #48]	; (8002860 <MX_TIM5_Init+0x98>)
 800282e:	f004 fdfb 	bl	8007428 <HAL_TIM_ConfigClockSource>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8002838:	f7ff fc32 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283c:	2300      	movs	r3, #0
 800283e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002844:	1d3b      	adds	r3, r7, #4
 8002846:	4619      	mov	r1, r3
 8002848:	4805      	ldr	r0, [pc, #20]	; (8002860 <MX_TIM5_Init+0x98>)
 800284a:	f005 f951 	bl	8007af0 <HAL_TIMEx_MasterConfigSynchronization>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8002854:	f7ff fc24 	bl	80020a0 <Error_Handler>
  }

}
 8002858:	bf00      	nop
 800285a:	3720      	adds	r7, #32
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20000f34 	.word	0x20000f34
 8002864:	40000c00 	.word	0x40000c00

08002868 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b094      	sub	sp, #80	; 0x50
 800286c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800286e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800287c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002888:	463b      	mov	r3, r7
 800288a:	2234      	movs	r2, #52	; 0x34
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f006 fd10 	bl	80092b4 <memset>

  htim8.Instance = TIM8;
 8002894:	4b26      	ldr	r3, [pc, #152]	; (8002930 <MX_TIM8_Init+0xc8>)
 8002896:	4a27      	ldr	r2, [pc, #156]	; (8002934 <MX_TIM8_Init+0xcc>)
 8002898:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800289a:	4b25      	ldr	r3, [pc, #148]	; (8002930 <MX_TIM8_Init+0xc8>)
 800289c:	2200      	movs	r2, #0
 800289e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a0:	4b23      	ldr	r3, [pc, #140]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80028a6:	4b22      	ldr	r3, [pc, #136]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ac:	4b20      	ldr	r3, [pc, #128]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80028b2:	4b1f      	ldr	r3, [pc, #124]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b8:	4b1d      	ldr	r3, [pc, #116]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80028be:	481c      	ldr	r0, [pc, #112]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028c0:	f004 faa3 	bl	8006e0a <HAL_TIM_Base_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80028ca:	f7ff fbe9 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028d2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80028d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80028d8:	4619      	mov	r1, r3
 80028da:	4815      	ldr	r0, [pc, #84]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028dc:	f004 fda4 	bl	8007428 <HAL_TIM_ConfigClockSource>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80028e6:	f7ff fbdb 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028ea:	2320      	movs	r3, #32
 80028ec:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80028ee:	2300      	movs	r3, #0
 80028f0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80028f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028fa:	4619      	mov	r1, r3
 80028fc:	480c      	ldr	r0, [pc, #48]	; (8002930 <MX_TIM8_Init+0xc8>)
 80028fe:	f005 f8f7 	bl	8007af0 <HAL_TIMEx_MasterConfigSynchronization>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002908:	f7ff fbca 	bl	80020a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800290c:	2300      	movs	r3, #0
 800290e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002910:	2300      	movs	r3, #0
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002914:	463b      	mov	r3, r7
 8002916:	4619      	mov	r1, r3
 8002918:	4805      	ldr	r0, [pc, #20]	; (8002930 <MX_TIM8_Init+0xc8>)
 800291a:	f005 f97f 	bl	8007c1c <HAL_TIMEx_ConfigBreakDeadTime>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8002924:	f7ff fbbc 	bl	80020a0 <Error_Handler>
  }

}
 8002928:	bf00      	nop
 800292a:	3750      	adds	r7, #80	; 0x50
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	20000e50 	.word	0x20000e50
 8002934:	40013400 	.word	0x40013400

08002938 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800293e:	f107 0310 	add.w	r3, r7, #16
 8002942:	2200      	movs	r2, #0
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	605a      	str	r2, [r3, #4]
 8002948:	609a      	str	r2, [r3, #8]
 800294a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800294c:	1d3b      	adds	r3, r7, #4
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	605a      	str	r2, [r3, #4]
 8002954:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8002956:	4b1f      	ldr	r3, [pc, #124]	; (80029d4 <MX_TIM15_Init+0x9c>)
 8002958:	4a1f      	ldr	r2, [pc, #124]	; (80029d8 <MX_TIM15_Init+0xa0>)
 800295a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 800295c:	4b1d      	ldr	r3, [pc, #116]	; (80029d4 <MX_TIM15_Init+0x9c>)
 800295e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002962:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002964:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <MX_TIM15_Init+0x9c>)
 8002966:	2200      	movs	r2, #0
 8002968:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 800296a:	4b1a      	ldr	r3, [pc, #104]	; (80029d4 <MX_TIM15_Init+0x9c>)
 800296c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002970:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002972:	4b18      	ldr	r3, [pc, #96]	; (80029d4 <MX_TIM15_Init+0x9c>)
 8002974:	2200      	movs	r2, #0
 8002976:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002978:	4b16      	ldr	r3, [pc, #88]	; (80029d4 <MX_TIM15_Init+0x9c>)
 800297a:	2200      	movs	r2, #0
 800297c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297e:	4b15      	ldr	r3, [pc, #84]	; (80029d4 <MX_TIM15_Init+0x9c>)
 8002980:	2200      	movs	r2, #0
 8002982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002984:	4813      	ldr	r0, [pc, #76]	; (80029d4 <MX_TIM15_Init+0x9c>)
 8002986:	f004 fa40 	bl	8006e0a <HAL_TIM_Base_Init>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8002990:	f7ff fb86 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002998:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800299a:	f107 0310 	add.w	r3, r7, #16
 800299e:	4619      	mov	r1, r3
 80029a0:	480c      	ldr	r0, [pc, #48]	; (80029d4 <MX_TIM15_Init+0x9c>)
 80029a2:	f004 fd41 	bl	8007428 <HAL_TIM_ConfigClockSource>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80029ac:	f7ff fb78 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b0:	2300      	movs	r3, #0
 80029b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	4619      	mov	r1, r3
 80029bc:	4805      	ldr	r0, [pc, #20]	; (80029d4 <MX_TIM15_Init+0x9c>)
 80029be:	f005 f897 	bl	8007af0 <HAL_TIMEx_MasterConfigSynchronization>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 80029c8:	f7ff fb6a 	bl	80020a0 <Error_Handler>
  }

}
 80029cc:	bf00      	nop
 80029ce:	3720      	adds	r7, #32
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	20000e9c 	.word	0x20000e9c
 80029d8:	40014000 	.word	0x40014000

080029dc <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 80029e0:	4b0f      	ldr	r3, [pc, #60]	; (8002a20 <MX_TIM16_Init+0x44>)
 80029e2:	4a10      	ldr	r2, [pc, #64]	; (8002a24 <MX_TIM16_Init+0x48>)
 80029e4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80029e6:	4b0e      	ldr	r3, [pc, #56]	; (8002a20 <MX_TIM16_Init+0x44>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <MX_TIM16_Init+0x44>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 8191;
 80029f2:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <MX_TIM16_Init+0x44>)
 80029f4:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80029f8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <MX_TIM16_Init+0x44>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002a00:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <MX_TIM16_Init+0x44>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a06:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <MX_TIM16_Init+0x44>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002a0c:	4804      	ldr	r0, [pc, #16]	; (8002a20 <MX_TIM16_Init+0x44>)
 8002a0e:	f004 f9fc 	bl	8006e0a <HAL_TIM_Base_Init>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002a18:	f7ff fb42 	bl	80020a0 <Error_Handler>
  }

}
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	20001018 	.word	0x20001018
 8002a24:	40014400 	.word	0x40014400

08002a28 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8002a2c:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a2e:	4a10      	ldr	r2, [pc, #64]	; (8002a70 <MX_TIM17_Init+0x48>)
 8002a30:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 8002a32:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a34:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8002a38:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a3a:	4b0c      	ldr	r3, [pc, #48]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 8002a40:	4b0a      	ldr	r3, [pc, #40]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a42:	2240      	movs	r2, #64	; 0x40
 8002a44:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a46:	4b09      	ldr	r3, [pc, #36]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002a4c:	4b07      	ldr	r3, [pc, #28]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a52:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002a58:	4804      	ldr	r0, [pc, #16]	; (8002a6c <MX_TIM17_Init+0x44>)
 8002a5a:	f004 f9d6 	bl	8006e0a <HAL_TIM_Base_Init>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8002a64:	f7ff fb1c 	bl	80020a0 <Error_Handler>
  }

}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	20000ee8 	.word	0x20000ee8
 8002a70:	40014800 	.word	0x40014800

08002a74 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08a      	sub	sp, #40	; 0x28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7c:	f107 0314 	add.w	r3, r7, #20
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
 8002a8a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a23      	ldr	r2, [pc, #140]	; (8002b20 <HAL_TIM_Encoder_MspInit+0xac>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d13f      	bne.n	8002b16 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a96:	4b23      	ldr	r3, [pc, #140]	; (8002b24 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a9a:	4a22      	ldr	r2, [pc, #136]	; (8002b24 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002a9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002aa0:	6613      	str	r3, [r2, #96]	; 0x60
 8002aa2:	4b20      	ldr	r3, [pc, #128]	; (8002b24 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aae:	4b1d      	ldr	r3, [pc, #116]	; (8002b24 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab2:	4a1c      	ldr	r2, [pc, #112]	; (8002b24 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002ab4:	f043 0304 	orr.w	r3, r3, #4
 8002ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aba:	4b1a      	ldr	r3, [pc, #104]	; (8002b24 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aca:	2302      	movs	r3, #2
 8002acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ada:	f107 0314 	add.w	r3, r7, #20
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4811      	ldr	r0, [pc, #68]	; (8002b28 <HAL_TIM_Encoder_MspInit+0xb4>)
 8002ae2:	f002 fcd3 	bl	800548c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	2018      	movs	r0, #24
 8002aec:	f001 fdb9 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002af0:	2018      	movs	r0, #24
 8002af2:	f001 fdd0 	bl	8004696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2101      	movs	r1, #1
 8002afa:	2019      	movs	r0, #25
 8002afc:	f001 fdb1 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002b00:	2019      	movs	r0, #25
 8002b02:	f001 fdc8 	bl	8004696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2101      	movs	r1, #1
 8002b0a:	201a      	movs	r0, #26
 8002b0c:	f001 fda9 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002b10:	201a      	movs	r0, #26
 8002b12:	f001 fdc0 	bl	8004696 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002b16:	bf00      	nop
 8002b18:	3728      	adds	r7, #40	; 0x28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40012c00 	.word	0x40012c00
 8002b24:	40021000 	.word	0x40021000
 8002b28:	48000800 	.word	0x48000800

08002b2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08e      	sub	sp, #56	; 0x38
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	605a      	str	r2, [r3, #4]
 8002b3e:	609a      	str	r2, [r3, #8]
 8002b40:	60da      	str	r2, [r3, #12]
 8002b42:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b4c:	d131      	bne.n	8002bb2 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b4e:	4b53      	ldr	r3, [pc, #332]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b52:	4a52      	ldr	r2, [pc, #328]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6593      	str	r3, [r2, #88]	; 0x58
 8002b5a:	4b50      	ldr	r3, [pc, #320]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	623b      	str	r3, [r7, #32]
 8002b64:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b66:	4b4d      	ldr	r3, [pc, #308]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6a:	4a4c      	ldr	r2, [pc, #304]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b72:	4b4a      	ldr	r3, [pc, #296]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b82:	2302      	movs	r3, #2
 8002b84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b96:	4619      	mov	r1, r3
 8002b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b9c:	f002 fc76 	bl	800548c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	201c      	movs	r0, #28
 8002ba6:	f001 fd5c 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002baa:	201c      	movs	r0, #28
 8002bac:	f001 fd73 	bl	8004696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8002bb0:	e070      	b.n	8002c94 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a3a      	ldr	r2, [pc, #232]	; (8002ca0 <HAL_TIM_Base_MspInit+0x174>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d10c      	bne.n	8002bd6 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002bbc:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc0:	4a36      	ldr	r2, [pc, #216]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002bc2:	f043 0308 	orr.w	r3, r3, #8
 8002bc6:	6593      	str	r3, [r2, #88]	; 0x58
 8002bc8:	4b34      	ldr	r3, [pc, #208]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bcc:	f003 0308 	and.w	r3, r3, #8
 8002bd0:	61bb      	str	r3, [r7, #24]
 8002bd2:	69bb      	ldr	r3, [r7, #24]
}
 8002bd4:	e05e      	b.n	8002c94 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a32      	ldr	r2, [pc, #200]	; (8002ca4 <HAL_TIM_Base_MspInit+0x178>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d10c      	bne.n	8002bfa <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002be0:	4b2e      	ldr	r3, [pc, #184]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be4:	4a2d      	ldr	r2, [pc, #180]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002be6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bea:	6613      	str	r3, [r2, #96]	; 0x60
 8002bec:	4b2b      	ldr	r3, [pc, #172]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	697b      	ldr	r3, [r7, #20]
}
 8002bf8:	e04c      	b.n	8002c94 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a2a      	ldr	r2, [pc, #168]	; (8002ca8 <HAL_TIM_Base_MspInit+0x17c>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d114      	bne.n	8002c2e <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002c04:	4b25      	ldr	r3, [pc, #148]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c08:	4a24      	ldr	r2, [pc, #144]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c0e:	6613      	str	r3, [r2, #96]	; 0x60
 8002c10:	4b22      	ldr	r3, [pc, #136]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c18:	613b      	str	r3, [r7, #16]
 8002c1a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2100      	movs	r1, #0
 8002c20:	2018      	movs	r0, #24
 8002c22:	f001 fd1e 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002c26:	2018      	movs	r0, #24
 8002c28:	f001 fd35 	bl	8004696 <HAL_NVIC_EnableIRQ>
}
 8002c2c:	e032      	b.n	8002c94 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a1e      	ldr	r2, [pc, #120]	; (8002cac <HAL_TIM_Base_MspInit+0x180>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d114      	bne.n	8002c62 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002c38:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c3c:	4a17      	ldr	r2, [pc, #92]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c42:	6613      	str	r3, [r2, #96]	; 0x60
 8002c44:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8002c50:	2200      	movs	r2, #0
 8002c52:	2101      	movs	r1, #1
 8002c54:	2019      	movs	r0, #25
 8002c56:	f001 fd04 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002c5a:	2019      	movs	r0, #25
 8002c5c:	f001 fd1b 	bl	8004696 <HAL_NVIC_EnableIRQ>
}
 8002c60:	e018      	b.n	8002c94 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a12      	ldr	r2, [pc, #72]	; (8002cb0 <HAL_TIM_Base_MspInit+0x184>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d113      	bne.n	8002c94 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c70:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c76:	6613      	str	r3, [r2, #96]	; 0x60
 8002c78:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <HAL_TIM_Base_MspInit+0x170>)
 8002c7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c80:	60bb      	str	r3, [r7, #8]
 8002c82:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2101      	movs	r1, #1
 8002c88:	201a      	movs	r0, #26
 8002c8a:	f001 fcea 	bl	8004662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002c8e:	201a      	movs	r0, #26
 8002c90:	f001 fd01 	bl	8004696 <HAL_NVIC_EnableIRQ>
}
 8002c94:	bf00      	nop
 8002c96:	3738      	adds	r7, #56	; 0x38
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	40000c00 	.word	0x40000c00
 8002ca4:	40013400 	.word	0x40013400
 8002ca8:	40014000 	.word	0x40014000
 8002cac:	40014400 	.word	0x40014400
 8002cb0:	40014800 	.word	0x40014800

08002cb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cb4:	480d      	ldr	r0, [pc, #52]	; (8002cec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cb6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cb8:	480d      	ldr	r0, [pc, #52]	; (8002cf0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cba:	490e      	ldr	r1, [pc, #56]	; (8002cf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cbc:	4a0e      	ldr	r2, [pc, #56]	; (8002cf8 <LoopForever+0xe>)
  movs r3, #0
 8002cbe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002cc0:	e002      	b.n	8002cc8 <LoopCopyDataInit>

08002cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cc6:	3304      	adds	r3, #4

08002cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ccc:	d3f9      	bcc.n	8002cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cce:	4a0b      	ldr	r2, [pc, #44]	; (8002cfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cd0:	4c0b      	ldr	r4, [pc, #44]	; (8002d00 <LoopForever+0x16>)
  movs r3, #0
 8002cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cd4:	e001      	b.n	8002cda <LoopFillZerobss>

08002cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cd8:	3204      	adds	r2, #4

08002cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cdc:	d3fb      	bcc.n	8002cd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cde:	f7ff fc83 	bl	80025e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ce2:	f006 fac3 	bl	800926c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ce6:	f7ff f8c7 	bl	8001e78 <main>

08002cea <LoopForever>:

LoopForever:
    b LoopForever
 8002cea:	e7fe      	b.n	8002cea <LoopForever>
  ldr   r0, =_estack
 8002cec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002cf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cf4:	20000bc8 	.word	0x20000bc8
  ldr r2, =_sidata
 8002cf8:	0800a7c8 	.word	0x0800a7c8
  ldr r2, =_sbss
 8002cfc:	20000bc8 	.word	0x20000bc8
  ldr r4, =_ebss
 8002d00:	2000106c 	.word	0x2000106c

08002d04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d04:	e7fe      	b.n	8002d04 <ADC1_2_IRQHandler>

08002d06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b082      	sub	sp, #8
 8002d0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d10:	2003      	movs	r0, #3
 8002d12:	f001 fc9b 	bl	800464c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d16:	2000      	movs	r0, #0
 8002d18:	f000 f80e 	bl	8002d38 <HAL_InitTick>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	71fb      	strb	r3, [r7, #7]
 8002d26:	e001      	b.n	8002d2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d28:	f7ff fa8a 	bl	8002240 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d2c:	79fb      	ldrb	r3, [r7, #7]

}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
	...

08002d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002d44:	4b16      	ldr	r3, [pc, #88]	; (8002da0 <HAL_InitTick+0x68>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d022      	beq.n	8002d92 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <HAL_InitTick+0x6c>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4b13      	ldr	r3, [pc, #76]	; (8002da0 <HAL_InitTick+0x68>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d58:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d60:	4618      	mov	r0, r3
 8002d62:	f001 fca6 	bl	80046b2 <HAL_SYSTICK_Config>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10f      	bne.n	8002d8c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b0f      	cmp	r3, #15
 8002d70:	d809      	bhi.n	8002d86 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d72:	2200      	movs	r2, #0
 8002d74:	6879      	ldr	r1, [r7, #4]
 8002d76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d7a:	f001 fc72 	bl	8004662 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d7e:	4a0a      	ldr	r2, [pc, #40]	; (8002da8 <HAL_InitTick+0x70>)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	e007      	b.n	8002d96 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	73fb      	strb	r3, [r7, #15]
 8002d8a:	e004      	b.n	8002d96 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	e001      	b.n	8002d96 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000018 	.word	0x20000018
 8002da4:	20000010 	.word	0x20000010
 8002da8:	20000014 	.word	0x20000014

08002dac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <HAL_IncTick+0x1c>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <HAL_IncTick+0x20>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4413      	add	r3, r2
 8002dba:	4a03      	ldr	r2, [pc, #12]	; (8002dc8 <HAL_IncTick+0x1c>)
 8002dbc:	6013      	str	r3, [r2, #0]
}
 8002dbe:	bf00      	nop
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	20001064 	.word	0x20001064
 8002dcc:	20000018 	.word	0x20000018

08002dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002dd4:	4b03      	ldr	r3, [pc, #12]	; (8002de4 <HAL_GetTick+0x14>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20001064 	.word	0x20001064

08002de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002df0:	f7ff ffee 	bl	8002dd0 <HAL_GetTick>
 8002df4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e00:	d004      	beq.n	8002e0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e02:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <HAL_Delay+0x40>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	4413      	add	r3, r2
 8002e0a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e0c:	bf00      	nop
 8002e0e:	f7ff ffdf 	bl	8002dd0 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d8f7      	bhi.n	8002e0e <HAL_Delay+0x26>
  {
  }
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000018 	.word	0x20000018

08002e2c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	609a      	str	r2, [r3, #8]
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
 8002e5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e94:	b490      	push	{r4, r7}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3360      	adds	r3, #96	; 0x60
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002eb0:	6822      	ldr	r2, [r4, #0]
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <LL_ADC_SetOffset+0x40>)
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ec6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc90      	pop	{r4, r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	03fff000 	.word	0x03fff000

08002ed8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ed8:	b490      	push	{r4, r7}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3360      	adds	r3, #96	; 0x60
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc90      	pop	{r4, r7}
 8002efe:	4770      	bx	lr

08002f00 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f00:	b490      	push	{r4, r7}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3360      	adds	r3, #96	; 0x60
 8002f10:	461a      	mov	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc90      	pop	{r4, r7}
 8002f2e:	4770      	bx	lr

08002f30 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002f30:	b490      	push	{r4, r7}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	3360      	adds	r3, #96	; 0x60
 8002f40:	461a      	mov	r2, r3
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002f56:	bf00      	nop
 8002f58:	3710      	adds	r7, #16
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc90      	pop	{r4, r7}
 8002f5e:	4770      	bx	lr

08002f60 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002f60:	b490      	push	{r4, r7}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	3360      	adds	r3, #96	; 0x60
 8002f70:	461a      	mov	r2, r3
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f86:	bf00      	nop
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc90      	pop	{r4, r7}
 8002f8e:	4770      	bx	lr

08002f90 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	431a      	orrs	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	615a      	str	r2, [r3, #20]
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002fb6:	b490      	push	{r4, r7}
 8002fb8:	b084      	sub	sp, #16
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	60f8      	str	r0, [r7, #12]
 8002fbe:	60b9      	str	r1, [r7, #8]
 8002fc0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	3330      	adds	r3, #48	; 0x30
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	0a1b      	lsrs	r3, r3, #8
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	f003 030c 	and.w	r3, r3, #12
 8002fd2:	4413      	add	r3, r2
 8002fd4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002fd6:	6822      	ldr	r2, [r4, #0]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	f003 031f 	and.w	r3, r3, #31
 8002fde:	211f      	movs	r1, #31
 8002fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	401a      	ands	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	0e9b      	lsrs	r3, r3, #26
 8002fec:	f003 011f 	and.w	r1, r3, #31
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 031f 	and.w	r3, r3, #31
 8002ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002ffe:	bf00      	nop
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bc90      	pop	{r4, r7}
 8003006:	4770      	bx	lr

08003008 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003008:	b490      	push	{r4, r7}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	3314      	adds	r3, #20
 8003018:	461a      	mov	r2, r3
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	0e5b      	lsrs	r3, r3, #25
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	4413      	add	r3, r2
 8003026:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003028:	6822      	ldr	r2, [r4, #0]
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	0d1b      	lsrs	r3, r3, #20
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	2107      	movs	r1, #7
 8003034:	fa01 f303 	lsl.w	r3, r1, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	401a      	ands	r2, r3
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	0d1b      	lsrs	r3, r3, #20
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	fa01 f303 	lsl.w	r3, r1, r3
 800304a:	4313      	orrs	r3, r2
 800304c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bc90      	pop	{r4, r7}
 8003056:	4770      	bx	lr

08003058 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003070:	43db      	mvns	r3, r3
 8003072:	401a      	ands	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0318 	and.w	r3, r3, #24
 800307a:	4908      	ldr	r1, [pc, #32]	; (800309c <LL_ADC_SetChannelSingleDiff+0x44>)
 800307c:	40d9      	lsrs	r1, r3
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	400b      	ands	r3, r1
 8003082:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003086:	431a      	orrs	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800308e:	bf00      	nop
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	0007ffff 	.word	0x0007ffff

080030a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80030b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6093      	str	r3, [r2, #8]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030d8:	d101      	bne.n	80030de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80030da:	2301      	movs	r3, #1
 80030dc:	e000      	b.n	80030e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80030fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003100:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003124:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003128:	d101      	bne.n	800312e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <LL_ADC_IsEnabled+0x18>
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <LL_ADC_IsEnabled+0x1a>
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b04      	cmp	r3, #4
 8003174:	d101      	bne.n	800317a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b08      	cmp	r3, #8
 800319a:	d101      	bne.n	80031a0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
	...

080031b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031b0:	b590      	push	{r4, r7, lr}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80031bc:	2300      	movs	r3, #0
 80031be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e1ad      	b.n	8003526 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d109      	bne.n	80031ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f7fe f853 	bl	8001284 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff ff67 	bl	80030c4 <LL_ADC_IsDeepPowerDownEnabled>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff4d 	bl	80030a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff ff82 	bl	8003114 <LL_ADC_IsInternalRegulatorEnabled>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d113      	bne.n	800323e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff ff66 	bl	80030ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003220:	4b9e      	ldr	r3, [pc, #632]	; (800349c <HAL_ADC_Init+0x2ec>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	099b      	lsrs	r3, r3, #6
 8003226:	4a9e      	ldr	r2, [pc, #632]	; (80034a0 <HAL_ADC_Init+0x2f0>)
 8003228:	fba2 2303 	umull	r2, r3, r2, r3
 800322c:	099b      	lsrs	r3, r3, #6
 800322e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003230:	e002      	b.n	8003238 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	3b01      	subs	r3, #1
 8003236:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f9      	bne.n	8003232 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff ff66 	bl	8003114 <LL_ADC_IsInternalRegulatorEnabled>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10d      	bne.n	800326a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003252:	f043 0210 	orr.w	r2, r3, #16
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800325e:	f043 0201 	orr.w	r2, r3, #1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff ff77 	bl	8003162 <LL_ADC_REG_IsConversionOngoing>
 8003274:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	2b00      	cmp	r3, #0
 8003280:	f040 8148 	bne.w	8003514 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	f040 8144 	bne.w	8003514 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003290:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003294:	f043 0202 	orr.w	r2, r3, #2
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff ff4b 	bl	800313c <LL_ADC_IsEnabled>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d141      	bne.n	8003330 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032b4:	d004      	beq.n	80032c0 <HAL_ADC_Init+0x110>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a7a      	ldr	r2, [pc, #488]	; (80034a4 <HAL_ADC_Init+0x2f4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d10f      	bne.n	80032e0 <HAL_ADC_Init+0x130>
 80032c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80032c4:	f7ff ff3a 	bl	800313c <LL_ADC_IsEnabled>
 80032c8:	4604      	mov	r4, r0
 80032ca:	4876      	ldr	r0, [pc, #472]	; (80034a4 <HAL_ADC_Init+0x2f4>)
 80032cc:	f7ff ff36 	bl	800313c <LL_ADC_IsEnabled>
 80032d0:	4603      	mov	r3, r0
 80032d2:	4323      	orrs	r3, r4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	e012      	b.n	8003306 <HAL_ADC_Init+0x156>
 80032e0:	4871      	ldr	r0, [pc, #452]	; (80034a8 <HAL_ADC_Init+0x2f8>)
 80032e2:	f7ff ff2b 	bl	800313c <LL_ADC_IsEnabled>
 80032e6:	4604      	mov	r4, r0
 80032e8:	4870      	ldr	r0, [pc, #448]	; (80034ac <HAL_ADC_Init+0x2fc>)
 80032ea:	f7ff ff27 	bl	800313c <LL_ADC_IsEnabled>
 80032ee:	4603      	mov	r3, r0
 80032f0:	431c      	orrs	r4, r3
 80032f2:	486f      	ldr	r0, [pc, #444]	; (80034b0 <HAL_ADC_Init+0x300>)
 80032f4:	f7ff ff22 	bl	800313c <LL_ADC_IsEnabled>
 80032f8:	4603      	mov	r3, r0
 80032fa:	4323      	orrs	r3, r4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d012      	beq.n	8003330 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003312:	d004      	beq.n	800331e <HAL_ADC_Init+0x16e>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a62      	ldr	r2, [pc, #392]	; (80034a4 <HAL_ADC_Init+0x2f4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d101      	bne.n	8003322 <HAL_ADC_Init+0x172>
 800331e:	4a65      	ldr	r2, [pc, #404]	; (80034b4 <HAL_ADC_Init+0x304>)
 8003320:	e000      	b.n	8003324 <HAL_ADC_Init+0x174>
 8003322:	4a65      	ldr	r2, [pc, #404]	; (80034b8 <HAL_ADC_Init+0x308>)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	4619      	mov	r1, r3
 800332a:	4610      	mov	r0, r2
 800332c:	f7ff fd7e 	bl	8002e2c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	7f5b      	ldrb	r3, [r3, #29]
 8003334:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800333a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003340:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003346:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800334e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003350:	4313      	orrs	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800335a:	2b01      	cmp	r3, #1
 800335c:	d106      	bne.n	800336c <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003362:	3b01      	subs	r3, #1
 8003364:	045b      	lsls	r3, r3, #17
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d009      	beq.n	8003388 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003380:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4313      	orrs	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	4b4b      	ldr	r3, [pc, #300]	; (80034bc <HAL_ADC_Init+0x30c>)
 8003390:	4013      	ands	r3, r2
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	69b9      	ldr	r1, [r7, #24]
 8003398:	430b      	orrs	r3, r1
 800339a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff fed3 	bl	8003162 <LL_ADC_REG_IsConversionOngoing>
 80033bc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff fee0 	bl	8003188 <LL_ADC_INJ_IsConversionOngoing>
 80033c8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d17f      	bne.n	80034d0 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d17c      	bne.n	80034d0 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80033da:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033e2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033f2:	f023 0302 	bic.w	r3, r3, #2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	69b9      	ldr	r1, [r7, #24]
 80033fc:	430b      	orrs	r3, r1
 80033fe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d017      	beq.n	8003438 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	691a      	ldr	r2, [r3, #16]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003416:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003420:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003424:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6911      	ldr	r1, [r2, #16]
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6812      	ldr	r2, [r2, #0]
 8003430:	430b      	orrs	r3, r1
 8003432:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003436:	e013      	b.n	8003460 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003446:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6812      	ldr	r2, [r2, #0]
 8003454:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003458:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800345c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003466:	2b01      	cmp	r3, #1
 8003468:	d12a      	bne.n	80034c0 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003474:	f023 0304 	bic.w	r3, r3, #4
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003480:	4311      	orrs	r1, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003486:	4311      	orrs	r1, r2
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800348c:	430a      	orrs	r2, r1
 800348e:	431a      	orrs	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0201 	orr.w	r2, r2, #1
 8003498:	611a      	str	r2, [r3, #16]
 800349a:	e019      	b.n	80034d0 <HAL_ADC_Init+0x320>
 800349c:	20000010 	.word	0x20000010
 80034a0:	053e2d63 	.word	0x053e2d63
 80034a4:	50000100 	.word	0x50000100
 80034a8:	50000400 	.word	0x50000400
 80034ac:	50000500 	.word	0x50000500
 80034b0:	50000600 	.word	0x50000600
 80034b4:	50000300 	.word	0x50000300
 80034b8:	50000700 	.word	0x50000700
 80034bc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	691a      	ldr	r2, [r3, #16]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0201 	bic.w	r2, r2, #1
 80034ce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d10c      	bne.n	80034f2 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034de:	f023 010f 	bic.w	r1, r3, #15
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	1e5a      	subs	r2, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	631a      	str	r2, [r3, #48]	; 0x30
 80034f0:	e007      	b.n	8003502 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 020f 	bic.w	r2, r2, #15
 8003500:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003506:	f023 0303 	bic.w	r3, r3, #3
 800350a:	f043 0201 	orr.w	r2, r3, #1
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	65da      	str	r2, [r3, #92]	; 0x5c
 8003512:	e007      	b.n	8003524 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003518:	f043 0210 	orr.w	r2, r3, #16
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003524:	7ffb      	ldrb	r3, [r7, #31]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3724      	adds	r7, #36	; 0x24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd90      	pop	{r4, r7, pc}
 800352e:	bf00      	nop

08003530 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b0a6      	sub	sp, #152	; 0x98
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x22>
 800354e:	2302      	movs	r3, #2
 8003550:	e38e      	b.n	8003c70 <HAL_ADC_ConfigChannel+0x740>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fdff 	bl	8003162 <LL_ADC_REG_IsConversionOngoing>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	f040 836f 	bne.w	8003c4a <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	6859      	ldr	r1, [r3, #4]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	461a      	mov	r2, r3
 800357a:	f7ff fd1c 	bl	8002fb6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff fded 	bl	8003162 <LL_ADC_REG_IsConversionOngoing>
 8003588:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff fdf9 	bl	8003188 <LL_ADC_INJ_IsConversionOngoing>
 8003596:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800359a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f040 817b 	bne.w	800389a <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f040 8176 	bne.w	800389a <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035b6:	d10f      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6818      	ldr	r0, [r3, #0]
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2200      	movs	r2, #0
 80035c2:	4619      	mov	r1, r3
 80035c4:	f7ff fd20 	bl	8003008 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fcdd 	bl	8002f90 <LL_ADC_SetSamplingTimeCommonConfig>
 80035d6:	e00e      	b.n	80035f6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	6819      	ldr	r1, [r3, #0]
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	461a      	mov	r2, r3
 80035e6:	f7ff fd0f 	bl	8003008 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2100      	movs	r1, #0
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff fccd 	bl	8002f90 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	695a      	ldr	r2, [r3, #20]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	08db      	lsrs	r3, r3, #3
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	2b04      	cmp	r3, #4
 8003616:	d022      	beq.n	800365e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6818      	ldr	r0, [r3, #0]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	6919      	ldr	r1, [r3, #16]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003628:	f7ff fc34 	bl	8002e94 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	6919      	ldr	r1, [r3, #16]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	461a      	mov	r2, r3
 800363a:	f7ff fc79 	bl	8002f30 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6818      	ldr	r0, [r3, #0]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	6919      	ldr	r1, [r3, #16]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	7f1b      	ldrb	r3, [r3, #28]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d102      	bne.n	8003654 <HAL_ADC_ConfigChannel+0x124>
 800364e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003652:	e000      	b.n	8003656 <HAL_ADC_ConfigChannel+0x126>
 8003654:	2300      	movs	r3, #0
 8003656:	461a      	mov	r2, r3
 8003658:	f7ff fc82 	bl	8002f60 <LL_ADC_SetOffsetSaturation>
 800365c:	e11d      	b.n	800389a <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2100      	movs	r1, #0
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fc37 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 800366a:	4603      	mov	r3, r0
 800366c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10a      	bne.n	800368a <HAL_ADC_ConfigChannel+0x15a>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2100      	movs	r1, #0
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff fc2c 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003680:	4603      	mov	r3, r0
 8003682:	0e9b      	lsrs	r3, r3, #26
 8003684:	f003 021f 	and.w	r2, r3, #31
 8003688:	e012      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x180>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2100      	movs	r1, #0
 8003690:	4618      	mov	r0, r3
 8003692:	f7ff fc21 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003696:	4603      	mov	r3, r0
 8003698:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80036a0:	fa93 f3a3 	rbit	r3, r3
 80036a4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80036a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80036a8:	fab3 f383 	clz	r3, r3
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	461a      	mov	r2, r3
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d105      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x198>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	0e9b      	lsrs	r3, r3, #26
 80036c2:	f003 031f 	and.w	r3, r3, #31
 80036c6:	e00a      	b.n	80036de <HAL_ADC_ConfigChannel+0x1ae>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80036d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036d8:	fab3 f383 	clz	r3, r3
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	429a      	cmp	r2, r3
 80036e0:	d106      	bne.n	80036f0 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2200      	movs	r2, #0
 80036e8:	2100      	movs	r1, #0
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff fc08 	bl	8002f00 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2101      	movs	r1, #1
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff fbee 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10a      	bne.n	800371c <HAL_ADC_ConfigChannel+0x1ec>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2101      	movs	r1, #1
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff fbe3 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003712:	4603      	mov	r3, r0
 8003714:	0e9b      	lsrs	r3, r3, #26
 8003716:	f003 021f 	and.w	r2, r3, #31
 800371a:	e010      	b.n	800373e <HAL_ADC_ConfigChannel+0x20e>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2101      	movs	r1, #1
 8003722:	4618      	mov	r0, r3
 8003724:	f7ff fbd8 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003728:	4603      	mov	r3, r0
 800372a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800372e:	fa93 f3a3 	rbit	r3, r3
 8003732:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003736:	fab3 f383 	clz	r3, r3
 800373a:	b2db      	uxtb	r3, r3
 800373c:	461a      	mov	r2, r3
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003746:	2b00      	cmp	r3, #0
 8003748:	d105      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x226>
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	0e9b      	lsrs	r3, r3, #26
 8003750:	f003 031f 	and.w	r3, r3, #31
 8003754:	e00a      	b.n	800376c <HAL_ADC_ConfigChannel+0x23c>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800375c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800375e:	fa93 f3a3 	rbit	r3, r3
 8003762:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003764:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003766:	fab3 f383 	clz	r3, r3
 800376a:	b2db      	uxtb	r3, r3
 800376c:	429a      	cmp	r2, r3
 800376e:	d106      	bne.n	800377e <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2200      	movs	r2, #0
 8003776:	2101      	movs	r1, #1
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff fbc1 	bl	8002f00 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2102      	movs	r1, #2
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff fba7 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 800378a:	4603      	mov	r3, r0
 800378c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10a      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x27a>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2102      	movs	r1, #2
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff fb9c 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 80037a0:	4603      	mov	r3, r0
 80037a2:	0e9b      	lsrs	r3, r3, #26
 80037a4:	f003 021f 	and.w	r2, r3, #31
 80037a8:	e010      	b.n	80037cc <HAL_ADC_ConfigChannel+0x29c>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2102      	movs	r1, #2
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fb91 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 80037b6:	4603      	mov	r3, r0
 80037b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037bc:	fa93 f3a3 	rbit	r3, r3
 80037c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 80037c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037c4:	fab3 f383 	clz	r3, r3
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d105      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x2b4>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	0e9b      	lsrs	r3, r3, #26
 80037de:	f003 031f 	and.w	r3, r3, #31
 80037e2:	e00a      	b.n	80037fa <HAL_ADC_ConfigChannel+0x2ca>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80037f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037f4:	fab3 f383 	clz	r3, r3
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d106      	bne.n	800380c <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2200      	movs	r2, #0
 8003804:	2102      	movs	r1, #2
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff fb7a 	bl	8002f00 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2103      	movs	r1, #3
 8003812:	4618      	mov	r0, r3
 8003814:	f7ff fb60 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003818:	4603      	mov	r3, r0
 800381a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10a      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x308>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2103      	movs	r1, #3
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff fb55 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 800382e:	4603      	mov	r3, r0
 8003830:	0e9b      	lsrs	r3, r3, #26
 8003832:	f003 021f 	and.w	r2, r3, #31
 8003836:	e010      	b.n	800385a <HAL_ADC_ConfigChannel+0x32a>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2103      	movs	r1, #3
 800383e:	4618      	mov	r0, r3
 8003840:	f7ff fb4a 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003844:	4603      	mov	r3, r0
 8003846:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003848:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800384a:	fa93 f3a3 	rbit	r3, r3
 800384e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003852:	fab3 f383 	clz	r3, r3
 8003856:	b2db      	uxtb	r3, r3
 8003858:	461a      	mov	r2, r3
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003862:	2b00      	cmp	r3, #0
 8003864:	d105      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x342>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	0e9b      	lsrs	r3, r3, #26
 800386c:	f003 031f 	and.w	r3, r3, #31
 8003870:	e00a      	b.n	8003888 <HAL_ADC_ConfigChannel+0x358>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800387a:	fa93 f3a3 	rbit	r3, r3
 800387e:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003882:	fab3 f383 	clz	r3, r3
 8003886:	b2db      	uxtb	r3, r3
 8003888:	429a      	cmp	r2, r3
 800388a:	d106      	bne.n	800389a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	2103      	movs	r1, #3
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff fb33 	bl	8002f00 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fc4c 	bl	800313c <LL_ADC_IsEnabled>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f040 810c 	bne.w	8003ac4 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	6819      	ldr	r1, [r3, #0]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	461a      	mov	r2, r3
 80038ba:	f7ff fbcd 	bl	8003058 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	4aaf      	ldr	r2, [pc, #700]	; (8003b80 <HAL_ADC_ConfigChannel+0x650>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	f040 80fd 	bne.w	8003ac4 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10b      	bne.n	80038f2 <HAL_ADC_ConfigChannel+0x3c2>
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	0e9b      	lsrs	r3, r3, #26
 80038e0:	3301      	adds	r3, #1
 80038e2:	f003 031f 	and.w	r3, r3, #31
 80038e6:	2b09      	cmp	r3, #9
 80038e8:	bf94      	ite	ls
 80038ea:	2301      	movls	r3, #1
 80038ec:	2300      	movhi	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	e012      	b.n	8003918 <HAL_ADC_ConfigChannel+0x3e8>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038fa:	fa93 f3a3 	rbit	r3, r3
 80038fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003900:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003902:	fab3 f383 	clz	r3, r3
 8003906:	b2db      	uxtb	r3, r3
 8003908:	3301      	adds	r3, #1
 800390a:	f003 031f 	and.w	r3, r3, #31
 800390e:	2b09      	cmp	r3, #9
 8003910:	bf94      	ite	ls
 8003912:	2301      	movls	r3, #1
 8003914:	2300      	movhi	r3, #0
 8003916:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003918:	2b00      	cmp	r3, #0
 800391a:	d064      	beq.n	80039e6 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003924:	2b00      	cmp	r3, #0
 8003926:	d107      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x408>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	0e9b      	lsrs	r3, r3, #26
 800392e:	3301      	adds	r3, #1
 8003930:	069b      	lsls	r3, r3, #26
 8003932:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003936:	e00e      	b.n	8003956 <HAL_ADC_ConfigChannel+0x426>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003940:	fa93 f3a3 	rbit	r3, r3
 8003944:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003948:	fab3 f383 	clz	r3, r3
 800394c:	b2db      	uxtb	r3, r3
 800394e:	3301      	adds	r3, #1
 8003950:	069b      	lsls	r3, r3, #26
 8003952:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800395e:	2b00      	cmp	r3, #0
 8003960:	d109      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x446>
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	0e9b      	lsrs	r3, r3, #26
 8003968:	3301      	adds	r3, #1
 800396a:	f003 031f 	and.w	r3, r3, #31
 800396e:	2101      	movs	r1, #1
 8003970:	fa01 f303 	lsl.w	r3, r1, r3
 8003974:	e010      	b.n	8003998 <HAL_ADC_ConfigChannel+0x468>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397e:	fa93 f3a3 	rbit	r3, r3
 8003982:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003986:	fab3 f383 	clz	r3, r3
 800398a:	b2db      	uxtb	r3, r3
 800398c:	3301      	adds	r3, #1
 800398e:	f003 031f 	and.w	r3, r3, #31
 8003992:	2101      	movs	r1, #1
 8003994:	fa01 f303 	lsl.w	r3, r1, r3
 8003998:	ea42 0103 	orr.w	r1, r2, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10a      	bne.n	80039be <HAL_ADC_ConfigChannel+0x48e>
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	0e9b      	lsrs	r3, r3, #26
 80039ae:	3301      	adds	r3, #1
 80039b0:	f003 021f 	and.w	r2, r3, #31
 80039b4:	4613      	mov	r3, r2
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	4413      	add	r3, r2
 80039ba:	051b      	lsls	r3, r3, #20
 80039bc:	e011      	b.n	80039e2 <HAL_ADC_ConfigChannel+0x4b2>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c6:	fa93 f3a3 	rbit	r3, r3
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80039cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ce:	fab3 f383 	clz	r3, r3
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	3301      	adds	r3, #1
 80039d6:	f003 021f 	and.w	r2, r3, #31
 80039da:	4613      	mov	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	4413      	add	r3, r2
 80039e0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039e2:	430b      	orrs	r3, r1
 80039e4:	e069      	b.n	8003aba <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d107      	bne.n	8003a02 <HAL_ADC_ConfigChannel+0x4d2>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	0e9b      	lsrs	r3, r3, #26
 80039f8:	3301      	adds	r3, #1
 80039fa:	069b      	lsls	r3, r3, #26
 80039fc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a00:	e00e      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x4f0>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	fa93 f3a3 	rbit	r3, r3
 8003a0e:	61fb      	str	r3, [r7, #28]
  return result;
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	fab3 f383 	clz	r3, r3
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	3301      	adds	r3, #1
 8003a1a:	069b      	lsls	r3, r3, #26
 8003a1c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d109      	bne.n	8003a40 <HAL_ADC_ConfigChannel+0x510>
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	0e9b      	lsrs	r3, r3, #26
 8003a32:	3301      	adds	r3, #1
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	2101      	movs	r1, #1
 8003a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3e:	e010      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x532>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	fa93 f3a3 	rbit	r3, r3
 8003a4c:	617b      	str	r3, [r7, #20]
  return result;
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	fab3 f383 	clz	r3, r3
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	3301      	adds	r3, #1
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a62:	ea42 0103 	orr.w	r1, r2, r3
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10d      	bne.n	8003a8e <HAL_ADC_ConfigChannel+0x55e>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	0e9b      	lsrs	r3, r3, #26
 8003a78:	3301      	adds	r3, #1
 8003a7a:	f003 021f 	and.w	r2, r3, #31
 8003a7e:	4613      	mov	r3, r2
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	4413      	add	r3, r2
 8003a84:	3b1e      	subs	r3, #30
 8003a86:	051b      	lsls	r3, r3, #20
 8003a88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a8c:	e014      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0x588>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	fa93 f3a3 	rbit	r3, r3
 8003a9a:	60fb      	str	r3, [r7, #12]
  return result;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	fab3 f383 	clz	r3, r3
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	f003 021f 	and.w	r2, r3, #31
 8003aaa:	4613      	mov	r3, r2
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	4413      	add	r3, r2
 8003ab0:	3b1e      	subs	r3, #30
 8003ab2:	051b      	lsls	r3, r3, #20
 8003ab4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	6892      	ldr	r2, [r2, #8]
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f7ff faa2 	bl	8003008 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	4b2e      	ldr	r3, [pc, #184]	; (8003b84 <HAL_ADC_ConfigChannel+0x654>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 80c9 	beq.w	8003c64 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ada:	d004      	beq.n	8003ae6 <HAL_ADC_ConfigChannel+0x5b6>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a29      	ldr	r2, [pc, #164]	; (8003b88 <HAL_ADC_ConfigChannel+0x658>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d101      	bne.n	8003aea <HAL_ADC_ConfigChannel+0x5ba>
 8003ae6:	4b29      	ldr	r3, [pc, #164]	; (8003b8c <HAL_ADC_ConfigChannel+0x65c>)
 8003ae8:	e000      	b.n	8003aec <HAL_ADC_ConfigChannel+0x5bc>
 8003aea:	4b29      	ldr	r3, [pc, #164]	; (8003b90 <HAL_ADC_ConfigChannel+0x660>)
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff f9c3 	bl	8002e78 <LL_ADC_GetCommonPathInternalCh>
 8003af2:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a26      	ldr	r2, [pc, #152]	; (8003b94 <HAL_ADC_ConfigChannel+0x664>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d004      	beq.n	8003b0a <HAL_ADC_ConfigChannel+0x5da>
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a24      	ldr	r2, [pc, #144]	; (8003b98 <HAL_ADC_ConfigChannel+0x668>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d14e      	bne.n	8003ba8 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d148      	bne.n	8003ba8 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b1e:	d005      	beq.n	8003b2c <HAL_ADC_ConfigChannel+0x5fc>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a1d      	ldr	r2, [pc, #116]	; (8003b9c <HAL_ADC_ConfigChannel+0x66c>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	f040 8099 	bne.w	8003c5e <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b34:	d004      	beq.n	8003b40 <HAL_ADC_ConfigChannel+0x610>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a13      	ldr	r2, [pc, #76]	; (8003b88 <HAL_ADC_ConfigChannel+0x658>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d101      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x614>
 8003b40:	4a12      	ldr	r2, [pc, #72]	; (8003b8c <HAL_ADC_ConfigChannel+0x65c>)
 8003b42:	e000      	b.n	8003b46 <HAL_ADC_ConfigChannel+0x616>
 8003b44:	4a12      	ldr	r2, [pc, #72]	; (8003b90 <HAL_ADC_ConfigChannel+0x660>)
 8003b46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4610      	mov	r0, r2
 8003b52:	f7ff f97e 	bl	8002e52 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003b56:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <HAL_ADC_ConfigChannel+0x670>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	099b      	lsrs	r3, r3, #6
 8003b5c:	4a11      	ldr	r2, [pc, #68]	; (8003ba4 <HAL_ADC_ConfigChannel+0x674>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	099a      	lsrs	r2, r3, #6
 8003b64:	4613      	mov	r3, r2
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003b6e:	e002      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	3b01      	subs	r3, #1
 8003b74:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1f9      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b7c:	e06f      	b.n	8003c5e <HAL_ADC_ConfigChannel+0x72e>
 8003b7e:	bf00      	nop
 8003b80:	407f0000 	.word	0x407f0000
 8003b84:	80080000 	.word	0x80080000
 8003b88:	50000100 	.word	0x50000100
 8003b8c:	50000300 	.word	0x50000300
 8003b90:	50000700 	.word	0x50000700
 8003b94:	c3210000 	.word	0xc3210000
 8003b98:	90c00010 	.word	0x90c00010
 8003b9c:	50000600 	.word	0x50000600
 8003ba0:	20000010 	.word	0x20000010
 8003ba4:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a32      	ldr	r2, [pc, #200]	; (8003c78 <HAL_ADC_ConfigChannel+0x748>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d125      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x6ce>
 8003bb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003bb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d11f      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a2e      	ldr	r2, [pc, #184]	; (8003c7c <HAL_ADC_ConfigChannel+0x74c>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d104      	bne.n	8003bd2 <HAL_ADC_ConfigChannel+0x6a2>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a2c      	ldr	r2, [pc, #176]	; (8003c80 <HAL_ADC_ConfigChannel+0x750>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d047      	beq.n	8003c62 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003bda:	d004      	beq.n	8003be6 <HAL_ADC_ConfigChannel+0x6b6>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a26      	ldr	r2, [pc, #152]	; (8003c7c <HAL_ADC_ConfigChannel+0x74c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d101      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x6ba>
 8003be6:	4a27      	ldr	r2, [pc, #156]	; (8003c84 <HAL_ADC_ConfigChannel+0x754>)
 8003be8:	e000      	b.n	8003bec <HAL_ADC_ConfigChannel+0x6bc>
 8003bea:	4a27      	ldr	r2, [pc, #156]	; (8003c88 <HAL_ADC_ConfigChannel+0x758>)
 8003bec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003bf0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4610      	mov	r0, r2
 8003bf8:	f7ff f92b 	bl	8002e52 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bfc:	e031      	b.n	8003c62 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a22      	ldr	r2, [pc, #136]	; (8003c8c <HAL_ADC_ConfigChannel+0x75c>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d12d      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d127      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a18      	ldr	r2, [pc, #96]	; (8003c7c <HAL_ADC_ConfigChannel+0x74c>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d022      	beq.n	8003c64 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c26:	d004      	beq.n	8003c32 <HAL_ADC_ConfigChannel+0x702>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a13      	ldr	r2, [pc, #76]	; (8003c7c <HAL_ADC_ConfigChannel+0x74c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d101      	bne.n	8003c36 <HAL_ADC_ConfigChannel+0x706>
 8003c32:	4a14      	ldr	r2, [pc, #80]	; (8003c84 <HAL_ADC_ConfigChannel+0x754>)
 8003c34:	e000      	b.n	8003c38 <HAL_ADC_ConfigChannel+0x708>
 8003c36:	4a14      	ldr	r2, [pc, #80]	; (8003c88 <HAL_ADC_ConfigChannel+0x758>)
 8003c38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c40:	4619      	mov	r1, r3
 8003c42:	4610      	mov	r0, r2
 8003c44:	f7ff f905 	bl	8002e52 <LL_ADC_SetCommonPathInternalCh>
 8003c48:	e00c      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c4e:	f043 0220 	orr.w	r2, r3, #32
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003c5c:	e002      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c5e:	bf00      	nop
 8003c60:	e000      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c62:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c6c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3798      	adds	r7, #152	; 0x98
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	c7520000 	.word	0xc7520000
 8003c7c:	50000100 	.word	0x50000100
 8003c80:	50000500 	.word	0x50000500
 8003c84:	50000300 	.word	0x50000300
 8003c88:	50000700 	.word	0x50000700
 8003c8c:	cb840000 	.word	0xcb840000

08003c90 <LL_ADC_IsEnabled>:
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <LL_ADC_IsEnabled+0x18>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e000      	b.n	8003caa <LL_ADC_IsEnabled+0x1a>
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <LL_ADC_REG_IsConversionOngoing>:
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d101      	bne.n	8003cce <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003cdc:	b590      	push	{r4, r7, lr}
 8003cde:	b0a1      	sub	sp, #132	; 0x84
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d101      	bne.n	8003cfa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	e0e3      	b.n	8003ec2 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d0a:	d102      	bne.n	8003d12 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003d0c:	4b6f      	ldr	r3, [pc, #444]	; (8003ecc <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	e009      	b.n	8003d26 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a6e      	ldr	r2, [pc, #440]	; (8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d102      	bne.n	8003d22 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8003d1c:	4b6d      	ldr	r3, [pc, #436]	; (8003ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d1e:	60bb      	str	r3, [r7, #8]
 8003d20:	e001      	b.n	8003d26 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8003d22:	2300      	movs	r3, #0
 8003d24:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10b      	bne.n	8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d30:	f043 0220 	orr.w	r2, r3, #32
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0be      	b.n	8003ec2 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff ffb5 	bl	8003cb6 <LL_ADC_REG_IsConversionOngoing>
 8003d4c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff ffaf 	bl	8003cb6 <LL_ADC_REG_IsConversionOngoing>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f040 80a0 	bne.w	8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003d60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f040 809c 	bne.w	8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d70:	d004      	beq.n	8003d7c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a55      	ldr	r2, [pc, #340]	; (8003ecc <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d101      	bne.n	8003d80 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8003d7c:	4b56      	ldr	r3, [pc, #344]	; (8003ed8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003d7e:	e000      	b.n	8003d82 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8003d80:	4b56      	ldr	r3, [pc, #344]	; (8003edc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003d82:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d04b      	beq.n	8003e24 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003d8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d9e:	035b      	lsls	r3, r3, #13
 8003da0:	430b      	orrs	r3, r1
 8003da2:	431a      	orrs	r2, r3
 8003da4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003da6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003db0:	d004      	beq.n	8003dbc <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a45      	ldr	r2, [pc, #276]	; (8003ecc <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d10f      	bne.n	8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003dbc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003dc0:	f7ff ff66 	bl	8003c90 <LL_ADC_IsEnabled>
 8003dc4:	4604      	mov	r4, r0
 8003dc6:	4841      	ldr	r0, [pc, #260]	; (8003ecc <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8003dc8:	f7ff ff62 	bl	8003c90 <LL_ADC_IsEnabled>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	4323      	orrs	r3, r4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	bf0c      	ite	eq
 8003dd4:	2301      	moveq	r3, #1
 8003dd6:	2300      	movne	r3, #0
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	e012      	b.n	8003e02 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8003ddc:	483c      	ldr	r0, [pc, #240]	; (8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8003dde:	f7ff ff57 	bl	8003c90 <LL_ADC_IsEnabled>
 8003de2:	4604      	mov	r4, r0
 8003de4:	483b      	ldr	r0, [pc, #236]	; (8003ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003de6:	f7ff ff53 	bl	8003c90 <LL_ADC_IsEnabled>
 8003dea:	4603      	mov	r3, r0
 8003dec:	431c      	orrs	r4, r3
 8003dee:	483c      	ldr	r0, [pc, #240]	; (8003ee0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003df0:	f7ff ff4e 	bl	8003c90 <LL_ADC_IsEnabled>
 8003df4:	4603      	mov	r3, r0
 8003df6:	4323      	orrs	r3, r4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	bf0c      	ite	eq
 8003dfc:	2301      	moveq	r3, #1
 8003dfe:	2300      	movne	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d056      	beq.n	8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003e06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003e0e:	f023 030f 	bic.w	r3, r3, #15
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	6811      	ldr	r1, [r2, #0]
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	6892      	ldr	r2, [r2, #8]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e20:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e22:	e047      	b.n	8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003e24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e2e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e38:	d004      	beq.n	8003e44 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a23      	ldr	r2, [pc, #140]	; (8003ecc <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d10f      	bne.n	8003e64 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003e44:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003e48:	f7ff ff22 	bl	8003c90 <LL_ADC_IsEnabled>
 8003e4c:	4604      	mov	r4, r0
 8003e4e:	481f      	ldr	r0, [pc, #124]	; (8003ecc <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8003e50:	f7ff ff1e 	bl	8003c90 <LL_ADC_IsEnabled>
 8003e54:	4603      	mov	r3, r0
 8003e56:	4323      	orrs	r3, r4
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	bf0c      	ite	eq
 8003e5c:	2301      	moveq	r3, #1
 8003e5e:	2300      	movne	r3, #0
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	e012      	b.n	8003e8a <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8003e64:	481a      	ldr	r0, [pc, #104]	; (8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8003e66:	f7ff ff13 	bl	8003c90 <LL_ADC_IsEnabled>
 8003e6a:	4604      	mov	r4, r0
 8003e6c:	4819      	ldr	r0, [pc, #100]	; (8003ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e6e:	f7ff ff0f 	bl	8003c90 <LL_ADC_IsEnabled>
 8003e72:	4603      	mov	r3, r0
 8003e74:	431c      	orrs	r4, r3
 8003e76:	481a      	ldr	r0, [pc, #104]	; (8003ee0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003e78:	f7ff ff0a 	bl	8003c90 <LL_ADC_IsEnabled>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	4323      	orrs	r3, r4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	bf0c      	ite	eq
 8003e84:	2301      	moveq	r3, #1
 8003e86:	2300      	movne	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d012      	beq.n	8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003e96:	f023 030f 	bic.w	r3, r3, #15
 8003e9a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003e9c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e9e:	e009      	b.n	8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea4:	f043 0220 	orr.w	r2, r3, #32
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003eb2:	e000      	b.n	8003eb6 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003eb4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003ebe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3784      	adds	r7, #132	; 0x84
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd90      	pop	{r4, r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	50000100 	.word	0x50000100
 8003ed0:	50000400 	.word	0x50000400
 8003ed4:	50000500 	.word	0x50000500
 8003ed8:	50000300 	.word	0x50000300
 8003edc:	50000700 	.word	0x50000700
 8003ee0:	50000600 	.word	0x50000600

08003ee4 <LL_EXTI_EnableIT_0_31>:
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003eec:	4b05      	ldr	r3, [pc, #20]	; (8003f04 <LL_EXTI_EnableIT_0_31+0x20>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4904      	ldr	r1, [pc, #16]	; (8003f04 <LL_EXTI_EnableIT_0_31+0x20>)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	600b      	str	r3, [r1, #0]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	40010400 	.word	0x40010400

08003f08 <LL_EXTI_EnableIT_32_63>:
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003f10:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <LL_EXTI_EnableIT_32_63+0x20>)
 8003f12:	6a1a      	ldr	r2, [r3, #32]
 8003f14:	4904      	ldr	r1, [pc, #16]	; (8003f28 <LL_EXTI_EnableIT_32_63+0x20>)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	620b      	str	r3, [r1, #32]
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	40010400 	.word	0x40010400

08003f2c <LL_EXTI_DisableIT_0_31>:
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003f34:	4b06      	ldr	r3, [pc, #24]	; (8003f50 <LL_EXTI_DisableIT_0_31+0x24>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	4904      	ldr	r1, [pc, #16]	; (8003f50 <LL_EXTI_DisableIT_0_31+0x24>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40010400 	.word	0x40010400

08003f54 <LL_EXTI_DisableIT_32_63>:
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003f5c:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <LL_EXTI_DisableIT_32_63+0x24>)
 8003f5e:	6a1a      	ldr	r2, [r3, #32]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	43db      	mvns	r3, r3
 8003f64:	4904      	ldr	r1, [pc, #16]	; (8003f78 <LL_EXTI_DisableIT_32_63+0x24>)
 8003f66:	4013      	ands	r3, r2
 8003f68:	620b      	str	r3, [r1, #32]
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	40010400 	.word	0x40010400

08003f7c <LL_EXTI_EnableEvent_0_31>:
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003f84:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	4904      	ldr	r1, [pc, #16]	; (8003f9c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	604b      	str	r3, [r1, #4]
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	40010400 	.word	0x40010400

08003fa0 <LL_EXTI_EnableEvent_32_63>:
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003fa8:	4b05      	ldr	r3, [pc, #20]	; (8003fc0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003faa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fac:	4904      	ldr	r1, [pc, #16]	; (8003fc0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	40010400 	.word	0x40010400

08003fc4 <LL_EXTI_DisableEvent_0_31>:
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003fcc:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	43db      	mvns	r3, r3
 8003fd4:	4904      	ldr	r1, [pc, #16]	; (8003fe8 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	604b      	str	r3, [r1, #4]
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40010400 	.word	0x40010400

08003fec <LL_EXTI_DisableEvent_32_63>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003ff4:	4b06      	ldr	r3, [pc, #24]	; (8004010 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003ff6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	4904      	ldr	r1, [pc, #16]	; (8004010 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003ffe:	4013      	ands	r3, r2
 8004000:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40010400 	.word	0x40010400

08004014 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800401c:	4b05      	ldr	r3, [pc, #20]	; (8004034 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	4904      	ldr	r1, [pc, #16]	; (8004034 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4313      	orrs	r3, r2
 8004026:	608b      	str	r3, [r1, #8]
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	40010400 	.word	0x40010400

08004038 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004040:	4b05      	ldr	r3, [pc, #20]	; (8004058 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004042:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004044:	4904      	ldr	r1, [pc, #16]	; (8004058 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4313      	orrs	r3, r2
 800404a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	40010400 	.word	0x40010400

0800405c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004064:	4b06      	ldr	r3, [pc, #24]	; (8004080 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	43db      	mvns	r3, r3
 800406c:	4904      	ldr	r1, [pc, #16]	; (8004080 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800406e:	4013      	ands	r3, r2
 8004070:	608b      	str	r3, [r1, #8]
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	40010400 	.word	0x40010400

08004084 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800408c:	4b06      	ldr	r3, [pc, #24]	; (80040a8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800408e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	43db      	mvns	r3, r3
 8004094:	4904      	ldr	r1, [pc, #16]	; (80040a8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004096:	4013      	ands	r3, r2
 8004098:	628b      	str	r3, [r1, #40]	; 0x28
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40010400 	.word	0x40010400

080040ac <LL_EXTI_EnableFallingTrig_0_31>:
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80040b4:	4b05      	ldr	r3, [pc, #20]	; (80040cc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80040b6:	68da      	ldr	r2, [r3, #12]
 80040b8:	4904      	ldr	r1, [pc, #16]	; (80040cc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60cb      	str	r3, [r1, #12]
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	40010400 	.word	0x40010400

080040d0 <LL_EXTI_EnableFallingTrig_32_63>:
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80040d8:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80040da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040dc:	4904      	ldr	r1, [pc, #16]	; (80040f0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	40010400 	.word	0x40010400

080040f4 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80040fc:	4b06      	ldr	r3, [pc, #24]	; (8004118 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80040fe:	68da      	ldr	r2, [r3, #12]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	43db      	mvns	r3, r3
 8004104:	4904      	ldr	r1, [pc, #16]	; (8004118 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004106:	4013      	ands	r3, r2
 8004108:	60cb      	str	r3, [r1, #12]
}
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	40010400 	.word	0x40010400

0800411c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8004124:	4b06      	ldr	r3, [pc, #24]	; (8004140 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8004126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	43db      	mvns	r3, r3
 800412c:	4904      	ldr	r1, [pc, #16]	; (8004140 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800412e:	4013      	ands	r3, r2
 8004130:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	40010400 	.word	0x40010400

08004144 <LL_EXTI_ClearFlag_0_31>:
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800414c:	4a04      	ldr	r2, [pc, #16]	; (8004160 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6153      	str	r3, [r2, #20]
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	40010400 	.word	0x40010400

08004164 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800416c:	4a04      	ldr	r2, [pc, #16]	; (8004180 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6353      	str	r3, [r2, #52]	; 0x34
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	40010400 	.word	0x40010400

08004184 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800418c:	2300      	movs	r3, #0
 800418e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d102      	bne.n	80041a0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	77fb      	strb	r3, [r7, #31]
 800419e:	e180      	b.n	80044a2 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80041aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041ae:	d102      	bne.n	80041b6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	77fb      	strb	r3, [r7, #31]
 80041b4:	e175      	b.n	80044a2 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	7f5b      	ldrb	r3, [r3, #29]
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d108      	bne.n	80041d2 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7fd f8ed 	bl	80013ac <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041dc:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 80041f8:	4313      	orrs	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	4b98      	ldr	r3, [pc, #608]	; (8004464 <HAL_COMP_Init+0x2e0>)
 8004204:	4013      	ands	r3, r2
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6812      	ldr	r2, [r2, #0]
 800420a:	6979      	ldr	r1, [r7, #20]
 800420c:	430b      	orrs	r3, r1
 800420e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d015      	beq.n	800424a <HAL_COMP_Init+0xc6>
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d112      	bne.n	800424a <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004224:	4b90      	ldr	r3, [pc, #576]	; (8004468 <HAL_COMP_Init+0x2e4>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	099b      	lsrs	r3, r3, #6
 800422a:	4a90      	ldr	r2, [pc, #576]	; (800446c <HAL_COMP_Init+0x2e8>)
 800422c:	fba2 2303 	umull	r2, r3, r2, r3
 8004230:	099a      	lsrs	r2, r3, #6
 8004232:	4613      	mov	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4413      	add	r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800423c:	e002      	b.n	8004244 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	3b01      	subs	r3, #1
 8004242:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f9      	bne.n	800423e <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a88      	ldr	r2, [pc, #544]	; (8004470 <HAL_COMP_Init+0x2ec>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d028      	beq.n	80042a6 <HAL_COMP_Init+0x122>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a86      	ldr	r2, [pc, #536]	; (8004474 <HAL_COMP_Init+0x2f0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d020      	beq.n	80042a0 <HAL_COMP_Init+0x11c>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a85      	ldr	r2, [pc, #532]	; (8004478 <HAL_COMP_Init+0x2f4>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d018      	beq.n	800429a <HAL_COMP_Init+0x116>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a83      	ldr	r2, [pc, #524]	; (800447c <HAL_COMP_Init+0x2f8>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d010      	beq.n	8004294 <HAL_COMP_Init+0x110>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a82      	ldr	r2, [pc, #520]	; (8004480 <HAL_COMP_Init+0x2fc>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d008      	beq.n	800428e <HAL_COMP_Init+0x10a>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a80      	ldr	r2, [pc, #512]	; (8004484 <HAL_COMP_Init+0x300>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d101      	bne.n	800428a <HAL_COMP_Init+0x106>
 8004286:	2301      	movs	r3, #1
 8004288:	e00f      	b.n	80042aa <HAL_COMP_Init+0x126>
 800428a:	2302      	movs	r3, #2
 800428c:	e00d      	b.n	80042aa <HAL_COMP_Init+0x126>
 800428e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004292:	e00a      	b.n	80042aa <HAL_COMP_Init+0x126>
 8004294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004298:	e007      	b.n	80042aa <HAL_COMP_Init+0x126>
 800429a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800429e:	e004      	b.n	80042aa <HAL_COMP_Init+0x126>
 80042a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042a4:	e001      	b.n	80042aa <HAL_COMP_Init+0x126>
 80042a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80042aa:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	f003 0303 	and.w	r3, r3, #3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 80b6 	beq.w	8004426 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	f003 0310 	and.w	r3, r3, #16
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d011      	beq.n	80042ea <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a6e      	ldr	r2, [pc, #440]	; (8004484 <HAL_COMP_Init+0x300>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d004      	beq.n	80042da <HAL_COMP_Init+0x156>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a6c      	ldr	r2, [pc, #432]	; (8004488 <HAL_COMP_Init+0x304>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d103      	bne.n	80042e2 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80042da:	6938      	ldr	r0, [r7, #16]
 80042dc:	f7ff feac 	bl	8004038 <LL_EXTI_EnableRisingTrig_32_63>
 80042e0:	e014      	b.n	800430c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80042e2:	6938      	ldr	r0, [r7, #16]
 80042e4:	f7ff fe96 	bl	8004014 <LL_EXTI_EnableRisingTrig_0_31>
 80042e8:	e010      	b.n	800430c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a65      	ldr	r2, [pc, #404]	; (8004484 <HAL_COMP_Init+0x300>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d004      	beq.n	80042fe <HAL_COMP_Init+0x17a>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a63      	ldr	r2, [pc, #396]	; (8004488 <HAL_COMP_Init+0x304>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d103      	bne.n	8004306 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 80042fe:	6938      	ldr	r0, [r7, #16]
 8004300:	f7ff fec0 	bl	8004084 <LL_EXTI_DisableRisingTrig_32_63>
 8004304:	e002      	b.n	800430c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004306:	6938      	ldr	r0, [r7, #16]
 8004308:	f7ff fea8 	bl	800405c <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	f003 0320 	and.w	r3, r3, #32
 8004314:	2b00      	cmp	r3, #0
 8004316:	d011      	beq.n	800433c <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a59      	ldr	r2, [pc, #356]	; (8004484 <HAL_COMP_Init+0x300>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d004      	beq.n	800432c <HAL_COMP_Init+0x1a8>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a58      	ldr	r2, [pc, #352]	; (8004488 <HAL_COMP_Init+0x304>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d103      	bne.n	8004334 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800432c:	6938      	ldr	r0, [r7, #16]
 800432e:	f7ff fecf 	bl	80040d0 <LL_EXTI_EnableFallingTrig_32_63>
 8004332:	e014      	b.n	800435e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8004334:	6938      	ldr	r0, [r7, #16]
 8004336:	f7ff feb9 	bl	80040ac <LL_EXTI_EnableFallingTrig_0_31>
 800433a:	e010      	b.n	800435e <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a50      	ldr	r2, [pc, #320]	; (8004484 <HAL_COMP_Init+0x300>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d004      	beq.n	8004350 <HAL_COMP_Init+0x1cc>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a4f      	ldr	r2, [pc, #316]	; (8004488 <HAL_COMP_Init+0x304>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d103      	bne.n	8004358 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8004350:	6938      	ldr	r0, [r7, #16]
 8004352:	f7ff fee3 	bl	800411c <LL_EXTI_DisableFallingTrig_32_63>
 8004356:	e002      	b.n	800435e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8004358:	6938      	ldr	r0, [r7, #16]
 800435a:	f7ff fecb 	bl	80040f4 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a48      	ldr	r2, [pc, #288]	; (8004484 <HAL_COMP_Init+0x300>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d004      	beq.n	8004372 <HAL_COMP_Init+0x1ee>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a46      	ldr	r2, [pc, #280]	; (8004488 <HAL_COMP_Init+0x304>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d103      	bne.n	800437a <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8004372:	6938      	ldr	r0, [r7, #16]
 8004374:	f7ff fef6 	bl	8004164 <LL_EXTI_ClearFlag_32_63>
 8004378:	e002      	b.n	8004380 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800437a:	6938      	ldr	r0, [r7, #16]
 800437c:	f7ff fee2 	bl	8004144 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d011      	beq.n	80043b0 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a3c      	ldr	r2, [pc, #240]	; (8004484 <HAL_COMP_Init+0x300>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d004      	beq.n	80043a0 <HAL_COMP_Init+0x21c>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a3b      	ldr	r2, [pc, #236]	; (8004488 <HAL_COMP_Init+0x304>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d103      	bne.n	80043a8 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80043a0:	6938      	ldr	r0, [r7, #16]
 80043a2:	f7ff fdfd 	bl	8003fa0 <LL_EXTI_EnableEvent_32_63>
 80043a6:	e014      	b.n	80043d2 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80043a8:	6938      	ldr	r0, [r7, #16]
 80043aa:	f7ff fde7 	bl	8003f7c <LL_EXTI_EnableEvent_0_31>
 80043ae:	e010      	b.n	80043d2 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a33      	ldr	r2, [pc, #204]	; (8004484 <HAL_COMP_Init+0x300>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d004      	beq.n	80043c4 <HAL_COMP_Init+0x240>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a32      	ldr	r2, [pc, #200]	; (8004488 <HAL_COMP_Init+0x304>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d103      	bne.n	80043cc <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80043c4:	6938      	ldr	r0, [r7, #16]
 80043c6:	f7ff fe11 	bl	8003fec <LL_EXTI_DisableEvent_32_63>
 80043ca:	e002      	b.n	80043d2 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80043cc:	6938      	ldr	r0, [r7, #16]
 80043ce:	f7ff fdf9 	bl	8003fc4 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d011      	beq.n	8004402 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a28      	ldr	r2, [pc, #160]	; (8004484 <HAL_COMP_Init+0x300>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d004      	beq.n	80043f2 <HAL_COMP_Init+0x26e>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a26      	ldr	r2, [pc, #152]	; (8004488 <HAL_COMP_Init+0x304>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d103      	bne.n	80043fa <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 80043f2:	6938      	ldr	r0, [r7, #16]
 80043f4:	f7ff fd88 	bl	8003f08 <LL_EXTI_EnableIT_32_63>
 80043f8:	e04b      	b.n	8004492 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 80043fa:	6938      	ldr	r0, [r7, #16]
 80043fc:	f7ff fd72 	bl	8003ee4 <LL_EXTI_EnableIT_0_31>
 8004400:	e047      	b.n	8004492 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a1f      	ldr	r2, [pc, #124]	; (8004484 <HAL_COMP_Init+0x300>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d004      	beq.n	8004416 <HAL_COMP_Init+0x292>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a1d      	ldr	r2, [pc, #116]	; (8004488 <HAL_COMP_Init+0x304>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d103      	bne.n	800441e <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8004416:	6938      	ldr	r0, [r7, #16]
 8004418:	f7ff fd9c 	bl	8003f54 <LL_EXTI_DisableIT_32_63>
 800441c:	e039      	b.n	8004492 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800441e:	6938      	ldr	r0, [r7, #16]
 8004420:	f7ff fd84 	bl	8003f2c <LL_EXTI_DisableIT_0_31>
 8004424:	e035      	b.n	8004492 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a16      	ldr	r2, [pc, #88]	; (8004484 <HAL_COMP_Init+0x300>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d004      	beq.n	800443a <HAL_COMP_Init+0x2b6>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a14      	ldr	r2, [pc, #80]	; (8004488 <HAL_COMP_Init+0x304>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d103      	bne.n	8004442 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800443a:	6938      	ldr	r0, [r7, #16]
 800443c:	f7ff fdd6 	bl	8003fec <LL_EXTI_DisableEvent_32_63>
 8004440:	e002      	b.n	8004448 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004442:	6938      	ldr	r0, [r7, #16]
 8004444:	f7ff fdbe 	bl	8003fc4 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a0d      	ldr	r2, [pc, #52]	; (8004484 <HAL_COMP_Init+0x300>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d004      	beq.n	800445c <HAL_COMP_Init+0x2d8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a0c      	ldr	r2, [pc, #48]	; (8004488 <HAL_COMP_Init+0x304>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d117      	bne.n	800448c <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800445c:	6938      	ldr	r0, [r7, #16]
 800445e:	f7ff fd79 	bl	8003f54 <LL_EXTI_DisableIT_32_63>
 8004462:	e016      	b.n	8004492 <HAL_COMP_Init+0x30e>
 8004464:	ff007e0f 	.word	0xff007e0f
 8004468:	20000010 	.word	0x20000010
 800446c:	053e2d63 	.word	0x053e2d63
 8004470:	40010200 	.word	0x40010200
 8004474:	40010204 	.word	0x40010204
 8004478:	40010208 	.word	0x40010208
 800447c:	4001020c 	.word	0x4001020c
 8004480:	40010210 	.word	0x40010210
 8004484:	40010214 	.word	0x40010214
 8004488:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800448c:	6938      	ldr	r0, [r7, #16]
 800448e:	f7ff fd4d 	bl	8003f2c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	7f5b      	ldrb	r3, [r3, #29]
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d102      	bne.n	80044a2 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80044a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3720      	adds	r7, #32
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <__NVIC_SetPriorityGrouping>:
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044bc:	4b0c      	ldr	r3, [pc, #48]	; (80044f0 <__NVIC_SetPriorityGrouping+0x44>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044c8:	4013      	ands	r3, r2
 80044ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044de:	4a04      	ldr	r2, [pc, #16]	; (80044f0 <__NVIC_SetPriorityGrouping+0x44>)
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	60d3      	str	r3, [r2, #12]
}
 80044e4:	bf00      	nop
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr
 80044f0:	e000ed00 	.word	0xe000ed00

080044f4 <__NVIC_GetPriorityGrouping>:
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044f8:	4b04      	ldr	r3, [pc, #16]	; (800450c <__NVIC_GetPriorityGrouping+0x18>)
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	0a1b      	lsrs	r3, r3, #8
 80044fe:	f003 0307 	and.w	r3, r3, #7
}
 8004502:	4618      	mov	r0, r3
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	e000ed00 	.word	0xe000ed00

08004510 <__NVIC_EnableIRQ>:
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	4603      	mov	r3, r0
 8004518:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800451a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451e:	2b00      	cmp	r3, #0
 8004520:	db0b      	blt.n	800453a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004522:	79fb      	ldrb	r3, [r7, #7]
 8004524:	f003 021f 	and.w	r2, r3, #31
 8004528:	4907      	ldr	r1, [pc, #28]	; (8004548 <__NVIC_EnableIRQ+0x38>)
 800452a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452e:	095b      	lsrs	r3, r3, #5
 8004530:	2001      	movs	r0, #1
 8004532:	fa00 f202 	lsl.w	r2, r0, r2
 8004536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	e000e100 	.word	0xe000e100

0800454c <__NVIC_SetPriority>:
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	4603      	mov	r3, r0
 8004554:	6039      	str	r1, [r7, #0]
 8004556:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455c:	2b00      	cmp	r3, #0
 800455e:	db0a      	blt.n	8004576 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	b2da      	uxtb	r2, r3
 8004564:	490c      	ldr	r1, [pc, #48]	; (8004598 <__NVIC_SetPriority+0x4c>)
 8004566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456a:	0112      	lsls	r2, r2, #4
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	440b      	add	r3, r1
 8004570:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004574:	e00a      	b.n	800458c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	b2da      	uxtb	r2, r3
 800457a:	4908      	ldr	r1, [pc, #32]	; (800459c <__NVIC_SetPriority+0x50>)
 800457c:	79fb      	ldrb	r3, [r7, #7]
 800457e:	f003 030f 	and.w	r3, r3, #15
 8004582:	3b04      	subs	r3, #4
 8004584:	0112      	lsls	r2, r2, #4
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	440b      	add	r3, r1
 800458a:	761a      	strb	r2, [r3, #24]
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr
 8004598:	e000e100 	.word	0xe000e100
 800459c:	e000ed00 	.word	0xe000ed00

080045a0 <NVIC_EncodePriority>:
{
 80045a0:	b480      	push	{r7}
 80045a2:	b089      	sub	sp, #36	; 0x24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	f1c3 0307 	rsb	r3, r3, #7
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	bf28      	it	cs
 80045be:	2304      	movcs	r3, #4
 80045c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	3304      	adds	r3, #4
 80045c6:	2b06      	cmp	r3, #6
 80045c8:	d902      	bls.n	80045d0 <NVIC_EncodePriority+0x30>
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	3b03      	subs	r3, #3
 80045ce:	e000      	b.n	80045d2 <NVIC_EncodePriority+0x32>
 80045d0:	2300      	movs	r3, #0
 80045d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	43da      	mvns	r2, r3
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	401a      	ands	r2, r3
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	fa01 f303 	lsl.w	r3, r1, r3
 80045f2:	43d9      	mvns	r1, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045f8:	4313      	orrs	r3, r2
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3724      	adds	r7, #36	; 0x24
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
	...

08004608 <SysTick_Config>:
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3b01      	subs	r3, #1
 8004614:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004618:	d301      	bcc.n	800461e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800461a:	2301      	movs	r3, #1
 800461c:	e00f      	b.n	800463e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800461e:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <SysTick_Config+0x40>)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3b01      	subs	r3, #1
 8004624:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004626:	210f      	movs	r1, #15
 8004628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800462c:	f7ff ff8e 	bl	800454c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004630:	4b05      	ldr	r3, [pc, #20]	; (8004648 <SysTick_Config+0x40>)
 8004632:	2200      	movs	r2, #0
 8004634:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004636:	4b04      	ldr	r3, [pc, #16]	; (8004648 <SysTick_Config+0x40>)
 8004638:	2207      	movs	r2, #7
 800463a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	e000e010 	.word	0xe000e010

0800464c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7ff ff29 	bl	80044ac <__NVIC_SetPriorityGrouping>
}
 800465a:	bf00      	nop
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b086      	sub	sp, #24
 8004666:	af00      	add	r7, sp, #0
 8004668:	4603      	mov	r3, r0
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	607a      	str	r2, [r7, #4]
 800466e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004670:	f7ff ff40 	bl	80044f4 <__NVIC_GetPriorityGrouping>
 8004674:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	6978      	ldr	r0, [r7, #20]
 800467c:	f7ff ff90 	bl	80045a0 <NVIC_EncodePriority>
 8004680:	4602      	mov	r2, r0
 8004682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004686:	4611      	mov	r1, r2
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff ff5f 	bl	800454c <__NVIC_SetPriority>
}
 800468e:	bf00      	nop
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b082      	sub	sp, #8
 800469a:	af00      	add	r7, sp, #0
 800469c:	4603      	mov	r3, r0
 800469e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7ff ff33 	bl	8004510 <__NVIC_EnableIRQ>
}
 80046aa:	bf00      	nop
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff ffa4 	bl	8004608 <SysTick_Config>
 80046c0:	4603      	mov	r3, r0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80046ca:	b580      	push	{r7, lr}
 80046cc:	b082      	sub	sp, #8
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e014      	b.n	8004706 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	791b      	ldrb	r3, [r3, #4]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d105      	bne.n	80046f2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7fc ff13 	bl	8001518 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2202      	movs	r2, #2
 80046f6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3708      	adds	r7, #8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
 8004716:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	795b      	ldrb	r3, [r3, #5]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d101      	bne.n	8004724 <HAL_DAC_Start+0x16>
 8004720:	2302      	movs	r3, #2
 8004722:	e043      	b.n	80047ac <HAL_DAC_Start+0x9e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2202      	movs	r2, #2
 800472e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6819      	ldr	r1, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	f003 0310 	and.w	r3, r3, #16
 800473c:	2201      	movs	r2, #1
 800473e:	409a      	lsls	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8004748:	2001      	movs	r0, #1
 800474a:	f7fe fb4d 	bl	8002de8 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10f      	bne.n	8004774 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800475e:	2b02      	cmp	r3, #2
 8004760:	d11d      	bne.n	800479e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f042 0201 	orr.w	r2, r2, #1
 8004770:	605a      	str	r2, [r3, #4]
 8004772:	e014      	b.n	800479e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	f003 0310 	and.w	r3, r3, #16
 8004784:	2102      	movs	r1, #2
 8004786:	fa01 f303 	lsl.w	r3, r1, r3
 800478a:	429a      	cmp	r2, r3
 800478c:	d107      	bne.n	800479e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 0202 	orr.w	r2, r2, #2
 800479c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
 80047c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	795b      	ldrb	r3, [r3, #5]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d101      	bne.n	80047d2 <HAL_DAC_Start_DMA+0x1e>
 80047ce:	2302      	movs	r3, #2
 80047d0:	e0a1      	b.n	8004916 <HAL_DAC_Start_DMA+0x162>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2201      	movs	r2, #1
 80047d6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2202      	movs	r2, #2
 80047dc:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d12a      	bne.n	800483a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	4a4d      	ldr	r2, [pc, #308]	; (8004920 <HAL_DAC_Start_DMA+0x16c>)
 80047ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	4a4c      	ldr	r2, [pc, #304]	; (8004924 <HAL_DAC_Start_DMA+0x170>)
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	4a4b      	ldr	r2, [pc, #300]	; (8004928 <HAL_DAC_Start_DMA+0x174>)
 80047fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800480a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	2b04      	cmp	r3, #4
 8004810:	d009      	beq.n	8004826 <HAL_DAC_Start_DMA+0x72>
 8004812:	2b08      	cmp	r3, #8
 8004814:	d00c      	beq.n	8004830 <HAL_DAC_Start_DMA+0x7c>
 8004816:	2b00      	cmp	r3, #0
 8004818:	d000      	beq.n	800481c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800481a:	e039      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	3308      	adds	r3, #8
 8004822:	613b      	str	r3, [r7, #16]
        break;
 8004824:	e034      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	613b      	str	r3, [r7, #16]
        break;
 800482e:	e02f      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	3310      	adds	r3, #16
 8004836:	613b      	str	r3, [r7, #16]
        break;
 8004838:	e02a      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	4a3b      	ldr	r2, [pc, #236]	; (800492c <HAL_DAC_Start_DMA+0x178>)
 8004840:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	4a3a      	ldr	r2, [pc, #232]	; (8004930 <HAL_DAC_Start_DMA+0x17c>)
 8004848:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	4a39      	ldr	r2, [pc, #228]	; (8004934 <HAL_DAC_Start_DMA+0x180>)
 8004850:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004860:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004862:	6a3b      	ldr	r3, [r7, #32]
 8004864:	2b04      	cmp	r3, #4
 8004866:	d009      	beq.n	800487c <HAL_DAC_Start_DMA+0xc8>
 8004868:	2b08      	cmp	r3, #8
 800486a:	d00c      	beq.n	8004886 <HAL_DAC_Start_DMA+0xd2>
 800486c:	2b00      	cmp	r3, #0
 800486e:	d000      	beq.n	8004872 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004870:	e00e      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3314      	adds	r3, #20
 8004878:	613b      	str	r3, [r7, #16]
        break;
 800487a:	e009      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3318      	adds	r3, #24
 8004882:	613b      	str	r3, [r7, #16]
        break;
 8004884:	e004      	b.n	8004890 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	331c      	adds	r3, #28
 800488c:	613b      	str	r3, [r7, #16]
        break;
 800488e:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d111      	bne.n	80048ba <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048a4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6898      	ldr	r0, [r3, #8]
 80048aa:	6879      	ldr	r1, [r7, #4]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	f000 fbc8 	bl	8005044 <HAL_DMA_Start_IT>
 80048b4:	4603      	mov	r3, r0
 80048b6:	75fb      	strb	r3, [r7, #23]
 80048b8:	e010      	b.n	80048dc <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80048c8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	68d8      	ldr	r0, [r3, #12]
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	f000 fbb6 	bl	8005044 <HAL_DMA_Start_IT>
 80048d8:	4603      	mov	r3, r0
 80048da:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80048e2:	7dfb      	ldrb	r3, [r7, #23]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d10f      	bne.n	8004908 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6819      	ldr	r1, [r3, #0]
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f003 0310 	and.w	r3, r3, #16
 80048f4:	2201      	movs	r2, #1
 80048f6:	409a      	lsls	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	430a      	orrs	r2, r1
 80048fe:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8004900:	2001      	movs	r0, #1
 8004902:	f7fe fa71 	bl	8002de8 <HAL_Delay>
 8004906:	e005      	b.n	8004914 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f043 0204 	orr.w	r2, r3, #4
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004914:	7dfb      	ldrb	r3, [r7, #23]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3718      	adds	r7, #24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	08004de1 	.word	0x08004de1
 8004924:	08004e03 	.word	0x08004e03
 8004928:	08004e1f 	.word	0x08004e1f
 800492c:	08004e89 	.word	0x08004e89
 8004930:	08004eab 	.word	0x08004eab
 8004934:	08004ec7 	.word	0x08004ec7

08004938 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6819      	ldr	r1, [r3, #0]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	43da      	mvns	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	400a      	ands	r2, r1
 800495e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	f003 0310 	and.w	r3, r3, #16
 800496c:	2201      	movs	r2, #1
 800496e:	fa02 f303 	lsl.w	r3, r2, r3
 8004972:	43da      	mvns	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	400a      	ands	r2, r1
 800497a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800497c:	2001      	movs	r0, #1
 800497e:	f7fe fa33 	bl	8002de8 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10f      	bne.n	80049a8 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	4618      	mov	r0, r3
 800498e:	f000 fbd4 	bl	800513a <HAL_DMA_Abort>
 8004992:	4603      	mov	r3, r0
 8004994:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	e00e      	b.n	80049c6 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 fbc4 	bl	800513a <HAL_DMA_Abort>
 80049b2:	4603      	mov	r3, r0
 80049b4:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80049c4:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 80049c6:	7bfb      	ldrb	r3, [r7, #15]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2204      	movs	r2, #4
 80049d0:	711a      	strb	r2, [r3, #4]
 80049d2:	e002      	b.n	80049da <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 80049da:	7bfb      	ldrb	r3, [r7, #15]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
 80049f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80049f2:	2300      	movs	r3, #0
 80049f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d105      	bne.n	8004a14 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3308      	adds	r3, #8
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	e004      	b.n	8004a1e <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4413      	add	r3, r2
 8004a1a:	3314      	adds	r3, #20
 8004a1c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	461a      	mov	r2, r3
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	371c      	adds	r7, #28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d103      	bne.n	8004a74 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a72:	e002      	b.n	8004a7a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
	...

08004a88 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08a      	sub	sp, #40	; 0x28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	795b      	ldrb	r3, [r3, #5]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_DAC_ConfigChannel+0x1c>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e194      	b.n	8004dce <HAL_DAC_ConfigChannel+0x346>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2202      	movs	r2, #2
 8004aae:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d174      	bne.n	8004ba2 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d137      	bne.n	8004b2e <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8004abe:	f7fe f987 	bl	8002dd0 <HAL_GetTick>
 8004ac2:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ac4:	e011      	b.n	8004aea <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ac6:	f7fe f983 	bl	8002dd0 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d90a      	bls.n	8004aea <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	f043 0208 	orr.w	r2, r3, #8
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2203      	movs	r2, #3
 8004ae4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e171      	b.n	8004dce <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004af0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e6      	bne.n	8004ac6 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8004af8:	2001      	movs	r0, #1
 8004afa:	f7fe f975 	bl	8002de8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b06:	641a      	str	r2, [r3, #64]	; 0x40
 8004b08:	e01e      	b.n	8004b48 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004b0a:	f7fe f961 	bl	8002dd0 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d90a      	bls.n	8004b2e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	f043 0208 	orr.w	r2, r3, #8
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2203      	movs	r2, #3
 8004b28:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e14f      	b.n	8004dce <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	dbe8      	blt.n	8004b0a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8004b38:	2001      	movs	r0, #1
 8004b3a:	f7fe f955 	bl	8002de8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b46:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f003 0310 	and.w	r3, r3, #16
 8004b54:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004b58:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5c:	43db      	mvns	r3, r3
 8004b5e:	ea02 0103 	and.w	r1, r2, r3
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f003 0310 	and.w	r3, r3, #16
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f003 0310 	and.w	r3, r3, #16
 8004b82:	21ff      	movs	r1, #255	; 0xff
 8004b84:	fa01 f303 	lsl.w	r3, r1, r3
 8004b88:	43db      	mvns	r3, r3
 8004b8a:	ea02 0103 	and.w	r1, r2, r3
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f003 0310 	and.w	r3, r3, #16
 8004b98:	409a      	lsls	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d11d      	bne.n	8004be6 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f003 0310 	and.w	r3, r3, #16
 8004bb8:	221f      	movs	r2, #31
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	43db      	mvns	r3, r3
 8004bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f003 0310 	and.w	r3, r3, #16
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f003 0310 	and.w	r3, r3, #16
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	43db      	mvns	r3, r3
 8004bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bfe:	4013      	ands	r3, r2
 8004c00:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	623b      	str	r3, [r7, #32]
 8004c12:	e011      	b.n	8004c38 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	f003 0302 	and.w	r3, r3, #2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004c20:	2301      	movs	r3, #1
 8004c22:	623b      	str	r3, [r7, #32]
 8004c24:	e008      	b.n	8004c38 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d102      	bne.n	8004c34 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	623b      	str	r3, [r7, #32]
 8004c32:	e001      	b.n	8004c38 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004c34:	2300      	movs	r3, #0
 8004c36:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	689a      	ldr	r2, [r3, #8]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	6a3a      	ldr	r2, [r7, #32]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f003 0310 	and.w	r3, r3, #16
 8004c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	43db      	mvns	r3, r3
 8004c58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	791b      	ldrb	r3, [r3, #4]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d102      	bne.n	8004c6c <HAL_DAC_ConfigChannel+0x1e4>
 8004c66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c6a:	e000      	b.n	8004c6e <HAL_DAC_ConfigChannel+0x1e6>
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f003 0310 	and.w	r3, r3, #16
 8004c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c82:	43db      	mvns	r3, r3
 8004c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c86:	4013      	ands	r3, r2
 8004c88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	795b      	ldrb	r3, [r3, #5]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d102      	bne.n	8004c98 <HAL_DAC_ConfigChannel+0x210>
 8004c92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c96:	e000      	b.n	8004c9a <HAL_DAC_ConfigChannel+0x212>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d114      	bne.n	8004cda <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004cb0:	f001 faf8 	bl	80062a4 <HAL_RCC_GetHCLKFreq>
 8004cb4:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	4a47      	ldr	r2, [pc, #284]	; (8004dd8 <HAL_DAC_ConfigChannel+0x350>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d904      	bls.n	8004cc8 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8004cc6:	e00d      	b.n	8004ce4 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	4a44      	ldr	r2, [pc, #272]	; (8004ddc <HAL_DAC_ConfigChannel+0x354>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d909      	bls.n	8004ce4 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cd8:	e004      	b.n	8004ce4 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f003 0310 	and.w	r3, r3, #16
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cfc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	6819      	ldr	r1, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f003 0310 	and.w	r3, r3, #16
 8004d0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	43da      	mvns	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	400a      	ands	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f003 0310 	and.w	r3, r3, #16
 8004d2a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	43db      	mvns	r3, r3
 8004d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d36:	4013      	ands	r3, r2
 8004d38:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f003 0310 	and.w	r3, r3, #16
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d58:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6819      	ldr	r1, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f003 0310 	and.w	r3, r3, #16
 8004d66:	22c0      	movs	r2, #192	; 0xc0
 8004d68:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6c:	43da      	mvns	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	400a      	ands	r2, r1
 8004d74:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	089b      	lsrs	r3, r3, #2
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	089b      	lsrs	r3, r3, #2
 8004d88:	021b      	lsls	r3, r3, #8
 8004d8a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f003 0310 	and.w	r3, r3, #16
 8004da0:	f640 710f 	movw	r1, #3855	; 0xf0f
 8004da4:	fa01 f303 	lsl.w	r3, r1, r3
 8004da8:	43db      	mvns	r3, r3
 8004daa:	ea02 0103 	and.w	r1, r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f003 0310 	and.w	r3, r3, #16
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	409a      	lsls	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3728      	adds	r7, #40	; 0x28
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	09896800 	.word	0x09896800
 8004ddc:	04c4b400 	.word	0x04c4b400

08004de0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f7ff fe20 	bl	8004a34 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2201      	movs	r2, #1
 8004df8:	711a      	strb	r2, [r3, #4]
}
 8004dfa:	bf00      	nop
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff fe19 	bl	8004a48 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004e16:	bf00      	nop
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b084      	sub	sp, #16
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	f043 0204 	orr.w	r2, r3, #4
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f7fd f812 	bl	8001e62 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2201      	movs	r2, #1
 8004e42:	711a      	strb	r2, [r3, #4]
}
 8004e44:	bf00      	nop
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e94:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f7ff ffd8 	bl	8004e4c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	711a      	strb	r2, [r3, #4]
}
 8004ea2:	bf00      	nop
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b084      	sub	sp, #16
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f7ff ffd1 	bl	8004e60 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004ebe:	bf00      	nop
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b084      	sub	sp, #16
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	f043 0204 	orr.w	r2, r3, #4
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f7ff ffc7 	bl	8004e74 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	711a      	strb	r2, [r3, #4]
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e08d      	b.n	8005022 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	4b47      	ldr	r3, [pc, #284]	; (800502c <HAL_DMA_Init+0x138>)
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d80f      	bhi.n	8004f32 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	461a      	mov	r2, r3
 8004f18:	4b45      	ldr	r3, [pc, #276]	; (8005030 <HAL_DMA_Init+0x13c>)
 8004f1a:	4413      	add	r3, r2
 8004f1c:	4a45      	ldr	r2, [pc, #276]	; (8005034 <HAL_DMA_Init+0x140>)
 8004f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f22:	091b      	lsrs	r3, r3, #4
 8004f24:	009a      	lsls	r2, r3, #2
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a42      	ldr	r2, [pc, #264]	; (8005038 <HAL_DMA_Init+0x144>)
 8004f2e:	641a      	str	r2, [r3, #64]	; 0x40
 8004f30:	e00e      	b.n	8004f50 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	461a      	mov	r2, r3
 8004f38:	4b40      	ldr	r3, [pc, #256]	; (800503c <HAL_DMA_Init+0x148>)
 8004f3a:	4413      	add	r3, r2
 8004f3c:	4a3d      	ldr	r2, [pc, #244]	; (8005034 <HAL_DMA_Init+0x140>)
 8004f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f42:	091b      	lsrs	r3, r3, #4
 8004f44:	009a      	lsls	r2, r3, #2
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a3c      	ldr	r2, [pc, #240]	; (8005040 <HAL_DMA_Init+0x14c>)
 8004f4e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fa10 	bl	80053c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fb0:	d102      	bne.n	8004fb8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fc0:	b2d2      	uxtb	r2, r2
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004fcc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d010      	beq.n	8004ff8 <HAL_DMA_Init+0x104>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d80c      	bhi.n	8004ff8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fa30 	bl	8005444 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ff4:	605a      	str	r2, [r3, #4]
 8004ff6:	e008      	b.n	800500a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	40020407 	.word	0x40020407
 8005030:	bffdfff8 	.word	0xbffdfff8
 8005034:	cccccccd 	.word	0xcccccccd
 8005038:	40020000 	.word	0x40020000
 800503c:	bffdfbf8 	.word	0xbffdfbf8
 8005040:	40020400 	.word	0x40020400

08005044 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
 8005050:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800505c:	2b01      	cmp	r3, #1
 800505e:	d101      	bne.n	8005064 <HAL_DMA_Start_IT+0x20>
 8005060:	2302      	movs	r3, #2
 8005062:	e066      	b.n	8005132 <HAL_DMA_Start_IT+0xee>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b01      	cmp	r3, #1
 8005076:	d155      	bne.n	8005124 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0201 	bic.w	r2, r2, #1
 8005094:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 f954 	bl	800534a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d008      	beq.n	80050bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f042 020e 	orr.w	r2, r2, #14
 80050b8:	601a      	str	r2, [r3, #0]
 80050ba:	e00f      	b.n	80050dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f022 0204 	bic.w	r2, r2, #4
 80050ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 020a 	orr.w	r2, r2, #10
 80050da:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050f8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800510c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005110:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0201 	orr.w	r2, r2, #1
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	e005      	b.n	8005130 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800512c:	2302      	movs	r3, #2
 800512e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005130:	7dfb      	ldrb	r3, [r7, #23]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800513a:	b480      	push	{r7}
 800513c:	b085      	sub	sp, #20
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005142:	2300      	movs	r3, #0
 8005144:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d005      	beq.n	800515e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	73fb      	strb	r3, [r7, #15]
 800515c:	e037      	b.n	80051ce <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 020e 	bic.w	r2, r2, #14
 800516c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005178:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800517c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0201 	bic.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005192:	f003 021f 	and.w	r2, r3, #31
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	2101      	movs	r1, #1
 800519c:	fa01 f202 	lsl.w	r2, r1, r2
 80051a0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80051aa:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00c      	beq.n	80051ce <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051c2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80051cc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80051de:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	2204      	movs	r2, #4
 800520e:	409a      	lsls	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	4013      	ands	r3, r2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d026      	beq.n	8005266 <HAL_DMA_IRQHandler+0x7a>
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f003 0304 	and.w	r3, r3, #4
 800521e:	2b00      	cmp	r3, #0
 8005220:	d021      	beq.n	8005266 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0320 	and.w	r3, r3, #32
 800522c:	2b00      	cmp	r3, #0
 800522e:	d107      	bne.n	8005240 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0204 	bic.w	r2, r2, #4
 800523e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005244:	f003 021f 	and.w	r2, r3, #31
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524c:	2104      	movs	r1, #4
 800524e:	fa01 f202 	lsl.w	r2, r1, r2
 8005252:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005258:	2b00      	cmp	r3, #0
 800525a:	d071      	beq.n	8005340 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005264:	e06c      	b.n	8005340 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526a:	f003 031f 	and.w	r3, r3, #31
 800526e:	2202      	movs	r2, #2
 8005270:	409a      	lsls	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	4013      	ands	r3, r2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d02e      	beq.n	80052d8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d029      	beq.n	80052d8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10b      	bne.n	80052aa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 020a 	bic.w	r2, r2, #10
 80052a0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ae:	f003 021f 	and.w	r2, r3, #31
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b6:	2102      	movs	r1, #2
 80052b8:	fa01 f202 	lsl.w	r2, r1, r2
 80052bc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d038      	beq.n	8005340 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80052d6:	e033      	b.n	8005340 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052dc:	f003 031f 	and.w	r3, r3, #31
 80052e0:	2208      	movs	r2, #8
 80052e2:	409a      	lsls	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	4013      	ands	r3, r2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d02a      	beq.n	8005342 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f003 0308 	and.w	r3, r3, #8
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d025      	beq.n	8005342 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 020e 	bic.w	r2, r2, #14
 8005304:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530a:	f003 021f 	and.w	r2, r3, #31
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	2101      	movs	r1, #1
 8005314:	fa01 f202 	lsl.w	r2, r1, r2
 8005318:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005334:	2b00      	cmp	r3, #0
 8005336:	d004      	beq.n	8005342 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005340:	bf00      	nop
 8005342:	bf00      	nop
}
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800534a:	b480      	push	{r7}
 800534c:	b085      	sub	sp, #20
 800534e:	af00      	add	r7, sp, #0
 8005350:	60f8      	str	r0, [r7, #12]
 8005352:	60b9      	str	r1, [r7, #8]
 8005354:	607a      	str	r2, [r7, #4]
 8005356:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005360:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005366:	2b00      	cmp	r3, #0
 8005368:	d004      	beq.n	8005374 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005372:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005378:	f003 021f 	and.w	r2, r3, #31
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005380:	2101      	movs	r1, #1
 8005382:	fa01 f202 	lsl.w	r2, r1, r2
 8005386:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	2b10      	cmp	r3, #16
 8005396:	d108      	bne.n	80053aa <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80053a8:	e007      	b.n	80053ba <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	60da      	str	r2, [r3, #12]
}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
	...

080053c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	461a      	mov	r2, r3
 80053d6:	4b16      	ldr	r3, [pc, #88]	; (8005430 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80053d8:	429a      	cmp	r2, r3
 80053da:	d802      	bhi.n	80053e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80053dc:	4b15      	ldr	r3, [pc, #84]	; (8005434 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	e001      	b.n	80053e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80053e2:	4b15      	ldr	r3, [pc, #84]	; (8005438 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80053e4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	3b08      	subs	r3, #8
 80053f2:	4a12      	ldr	r2, [pc, #72]	; (800543c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80053f4:	fba2 2303 	umull	r2, r3, r2, r3
 80053f8:	091b      	lsrs	r3, r3, #4
 80053fa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005400:	089b      	lsrs	r3, r3, #2
 8005402:	009a      	lsls	r2, r3, #2
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4413      	add	r3, r2
 8005408:	461a      	mov	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a0b      	ldr	r2, [pc, #44]	; (8005440 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005412:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f003 031f 	and.w	r3, r3, #31
 800541a:	2201      	movs	r2, #1
 800541c:	409a      	lsls	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005422:	bf00      	nop
 8005424:	371c      	adds	r7, #28
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	40020407 	.word	0x40020407
 8005434:	40020800 	.word	0x40020800
 8005438:	40020820 	.word	0x40020820
 800543c:	cccccccd 	.word	0xcccccccd
 8005440:	40020880 	.word	0x40020880

08005444 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	b2db      	uxtb	r3, r3
 8005452:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	4b0b      	ldr	r3, [pc, #44]	; (8005484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005458:	4413      	add	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	461a      	mov	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a08      	ldr	r2, [pc, #32]	; (8005488 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005466:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	3b01      	subs	r3, #1
 800546c:	f003 031f 	and.w	r3, r3, #31
 8005470:	2201      	movs	r2, #1
 8005472:	409a      	lsls	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005478:	bf00      	nop
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	1000823f 	.word	0x1000823f
 8005488:	40020940 	.word	0x40020940

0800548c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800548c:	b480      	push	{r7}
 800548e:	b087      	sub	sp, #28
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800549a:	e15a      	b.n	8005752 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	2101      	movs	r1, #1
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	fa01 f303 	lsl.w	r3, r1, r3
 80054a8:	4013      	ands	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f000 814c 	beq.w	800574c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d00b      	beq.n	80054d4 <HAL_GPIO_Init+0x48>
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d007      	beq.n	80054d4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054c8:	2b11      	cmp	r3, #17
 80054ca:	d003      	beq.n	80054d4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	2b12      	cmp	r3, #18
 80054d2:	d130      	bne.n	8005536 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	005b      	lsls	r3, r3, #1
 80054de:	2203      	movs	r2, #3
 80054e0:	fa02 f303 	lsl.w	r3, r2, r3
 80054e4:	43db      	mvns	r3, r3
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	4013      	ands	r3, r2
 80054ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	005b      	lsls	r3, r3, #1
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800550a:	2201      	movs	r2, #1
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	fa02 f303 	lsl.w	r3, r2, r3
 8005512:	43db      	mvns	r3, r3
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	4013      	ands	r3, r2
 8005518:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	091b      	lsrs	r3, r3, #4
 8005520:	f003 0201 	and.w	r2, r3, #1
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	fa02 f303 	lsl.w	r3, r2, r3
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	4313      	orrs	r3, r2
 800552e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	2203      	movs	r2, #3
 8005542:	fa02 f303 	lsl.w	r3, r2, r3
 8005546:	43db      	mvns	r3, r3
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4013      	ands	r3, r2
 800554c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	fa02 f303 	lsl.w	r3, r2, r3
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2b02      	cmp	r3, #2
 800556c:	d003      	beq.n	8005576 <HAL_GPIO_Init+0xea>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2b12      	cmp	r3, #18
 8005574:	d123      	bne.n	80055be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	08da      	lsrs	r2, r3, #3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	3208      	adds	r2, #8
 800557e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005582:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	f003 0307 	and.w	r3, r3, #7
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	220f      	movs	r2, #15
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	43db      	mvns	r3, r3
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	4013      	ands	r3, r2
 8005598:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	691a      	ldr	r2, [r3, #16]
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f003 0307 	and.w	r3, r3, #7
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	08da      	lsrs	r2, r3, #3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3208      	adds	r2, #8
 80055b8:	6939      	ldr	r1, [r7, #16]
 80055ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	2203      	movs	r2, #3
 80055ca:	fa02 f303 	lsl.w	r3, r2, r3
 80055ce:	43db      	mvns	r3, r3
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	4013      	ands	r3, r2
 80055d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	f003 0203 	and.w	r2, r3, #3
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	fa02 f303 	lsl.w	r3, r2, r3
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 80a6 	beq.w	800574c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005600:	4b5b      	ldr	r3, [pc, #364]	; (8005770 <HAL_GPIO_Init+0x2e4>)
 8005602:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005604:	4a5a      	ldr	r2, [pc, #360]	; (8005770 <HAL_GPIO_Init+0x2e4>)
 8005606:	f043 0301 	orr.w	r3, r3, #1
 800560a:	6613      	str	r3, [r2, #96]	; 0x60
 800560c:	4b58      	ldr	r3, [pc, #352]	; (8005770 <HAL_GPIO_Init+0x2e4>)
 800560e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	60bb      	str	r3, [r7, #8]
 8005616:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005618:	4a56      	ldr	r2, [pc, #344]	; (8005774 <HAL_GPIO_Init+0x2e8>)
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	089b      	lsrs	r3, r3, #2
 800561e:	3302      	adds	r3, #2
 8005620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005624:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	220f      	movs	r2, #15
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	43db      	mvns	r3, r3
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4013      	ands	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005642:	d01f      	beq.n	8005684 <HAL_GPIO_Init+0x1f8>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a4c      	ldr	r2, [pc, #304]	; (8005778 <HAL_GPIO_Init+0x2ec>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d019      	beq.n	8005680 <HAL_GPIO_Init+0x1f4>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a4b      	ldr	r2, [pc, #300]	; (800577c <HAL_GPIO_Init+0x2f0>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d013      	beq.n	800567c <HAL_GPIO_Init+0x1f0>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a4a      	ldr	r2, [pc, #296]	; (8005780 <HAL_GPIO_Init+0x2f4>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d00d      	beq.n	8005678 <HAL_GPIO_Init+0x1ec>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a49      	ldr	r2, [pc, #292]	; (8005784 <HAL_GPIO_Init+0x2f8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d007      	beq.n	8005674 <HAL_GPIO_Init+0x1e8>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a48      	ldr	r2, [pc, #288]	; (8005788 <HAL_GPIO_Init+0x2fc>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d101      	bne.n	8005670 <HAL_GPIO_Init+0x1e4>
 800566c:	2305      	movs	r3, #5
 800566e:	e00a      	b.n	8005686 <HAL_GPIO_Init+0x1fa>
 8005670:	2306      	movs	r3, #6
 8005672:	e008      	b.n	8005686 <HAL_GPIO_Init+0x1fa>
 8005674:	2304      	movs	r3, #4
 8005676:	e006      	b.n	8005686 <HAL_GPIO_Init+0x1fa>
 8005678:	2303      	movs	r3, #3
 800567a:	e004      	b.n	8005686 <HAL_GPIO_Init+0x1fa>
 800567c:	2302      	movs	r3, #2
 800567e:	e002      	b.n	8005686 <HAL_GPIO_Init+0x1fa>
 8005680:	2301      	movs	r3, #1
 8005682:	e000      	b.n	8005686 <HAL_GPIO_Init+0x1fa>
 8005684:	2300      	movs	r3, #0
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	f002 0203 	and.w	r2, r2, #3
 800568c:	0092      	lsls	r2, r2, #2
 800568e:	4093      	lsls	r3, r2
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005696:	4937      	ldr	r1, [pc, #220]	; (8005774 <HAL_GPIO_Init+0x2e8>)
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	089b      	lsrs	r3, r3, #2
 800569c:	3302      	adds	r3, #2
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80056a4:	4b39      	ldr	r3, [pc, #228]	; (800578c <HAL_GPIO_Init+0x300>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	43db      	mvns	r3, r3
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4013      	ands	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d003      	beq.n	80056c8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80056c8:	4a30      	ldr	r2, [pc, #192]	; (800578c <HAL_GPIO_Init+0x300>)
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80056ce:	4b2f      	ldr	r3, [pc, #188]	; (800578c <HAL_GPIO_Init+0x300>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	43db      	mvns	r3, r3
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	4013      	ands	r3, r2
 80056dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80056f2:	4a26      	ldr	r2, [pc, #152]	; (800578c <HAL_GPIO_Init+0x300>)
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056f8:	4b24      	ldr	r3, [pc, #144]	; (800578c <HAL_GPIO_Init+0x300>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	43db      	mvns	r3, r3
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4013      	ands	r3, r2
 8005706:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	4313      	orrs	r3, r2
 800571a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800571c:	4a1b      	ldr	r2, [pc, #108]	; (800578c <HAL_GPIO_Init+0x300>)
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005722:	4b1a      	ldr	r3, [pc, #104]	; (800578c <HAL_GPIO_Init+0x300>)
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	43db      	mvns	r3, r3
 800572c:	693a      	ldr	r2, [r7, #16]
 800572e:	4013      	ands	r3, r2
 8005730:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	4313      	orrs	r3, r2
 8005744:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005746:	4a11      	ldr	r2, [pc, #68]	; (800578c <HAL_GPIO_Init+0x300>)
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	3301      	adds	r3, #1
 8005750:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	fa22 f303 	lsr.w	r3, r2, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	f47f ae9d 	bne.w	800549c <HAL_GPIO_Init+0x10>
  }
}
 8005762:	bf00      	nop
 8005764:	371c      	adds	r7, #28
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	40021000 	.word	0x40021000
 8005774:	40010000 	.word	0x40010000
 8005778:	48000400 	.word	0x48000400
 800577c:	48000800 	.word	0x48000800
 8005780:	48000c00 	.word	0x48000c00
 8005784:	48001000 	.word	0x48001000
 8005788:	48001400 	.word	0x48001400
 800578c:	40010400 	.word	0x40010400

08005790 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	460b      	mov	r3, r1
 800579a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	691a      	ldr	r2, [r3, #16]
 80057a0:	887b      	ldrh	r3, [r7, #2]
 80057a2:	4013      	ands	r3, r2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80057a8:	2301      	movs	r3, #1
 80057aa:	73fb      	strb	r3, [r7, #15]
 80057ac:	e001      	b.n	80057b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80057ae:	2300      	movs	r3, #0
 80057b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80057b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	460b      	mov	r3, r1
 80057ca:	807b      	strh	r3, [r7, #2]
 80057cc:	4613      	mov	r3, r2
 80057ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80057d0:	787b      	ldrb	r3, [r7, #1]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80057d6:	887a      	ldrh	r2, [r7, #2]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80057dc:	e002      	b.n	80057e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80057de:	887a      	ldrh	r2, [r7, #2]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d141      	bne.n	8005882 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057fe:	4b4b      	ldr	r3, [pc, #300]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800580a:	d131      	bne.n	8005870 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800580c:	4b47      	ldr	r3, [pc, #284]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800580e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005812:	4a46      	ldr	r2, [pc, #280]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005818:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800581c:	4b43      	ldr	r3, [pc, #268]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005824:	4a41      	ldr	r2, [pc, #260]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005826:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800582a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800582c:	4b40      	ldr	r3, [pc, #256]	; (8005930 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2232      	movs	r2, #50	; 0x32
 8005832:	fb02 f303 	mul.w	r3, r2, r3
 8005836:	4a3f      	ldr	r2, [pc, #252]	; (8005934 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005838:	fba2 2303 	umull	r2, r3, r2, r3
 800583c:	0c9b      	lsrs	r3, r3, #18
 800583e:	3301      	adds	r3, #1
 8005840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005842:	e002      	b.n	800584a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3b01      	subs	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800584a:	4b38      	ldr	r3, [pc, #224]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005852:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005856:	d102      	bne.n	800585e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1f2      	bne.n	8005844 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800585e:	4b33      	ldr	r3, [pc, #204]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800586a:	d158      	bne.n	800591e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e057      	b.n	8005920 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005870:	4b2e      	ldr	r3, [pc, #184]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005872:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005876:	4a2d      	ldr	r2, [pc, #180]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800587c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005880:	e04d      	b.n	800591e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005888:	d141      	bne.n	800590e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800588a:	4b28      	ldr	r3, [pc, #160]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005896:	d131      	bne.n	80058fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005898:	4b24      	ldr	r3, [pc, #144]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800589a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800589e:	4a23      	ldr	r2, [pc, #140]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80058a8:	4b20      	ldr	r3, [pc, #128]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80058b0:	4a1e      	ldr	r2, [pc, #120]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80058b8:	4b1d      	ldr	r3, [pc, #116]	; (8005930 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2232      	movs	r2, #50	; 0x32
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	4a1c      	ldr	r2, [pc, #112]	; (8005934 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80058c4:	fba2 2303 	umull	r2, r3, r2, r3
 80058c8:	0c9b      	lsrs	r3, r3, #18
 80058ca:	3301      	adds	r3, #1
 80058cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058ce:	e002      	b.n	80058d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058d6:	4b15      	ldr	r3, [pc, #84]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058e2:	d102      	bne.n	80058ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1f2      	bne.n	80058d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058ea:	4b10      	ldr	r3, [pc, #64]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058f6:	d112      	bne.n	800591e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e011      	b.n	8005920 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058fc:	4b0b      	ldr	r3, [pc, #44]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005902:	4a0a      	ldr	r2, [pc, #40]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005908:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800590c:	e007      	b.n	800591e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800590e:	4b07      	ldr	r3, [pc, #28]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005916:	4a05      	ldr	r2, [pc, #20]	; (800592c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005918:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800591c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3714      	adds	r7, #20
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	40007000 	.word	0x40007000
 8005930:	20000010 	.word	0x20000010
 8005934:	431bde83 	.word	0x431bde83

08005938 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b088      	sub	sp, #32
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e308      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d075      	beq.n	8005a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005956:	4ba3      	ldr	r3, [pc, #652]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 030c 	and.w	r3, r3, #12
 800595e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005960:	4ba0      	ldr	r3, [pc, #640]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	f003 0303 	and.w	r3, r3, #3
 8005968:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	2b0c      	cmp	r3, #12
 800596e:	d102      	bne.n	8005976 <HAL_RCC_OscConfig+0x3e>
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	2b03      	cmp	r3, #3
 8005974:	d002      	beq.n	800597c <HAL_RCC_OscConfig+0x44>
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	2b08      	cmp	r3, #8
 800597a:	d10b      	bne.n	8005994 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800597c:	4b99      	ldr	r3, [pc, #612]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d05b      	beq.n	8005a40 <HAL_RCC_OscConfig+0x108>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d157      	bne.n	8005a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e2e3      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800599c:	d106      	bne.n	80059ac <HAL_RCC_OscConfig+0x74>
 800599e:	4b91      	ldr	r3, [pc, #580]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a90      	ldr	r2, [pc, #576]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059a8:	6013      	str	r3, [r2, #0]
 80059aa:	e01d      	b.n	80059e8 <HAL_RCC_OscConfig+0xb0>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059b4:	d10c      	bne.n	80059d0 <HAL_RCC_OscConfig+0x98>
 80059b6:	4b8b      	ldr	r3, [pc, #556]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a8a      	ldr	r2, [pc, #552]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	4b88      	ldr	r3, [pc, #544]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a87      	ldr	r2, [pc, #540]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059cc:	6013      	str	r3, [r2, #0]
 80059ce:	e00b      	b.n	80059e8 <HAL_RCC_OscConfig+0xb0>
 80059d0:	4b84      	ldr	r3, [pc, #528]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a83      	ldr	r2, [pc, #524]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	4b81      	ldr	r3, [pc, #516]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a80      	ldr	r2, [pc, #512]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d013      	beq.n	8005a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f0:	f7fd f9ee 	bl	8002dd0 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059f6:	e008      	b.n	8005a0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059f8:	f7fd f9ea 	bl	8002dd0 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b64      	cmp	r3, #100	; 0x64
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e2a8      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a0a:	4b76      	ldr	r3, [pc, #472]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0f0      	beq.n	80059f8 <HAL_RCC_OscConfig+0xc0>
 8005a16:	e014      	b.n	8005a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a18:	f7fd f9da 	bl	8002dd0 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a20:	f7fd f9d6 	bl	8002dd0 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b64      	cmp	r3, #100	; 0x64
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e294      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a32:	4b6c      	ldr	r3, [pc, #432]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1f0      	bne.n	8005a20 <HAL_RCC_OscConfig+0xe8>
 8005a3e:	e000      	b.n	8005a42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d075      	beq.n	8005b3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a4e:	4b65      	ldr	r3, [pc, #404]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 030c 	and.w	r3, r3, #12
 8005a56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a58:	4b62      	ldr	r3, [pc, #392]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 0303 	and.w	r3, r3, #3
 8005a60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	2b0c      	cmp	r3, #12
 8005a66:	d102      	bne.n	8005a6e <HAL_RCC_OscConfig+0x136>
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d002      	beq.n	8005a74 <HAL_RCC_OscConfig+0x13c>
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	2b04      	cmp	r3, #4
 8005a72:	d11f      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a74:	4b5b      	ldr	r3, [pc, #364]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d005      	beq.n	8005a8c <HAL_RCC_OscConfig+0x154>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d101      	bne.n	8005a8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e267      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a8c:	4b55      	ldr	r3, [pc, #340]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	061b      	lsls	r3, r3, #24
 8005a9a:	4952      	ldr	r1, [pc, #328]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005aa0:	4b51      	ldr	r3, [pc, #324]	; (8005be8 <HAL_RCC_OscConfig+0x2b0>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fd f947 	bl	8002d38 <HAL_InitTick>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d043      	beq.n	8005b38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e253      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d023      	beq.n	8005b04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005abc:	4b49      	ldr	r3, [pc, #292]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a48      	ldr	r2, [pc, #288]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac8:	f7fd f982 	bl	8002dd0 <HAL_GetTick>
 8005acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ace:	e008      	b.n	8005ae2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ad0:	f7fd f97e 	bl	8002dd0 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d901      	bls.n	8005ae2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e23c      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ae2:	4b40      	ldr	r3, [pc, #256]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0f0      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aee:	4b3d      	ldr	r3, [pc, #244]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	061b      	lsls	r3, r3, #24
 8005afc:	4939      	ldr	r1, [pc, #228]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	604b      	str	r3, [r1, #4]
 8005b02:	e01a      	b.n	8005b3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b04:	4b37      	ldr	r3, [pc, #220]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a36      	ldr	r2, [pc, #216]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b10:	f7fd f95e 	bl	8002dd0 <HAL_GetTick>
 8005b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b18:	f7fd f95a 	bl	8002dd0 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e218      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b2a:	4b2e      	ldr	r3, [pc, #184]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f0      	bne.n	8005b18 <HAL_RCC_OscConfig+0x1e0>
 8005b36:	e000      	b.n	8005b3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0308 	and.w	r3, r3, #8
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d03c      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01c      	beq.n	8005b88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b4e:	4b25      	ldr	r3, [pc, #148]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b54:	4a23      	ldr	r2, [pc, #140]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b56:	f043 0301 	orr.w	r3, r3, #1
 8005b5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b5e:	f7fd f937 	bl	8002dd0 <HAL_GetTick>
 8005b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b64:	e008      	b.n	8005b78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b66:	f7fd f933 	bl	8002dd0 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d901      	bls.n	8005b78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e1f1      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b78:	4b1a      	ldr	r3, [pc, #104]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0ef      	beq.n	8005b66 <HAL_RCC_OscConfig+0x22e>
 8005b86:	e01b      	b.n	8005bc0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b88:	4b16      	ldr	r3, [pc, #88]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b8e:	4a15      	ldr	r2, [pc, #84]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b98:	f7fd f91a 	bl	8002dd0 <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ba0:	f7fd f916 	bl	8002dd0 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e1d4      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bb2:	4b0c      	ldr	r3, [pc, #48]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1ef      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 80ab 	beq.w	8005d24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005bd2:	4b04      	ldr	r3, [pc, #16]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d106      	bne.n	8005bec <HAL_RCC_OscConfig+0x2b4>
 8005bde:	2301      	movs	r3, #1
 8005be0:	e005      	b.n	8005bee <HAL_RCC_OscConfig+0x2b6>
 8005be2:	bf00      	nop
 8005be4:	40021000 	.word	0x40021000
 8005be8:	20000014 	.word	0x20000014
 8005bec:	2300      	movs	r3, #0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00d      	beq.n	8005c0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bf2:	4baf      	ldr	r3, [pc, #700]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf6:	4aae      	ldr	r2, [pc, #696]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8005bfe:	4bac      	ldr	r3, [pc, #688]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c06:	60fb      	str	r3, [r7, #12]
 8005c08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c0e:	4ba9      	ldr	r3, [pc, #676]	; (8005eb4 <HAL_RCC_OscConfig+0x57c>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d118      	bne.n	8005c4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c1a:	4ba6      	ldr	r3, [pc, #664]	; (8005eb4 <HAL_RCC_OscConfig+0x57c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4aa5      	ldr	r2, [pc, #660]	; (8005eb4 <HAL_RCC_OscConfig+0x57c>)
 8005c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c26:	f7fd f8d3 	bl	8002dd0 <HAL_GetTick>
 8005c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c2c:	e008      	b.n	8005c40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c2e:	f7fd f8cf 	bl	8002dd0 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d901      	bls.n	8005c40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e18d      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c40:	4b9c      	ldr	r3, [pc, #624]	; (8005eb4 <HAL_RCC_OscConfig+0x57c>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0f0      	beq.n	8005c2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d108      	bne.n	8005c66 <HAL_RCC_OscConfig+0x32e>
 8005c54:	4b96      	ldr	r3, [pc, #600]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c5a:	4a95      	ldr	r2, [pc, #596]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c5c:	f043 0301 	orr.w	r3, r3, #1
 8005c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c64:	e024      	b.n	8005cb0 <HAL_RCC_OscConfig+0x378>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	2b05      	cmp	r3, #5
 8005c6c:	d110      	bne.n	8005c90 <HAL_RCC_OscConfig+0x358>
 8005c6e:	4b90      	ldr	r3, [pc, #576]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c74:	4a8e      	ldr	r2, [pc, #568]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c76:	f043 0304 	orr.w	r3, r3, #4
 8005c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c7e:	4b8c      	ldr	r3, [pc, #560]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c84:	4a8a      	ldr	r2, [pc, #552]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c86:	f043 0301 	orr.w	r3, r3, #1
 8005c8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c8e:	e00f      	b.n	8005cb0 <HAL_RCC_OscConfig+0x378>
 8005c90:	4b87      	ldr	r3, [pc, #540]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c96:	4a86      	ldr	r2, [pc, #536]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005c98:	f023 0301 	bic.w	r3, r3, #1
 8005c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005ca0:	4b83      	ldr	r3, [pc, #524]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ca6:	4a82      	ldr	r2, [pc, #520]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005ca8:	f023 0304 	bic.w	r3, r3, #4
 8005cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d016      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb8:	f7fd f88a 	bl	8002dd0 <HAL_GetTick>
 8005cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cbe:	e00a      	b.n	8005cd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cc0:	f7fd f886 	bl	8002dd0 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e142      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cd6:	4b76      	ldr	r3, [pc, #472]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d0ed      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x388>
 8005ce4:	e015      	b.n	8005d12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ce6:	f7fd f873 	bl	8002dd0 <HAL_GetTick>
 8005cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005cec:	e00a      	b.n	8005d04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cee:	f7fd f86f 	bl	8002dd0 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e12b      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d04:	4b6a      	ldr	r3, [pc, #424]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d0a:	f003 0302 	and.w	r3, r3, #2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1ed      	bne.n	8005cee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d12:	7ffb      	ldrb	r3, [r7, #31]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d105      	bne.n	8005d24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d18:	4b65      	ldr	r3, [pc, #404]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d1c:	4a64      	ldr	r2, [pc, #400]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d03c      	beq.n	8005daa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d01c      	beq.n	8005d72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d38:	4b5d      	ldr	r3, [pc, #372]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d3e:	4a5c      	ldr	r2, [pc, #368]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d40:	f043 0301 	orr.w	r3, r3, #1
 8005d44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d48:	f7fd f842 	bl	8002dd0 <HAL_GetTick>
 8005d4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d4e:	e008      	b.n	8005d62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d50:	f7fd f83e 	bl	8002dd0 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d901      	bls.n	8005d62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e0fc      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d62:	4b53      	ldr	r3, [pc, #332]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d68:	f003 0302 	and.w	r3, r3, #2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0ef      	beq.n	8005d50 <HAL_RCC_OscConfig+0x418>
 8005d70:	e01b      	b.n	8005daa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d72:	4b4f      	ldr	r3, [pc, #316]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d78:	4a4d      	ldr	r2, [pc, #308]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d7a:	f023 0301 	bic.w	r3, r3, #1
 8005d7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d82:	f7fd f825 	bl	8002dd0 <HAL_GetTick>
 8005d86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d88:	e008      	b.n	8005d9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d8a:	f7fd f821 	bl	8002dd0 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d901      	bls.n	8005d9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e0df      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d9c:	4b44      	ldr	r3, [pc, #272]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1ef      	bne.n	8005d8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f000 80d3 	beq.w	8005f5a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005db4:	4b3e      	ldr	r3, [pc, #248]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 030c 	and.w	r3, r3, #12
 8005dbc:	2b0c      	cmp	r3, #12
 8005dbe:	f000 808d 	beq.w	8005edc <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d15a      	bne.n	8005e80 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dca:	4b39      	ldr	r3, [pc, #228]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a38      	ldr	r2, [pc, #224]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005dd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd6:	f7fc fffb 	bl	8002dd0 <HAL_GetTick>
 8005dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ddc:	e008      	b.n	8005df0 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dde:	f7fc fff7 	bl	8002dd0 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e0b5      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005df0:	4b2f      	ldr	r3, [pc, #188]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f0      	bne.n	8005dde <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dfc:	4b2c      	ldr	r3, [pc, #176]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	4b2d      	ldr	r3, [pc, #180]	; (8005eb8 <HAL_RCC_OscConfig+0x580>)
 8005e02:	4013      	ands	r3, r2
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	6a11      	ldr	r1, [r2, #32]
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e0c:	3a01      	subs	r2, #1
 8005e0e:	0112      	lsls	r2, r2, #4
 8005e10:	4311      	orrs	r1, r2
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005e16:	0212      	lsls	r2, r2, #8
 8005e18:	4311      	orrs	r1, r2
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e1e:	0852      	lsrs	r2, r2, #1
 8005e20:	3a01      	subs	r2, #1
 8005e22:	0552      	lsls	r2, r2, #21
 8005e24:	4311      	orrs	r1, r2
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e2a:	0852      	lsrs	r2, r2, #1
 8005e2c:	3a01      	subs	r2, #1
 8005e2e:	0652      	lsls	r2, r2, #25
 8005e30:	4311      	orrs	r1, r2
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005e36:	06d2      	lsls	r2, r2, #27
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	491d      	ldr	r1, [pc, #116]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e40:	4b1b      	ldr	r3, [pc, #108]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1a      	ldr	r2, [pc, #104]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e4a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e4c:	4b18      	ldr	r3, [pc, #96]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	4a17      	ldr	r2, [pc, #92]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e58:	f7fc ffba 	bl	8002dd0 <HAL_GetTick>
 8005e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e5e:	e008      	b.n	8005e72 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e60:	f7fc ffb6 	bl	8002dd0 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e074      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e72:	4b0f      	ldr	r3, [pc, #60]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0f0      	beq.n	8005e60 <HAL_RCC_OscConfig+0x528>
 8005e7e:	e06c      	b.n	8005f5a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e80:	4b0b      	ldr	r3, [pc, #44]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a0a      	ldr	r2, [pc, #40]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e8a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005e8c:	4b08      	ldr	r3, [pc, #32]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4a07      	ldr	r2, [pc, #28]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e92:	f023 0303 	bic.w	r3, r3, #3
 8005e96:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005e98:	4b05      	ldr	r3, [pc, #20]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	4a04      	ldr	r2, [pc, #16]	; (8005eb0 <HAL_RCC_OscConfig+0x578>)
 8005e9e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ea6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea8:	f7fc ff92 	bl	8002dd0 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005eae:	e00e      	b.n	8005ece <HAL_RCC_OscConfig+0x596>
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	40007000 	.word	0x40007000
 8005eb8:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ebc:	f7fc ff88 	bl	8002dd0 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e046      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ece:	4b25      	ldr	r3, [pc, #148]	; (8005f64 <HAL_RCC_OscConfig+0x62c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1f0      	bne.n	8005ebc <HAL_RCC_OscConfig+0x584>
 8005eda:	e03e      	b.n	8005f5a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	69db      	ldr	r3, [r3, #28]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e039      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005ee8:	4b1e      	ldr	r3, [pc, #120]	; (8005f64 <HAL_RCC_OscConfig+0x62c>)
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f003 0203 	and.w	r2, r3, #3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d12c      	bne.n	8005f56 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f06:	3b01      	subs	r3, #1
 8005f08:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d123      	bne.n	8005f56 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f18:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d11b      	bne.n	8005f56 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d113      	bne.n	8005f56 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f38:	085b      	lsrs	r3, r3, #1
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d109      	bne.n	8005f56 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4c:	085b      	lsrs	r3, r3, #1
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d001      	beq.n	8005f5a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e000      	b.n	8005f5c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3720      	adds	r7, #32
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	40021000 	.word	0x40021000

08005f68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d101      	bne.n	8005f80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e11e      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f80:	4b91      	ldr	r3, [pc, #580]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 030f 	and.w	r3, r3, #15
 8005f88:	683a      	ldr	r2, [r7, #0]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d910      	bls.n	8005fb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f8e:	4b8e      	ldr	r3, [pc, #568]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f023 020f 	bic.w	r2, r3, #15
 8005f96:	498c      	ldr	r1, [pc, #560]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f9e:	4b8a      	ldr	r3, [pc, #552]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 030f 	and.w	r3, r3, #15
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d001      	beq.n	8005fb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e106      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d073      	beq.n	80060a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	2b03      	cmp	r3, #3
 8005fc2:	d129      	bne.n	8006018 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fc4:	4b81      	ldr	r3, [pc, #516]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e0f4      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005fd4:	f000 f972 	bl	80062bc <RCC_GetSysClockFreqFromPLLSource>
 8005fd8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	4a7c      	ldr	r2, [pc, #496]	; (80061d0 <HAL_RCC_ClockConfig+0x268>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d93f      	bls.n	8006062 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005fe2:	4b7a      	ldr	r3, [pc, #488]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d009      	beq.n	8006002 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d033      	beq.n	8006062 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d12f      	bne.n	8006062 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006002:	4b72      	ldr	r3, [pc, #456]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800600a:	4a70      	ldr	r2, [pc, #448]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 800600c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006010:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006012:	2380      	movs	r3, #128	; 0x80
 8006014:	617b      	str	r3, [r7, #20]
 8006016:	e024      	b.n	8006062 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	2b02      	cmp	r3, #2
 800601e:	d107      	bne.n	8006030 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006020:	4b6a      	ldr	r3, [pc, #424]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d109      	bne.n	8006040 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e0c6      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006030:	4b66      	ldr	r3, [pc, #408]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e0be      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006040:	f000 f8ce 	bl	80061e0 <HAL_RCC_GetSysClockFreq>
 8006044:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	4a61      	ldr	r2, [pc, #388]	; (80061d0 <HAL_RCC_ClockConfig+0x268>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d909      	bls.n	8006062 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800604e:	4b5f      	ldr	r3, [pc, #380]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006056:	4a5d      	ldr	r2, [pc, #372]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800605c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800605e:	2380      	movs	r3, #128	; 0x80
 8006060:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006062:	4b5a      	ldr	r3, [pc, #360]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f023 0203 	bic.w	r2, r3, #3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	4957      	ldr	r1, [pc, #348]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006070:	4313      	orrs	r3, r2
 8006072:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006074:	f7fc feac 	bl	8002dd0 <HAL_GetTick>
 8006078:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800607a:	e00a      	b.n	8006092 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800607c:	f7fc fea8 	bl	8002dd0 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	f241 3288 	movw	r2, #5000	; 0x1388
 800608a:	4293      	cmp	r3, r2
 800608c:	d901      	bls.n	8006092 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e095      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006092:	4b4e      	ldr	r3, [pc, #312]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 020c 	and.w	r2, r3, #12
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d1eb      	bne.n	800607c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d023      	beq.n	80060f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 0304 	and.w	r3, r3, #4
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d005      	beq.n	80060c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060bc:	4b43      	ldr	r3, [pc, #268]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	4a42      	ldr	r2, [pc, #264]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 80060c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80060c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d007      	beq.n	80060e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80060d4:	4b3d      	ldr	r3, [pc, #244]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80060dc:	4a3b      	ldr	r2, [pc, #236]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 80060de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80060e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060e4:	4b39      	ldr	r3, [pc, #228]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	4936      	ldr	r1, [pc, #216]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	608b      	str	r3, [r1, #8]
 80060f6:	e008      	b.n	800610a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	2b80      	cmp	r3, #128	; 0x80
 80060fc:	d105      	bne.n	800610a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80060fe:	4b33      	ldr	r3, [pc, #204]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	4a32      	ldr	r2, [pc, #200]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006104:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006108:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800610a:	4b2f      	ldr	r3, [pc, #188]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	429a      	cmp	r2, r3
 8006116:	d21d      	bcs.n	8006154 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006118:	4b2b      	ldr	r3, [pc, #172]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f023 020f 	bic.w	r2, r3, #15
 8006120:	4929      	ldr	r1, [pc, #164]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	4313      	orrs	r3, r2
 8006126:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006128:	f7fc fe52 	bl	8002dd0 <HAL_GetTick>
 800612c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800612e:	e00a      	b.n	8006146 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006130:	f7fc fe4e 	bl	8002dd0 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	f241 3288 	movw	r2, #5000	; 0x1388
 800613e:	4293      	cmp	r3, r2
 8006140:	d901      	bls.n	8006146 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e03b      	b.n	80061be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006146:	4b20      	ldr	r3, [pc, #128]	; (80061c8 <HAL_RCC_ClockConfig+0x260>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 030f 	and.w	r3, r3, #15
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d1ed      	bne.n	8006130 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0304 	and.w	r3, r3, #4
 800615c:	2b00      	cmp	r3, #0
 800615e:	d008      	beq.n	8006172 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006160:	4b1a      	ldr	r3, [pc, #104]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	4917      	ldr	r1, [pc, #92]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 800616e:	4313      	orrs	r3, r2
 8006170:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	2b00      	cmp	r3, #0
 800617c:	d009      	beq.n	8006192 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800617e:	4b13      	ldr	r3, [pc, #76]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	00db      	lsls	r3, r3, #3
 800618c:	490f      	ldr	r1, [pc, #60]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 800618e:	4313      	orrs	r3, r2
 8006190:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006192:	f000 f825 	bl	80061e0 <HAL_RCC_GetSysClockFreq>
 8006196:	4601      	mov	r1, r0
 8006198:	4b0c      	ldr	r3, [pc, #48]	; (80061cc <HAL_RCC_ClockConfig+0x264>)
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	091b      	lsrs	r3, r3, #4
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	4a0c      	ldr	r2, [pc, #48]	; (80061d4 <HAL_RCC_ClockConfig+0x26c>)
 80061a4:	5cd3      	ldrb	r3, [r2, r3]
 80061a6:	f003 031f 	and.w	r3, r3, #31
 80061aa:	fa21 f303 	lsr.w	r3, r1, r3
 80061ae:	4a0a      	ldr	r2, [pc, #40]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 80061b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80061b2:	4b0a      	ldr	r3, [pc, #40]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7fc fdbe 	bl	8002d38 <HAL_InitTick>
 80061bc:	4603      	mov	r3, r0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3718      	adds	r7, #24
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	40022000 	.word	0x40022000
 80061cc:	40021000 	.word	0x40021000
 80061d0:	04c4b400 	.word	0x04c4b400
 80061d4:	0800a4d8 	.word	0x0800a4d8
 80061d8:	20000010 	.word	0x20000010
 80061dc:	20000014 	.word	0x20000014

080061e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b087      	sub	sp, #28
 80061e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80061e6:	4b2c      	ldr	r3, [pc, #176]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f003 030c 	and.w	r3, r3, #12
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d102      	bne.n	80061f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80061f2:	4b2a      	ldr	r3, [pc, #168]	; (800629c <HAL_RCC_GetSysClockFreq+0xbc>)
 80061f4:	613b      	str	r3, [r7, #16]
 80061f6:	e047      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80061f8:	4b27      	ldr	r3, [pc, #156]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	f003 030c 	and.w	r3, r3, #12
 8006200:	2b08      	cmp	r3, #8
 8006202:	d102      	bne.n	800620a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006204:	4b26      	ldr	r3, [pc, #152]	; (80062a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006206:	613b      	str	r3, [r7, #16]
 8006208:	e03e      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800620a:	4b23      	ldr	r3, [pc, #140]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f003 030c 	and.w	r3, r3, #12
 8006212:	2b0c      	cmp	r3, #12
 8006214:	d136      	bne.n	8006284 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006216:	4b20      	ldr	r3, [pc, #128]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	f003 0303 	and.w	r3, r3, #3
 800621e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006220:	4b1d      	ldr	r3, [pc, #116]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	091b      	lsrs	r3, r3, #4
 8006226:	f003 030f 	and.w	r3, r3, #15
 800622a:	3301      	adds	r3, #1
 800622c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2b03      	cmp	r3, #3
 8006232:	d10c      	bne.n	800624e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006234:	4a1a      	ldr	r2, [pc, #104]	; (80062a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	fbb2 f3f3 	udiv	r3, r2, r3
 800623c:	4a16      	ldr	r2, [pc, #88]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 800623e:	68d2      	ldr	r2, [r2, #12]
 8006240:	0a12      	lsrs	r2, r2, #8
 8006242:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006246:	fb02 f303 	mul.w	r3, r2, r3
 800624a:	617b      	str	r3, [r7, #20]
      break;
 800624c:	e00c      	b.n	8006268 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800624e:	4a13      	ldr	r2, [pc, #76]	; (800629c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	fbb2 f3f3 	udiv	r3, r2, r3
 8006256:	4a10      	ldr	r2, [pc, #64]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006258:	68d2      	ldr	r2, [r2, #12]
 800625a:	0a12      	lsrs	r2, r2, #8
 800625c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006260:	fb02 f303 	mul.w	r3, r2, r3
 8006264:	617b      	str	r3, [r7, #20]
      break;
 8006266:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006268:	4b0b      	ldr	r3, [pc, #44]	; (8006298 <HAL_RCC_GetSysClockFreq+0xb8>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	0e5b      	lsrs	r3, r3, #25
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	3301      	adds	r3, #1
 8006274:	005b      	lsls	r3, r3, #1
 8006276:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	e001      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006284:	2300      	movs	r3, #0
 8006286:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006288:	693b      	ldr	r3, [r7, #16]
}
 800628a:	4618      	mov	r0, r3
 800628c:	371c      	adds	r7, #28
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40021000 	.word	0x40021000
 800629c:	00f42400 	.word	0x00f42400
 80062a0:	007a1200 	.word	0x007a1200

080062a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062a8:	4b03      	ldr	r3, [pc, #12]	; (80062b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80062aa:	681b      	ldr	r3, [r3, #0]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	20000010 	.word	0x20000010

080062bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062c2:	4b1e      	ldr	r3, [pc, #120]	; (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062cc:	4b1b      	ldr	r3, [pc, #108]	; (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	091b      	lsrs	r3, r3, #4
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	3301      	adds	r3, #1
 80062d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	2b03      	cmp	r3, #3
 80062de:	d10c      	bne.n	80062fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062e0:	4a17      	ldr	r2, [pc, #92]	; (8006340 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e8:	4a14      	ldr	r2, [pc, #80]	; (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062ea:	68d2      	ldr	r2, [r2, #12]
 80062ec:	0a12      	lsrs	r2, r2, #8
 80062ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80062f2:	fb02 f303 	mul.w	r3, r2, r3
 80062f6:	617b      	str	r3, [r7, #20]
    break;
 80062f8:	e00c      	b.n	8006314 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062fa:	4a12      	ldr	r2, [pc, #72]	; (8006344 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006302:	4a0e      	ldr	r2, [pc, #56]	; (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006304:	68d2      	ldr	r2, [r2, #12]
 8006306:	0a12      	lsrs	r2, r2, #8
 8006308:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800630c:	fb02 f303 	mul.w	r3, r2, r3
 8006310:	617b      	str	r3, [r7, #20]
    break;
 8006312:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006314:	4b09      	ldr	r3, [pc, #36]	; (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	0e5b      	lsrs	r3, r3, #25
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	3301      	adds	r3, #1
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	fbb2 f3f3 	udiv	r3, r2, r3
 800632c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800632e:	687b      	ldr	r3, [r7, #4]
}
 8006330:	4618      	mov	r0, r3
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr
 800633c:	40021000 	.word	0x40021000
 8006340:	007a1200 	.word	0x007a1200
 8006344:	00f42400 	.word	0x00f42400

08006348 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006350:	2300      	movs	r3, #0
 8006352:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006354:	2300      	movs	r3, #0
 8006356:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 8098 	beq.w	8006496 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006366:	2300      	movs	r3, #0
 8006368:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800636a:	4b43      	ldr	r3, [pc, #268]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800636c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800636e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10d      	bne.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006376:	4b40      	ldr	r3, [pc, #256]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800637a:	4a3f      	ldr	r2, [pc, #252]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800637c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006380:	6593      	str	r3, [r2, #88]	; 0x58
 8006382:	4b3d      	ldr	r3, [pc, #244]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800638a:	60bb      	str	r3, [r7, #8]
 800638c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800638e:	2301      	movs	r3, #1
 8006390:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006392:	4b3a      	ldr	r3, [pc, #232]	; (800647c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a39      	ldr	r2, [pc, #228]	; (800647c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800639c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800639e:	f7fc fd17 	bl	8002dd0 <HAL_GetTick>
 80063a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063a4:	e009      	b.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a6:	f7fc fd13 	bl	8002dd0 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d902      	bls.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	74fb      	strb	r3, [r7, #19]
        break;
 80063b8:	e005      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063ba:	4b30      	ldr	r3, [pc, #192]	; (800647c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d0ef      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80063c6:	7cfb      	ldrb	r3, [r7, #19]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d159      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80063cc:	4b2a      	ldr	r3, [pc, #168]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d01e      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d019      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063e8:	4b23      	ldr	r3, [pc, #140]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063f4:	4b20      	ldr	r3, [pc, #128]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063fa:	4a1f      	ldr	r2, [pc, #124]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006400:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006404:	4b1c      	ldr	r3, [pc, #112]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800640a:	4a1b      	ldr	r2, [pc, #108]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800640c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006414:	4a18      	ldr	r2, [pc, #96]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	d016      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006426:	f7fc fcd3 	bl	8002dd0 <HAL_GetTick>
 800642a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800642c:	e00b      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800642e:	f7fc fccf 	bl	8002dd0 <HAL_GetTick>
 8006432:	4602      	mov	r2, r0
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	f241 3288 	movw	r2, #5000	; 0x1388
 800643c:	4293      	cmp	r3, r2
 800643e:	d902      	bls.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	74fb      	strb	r3, [r7, #19]
            break;
 8006444:	e006      	b.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006446:	4b0c      	ldr	r3, [pc, #48]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0ec      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006454:	7cfb      	ldrb	r3, [r7, #19]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10b      	bne.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800645a:	4b07      	ldr	r3, [pc, #28]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800645c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006460:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006468:	4903      	ldr	r1, [pc, #12]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006470:	e008      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006472:	7cfb      	ldrb	r3, [r7, #19]
 8006474:	74bb      	strb	r3, [r7, #18]
 8006476:	e005      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006478:	40021000 	.word	0x40021000
 800647c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006480:	7cfb      	ldrb	r3, [r7, #19]
 8006482:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006484:	7c7b      	ldrb	r3, [r7, #17]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d105      	bne.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800648a:	4baf      	ldr	r3, [pc, #700]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800648c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800648e:	4aae      	ldr	r2, [pc, #696]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006494:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00a      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064a2:	4ba9      	ldr	r3, [pc, #676]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a8:	f023 0203 	bic.w	r2, r3, #3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	49a5      	ldr	r1, [pc, #660]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0302 	and.w	r3, r3, #2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00a      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064c4:	4ba0      	ldr	r3, [pc, #640]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ca:	f023 020c 	bic.w	r2, r3, #12
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	499d      	ldr	r1, [pc, #628]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0304 	and.w	r3, r3, #4
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064e6:	4b98      	ldr	r3, [pc, #608]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	4994      	ldr	r1, [pc, #592]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0308 	and.w	r3, r3, #8
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00a      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006508:	4b8f      	ldr	r3, [pc, #572]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800650a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800650e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	498c      	ldr	r1, [pc, #560]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006518:	4313      	orrs	r3, r2
 800651a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0310 	and.w	r3, r3, #16
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800652a:	4b87      	ldr	r3, [pc, #540]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800652c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	695b      	ldr	r3, [r3, #20]
 8006538:	4983      	ldr	r1, [pc, #524]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800653a:	4313      	orrs	r3, r2
 800653c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0320 	and.w	r3, r3, #32
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800654c:	4b7e      	ldr	r3, [pc, #504]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800654e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006552:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	497b      	ldr	r1, [pc, #492]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800655c:	4313      	orrs	r3, r2
 800655e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800656e:	4b76      	ldr	r3, [pc, #472]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006574:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	4972      	ldr	r1, [pc, #456]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800657e:	4313      	orrs	r3, r2
 8006580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00a      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006590:	4b6d      	ldr	r3, [pc, #436]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006596:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	496a      	ldr	r1, [pc, #424]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00a      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065b2:	4b65      	ldr	r3, [pc, #404]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	4961      	ldr	r1, [pc, #388]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00a      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80065d4:	4b5c      	ldr	r3, [pc, #368]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80065da:	f023 0203 	bic.w	r2, r3, #3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e2:	4959      	ldr	r1, [pc, #356]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00a      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065f6:	4b54      	ldr	r3, [pc, #336]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80065f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006604:	4950      	ldr	r1, [pc, #320]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006606:	4313      	orrs	r3, r2
 8006608:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006614:	2b00      	cmp	r3, #0
 8006616:	d015      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006618:	4b4b      	ldr	r3, [pc, #300]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800661a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800661e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006626:	4948      	ldr	r1, [pc, #288]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006628:	4313      	orrs	r3, r2
 800662a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006632:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006636:	d105      	bne.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006638:	4b43      	ldr	r3, [pc, #268]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	4a42      	ldr	r2, [pc, #264]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800663e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006642:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800664c:	2b00      	cmp	r3, #0
 800664e:	d015      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006650:	4b3d      	ldr	r3, [pc, #244]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006656:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800665e:	493a      	ldr	r1, [pc, #232]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006660:	4313      	orrs	r3, r2
 8006662:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800666a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800666e:	d105      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006670:	4b35      	ldr	r3, [pc, #212]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	4a34      	ldr	r2, [pc, #208]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006676:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800667a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006684:	2b00      	cmp	r3, #0
 8006686:	d015      	beq.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006688:	4b2f      	ldr	r3, [pc, #188]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800668e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006696:	492c      	ldr	r1, [pc, #176]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006698:	4313      	orrs	r3, r2
 800669a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80066a6:	d105      	bne.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066a8:	4b27      	ldr	r3, [pc, #156]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	4a26      	ldr	r2, [pc, #152]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066b2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d015      	beq.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066c0:	4b21      	ldr	r3, [pc, #132]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ce:	491e      	ldr	r1, [pc, #120]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066de:	d105      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066e0:	4b19      	ldr	r3, [pc, #100]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	4a18      	ldr	r2, [pc, #96]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d015      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066f8:	4b13      	ldr	r3, [pc, #76]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80066fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006706:	4910      	ldr	r1, [pc, #64]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006708:	4313      	orrs	r3, r2
 800670a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006712:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006716:	d105      	bne.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006718:	4b0b      	ldr	r3, [pc, #44]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	4a0a      	ldr	r2, [pc, #40]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800671e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006722:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d018      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006730:	4b05      	ldr	r3, [pc, #20]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006736:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673e:	4902      	ldr	r1, [pc, #8]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006740:	4313      	orrs	r3, r2
 8006742:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006746:	e001      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x404>
 8006748:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006750:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006754:	d105      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006756:	4b21      	ldr	r3, [pc, #132]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	4a20      	ldr	r2, [pc, #128]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800675c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006760:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800676a:	2b00      	cmp	r3, #0
 800676c:	d015      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800676e:	4b1b      	ldr	r3, [pc, #108]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800677c:	4917      	ldr	r1, [pc, #92]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800677e:	4313      	orrs	r3, r2
 8006780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800678c:	d105      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800678e:	4b13      	ldr	r3, [pc, #76]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	4a12      	ldr	r2, [pc, #72]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006798:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d015      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80067a6:	4b0d      	ldr	r3, [pc, #52]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80067a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067b4:	4909      	ldr	r1, [pc, #36]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067c4:	d105      	bne.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067c6:	4b05      	ldr	r3, [pc, #20]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	4a04      	ldr	r2, [pc, #16]	; (80067dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80067cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067d0:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80067d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3718      	adds	r7, #24
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	40021000 	.word	0x40021000

080067e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e084      	b.n	80068fc <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b00      	cmp	r3, #0
 8006802:	d106      	bne.n	8006812 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f7fb fcc3 	bl	8002198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2202      	movs	r2, #2
 8006816:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006828:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006832:	d902      	bls.n	800683a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006834:	2300      	movs	r3, #0
 8006836:	60fb      	str	r3, [r7, #12]
 8006838:	e002      	b.n	8006840 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800683a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800683e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006848:	d007      	beq.n	800685a <HAL_SPI_Init+0x7a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006852:	d002      	beq.n	800685a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685e:	2b00      	cmp	r3, #0
 8006860:	d10b      	bne.n	800687a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800686a:	d903      	bls.n	8006874 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	631a      	str	r2, [r3, #48]	; 0x30
 8006872:	e002      	b.n	800687a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	431a      	orrs	r2, r3
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	431a      	orrs	r2, r3
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	699b      	ldr	r3, [r3, #24]
 8006894:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006898:	431a      	orrs	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	431a      	orrs	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	ea42 0103 	orr.w	r1, r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	0c1b      	lsrs	r3, r3, #16
 80068ba:	f003 0204 	and.w	r2, r3, #4
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c2:	431a      	orrs	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	ea42 0103 	orr.w	r1, r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	430a      	orrs	r2, r1
 80068da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	69da      	ldr	r2, [r3, #28]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	603b      	str	r3, [r7, #0]
 8006910:	4613      	mov	r3, r2
 8006912:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006914:	2300      	movs	r3, #0
 8006916:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800691e:	2b01      	cmp	r3, #1
 8006920:	d101      	bne.n	8006926 <HAL_SPI_Transmit+0x22>
 8006922:	2302      	movs	r3, #2
 8006924:	e150      	b.n	8006bc8 <HAL_SPI_Transmit+0x2c4>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800692e:	f7fc fa4f 	bl	8002dd0 <HAL_GetTick>
 8006932:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006934:	88fb      	ldrh	r3, [r7, #6]
 8006936:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b01      	cmp	r3, #1
 8006942:	d002      	beq.n	800694a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006944:	2302      	movs	r3, #2
 8006946:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006948:	e135      	b.n	8006bb6 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d002      	beq.n	8006956 <HAL_SPI_Transmit+0x52>
 8006950:	88fb      	ldrh	r3, [r7, #6]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d102      	bne.n	800695c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	77fb      	strb	r3, [r7, #31]
    goto error;
 800695a:	e12c      	b.n	8006bb6 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2203      	movs	r2, #3
 8006960:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2200      	movs	r2, #0
 8006968:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	88fa      	ldrh	r2, [r7, #6]
 8006974:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	88fa      	ldrh	r2, [r7, #6]
 800697a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069a6:	d107      	bne.n	80069b8 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c2:	2b40      	cmp	r3, #64	; 0x40
 80069c4:	d007      	beq.n	80069d6 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80069de:	d94b      	bls.n	8006a78 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <HAL_SPI_Transmit+0xea>
 80069e8:	8afb      	ldrh	r3, [r7, #22]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d13e      	bne.n	8006a6c <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f2:	881a      	ldrh	r2, [r3, #0]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069fe:	1c9a      	adds	r2, r3, #2
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006a12:	e02b      	b.n	8006a6c <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d112      	bne.n	8006a48 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a26:	881a      	ldrh	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a32:	1c9a      	adds	r2, r3, #2
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006a46:	e011      	b.n	8006a6c <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a48:	f7fc f9c2 	bl	8002dd0 <HAL_GetTick>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	683a      	ldr	r2, [r7, #0]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d803      	bhi.n	8006a60 <HAL_SPI_Transmit+0x15c>
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a5e:	d102      	bne.n	8006a66 <HAL_SPI_Transmit+0x162>
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d102      	bne.n	8006a6c <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006a6a:	e0a4      	b.n	8006bb6 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1ce      	bne.n	8006a14 <HAL_SPI_Transmit+0x110>
 8006a76:	e07c      	b.n	8006b72 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d002      	beq.n	8006a86 <HAL_SPI_Transmit+0x182>
 8006a80:	8afb      	ldrh	r3, [r7, #22]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d170      	bne.n	8006b68 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d912      	bls.n	8006ab6 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a94:	881a      	ldrh	r2, [r3, #0]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa0:	1c9a      	adds	r2, r3, #2
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	3b02      	subs	r3, #2
 8006aae:	b29a      	uxth	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006ab4:	e058      	b.n	8006b68 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	330c      	adds	r3, #12
 8006ac0:	7812      	ldrb	r2, [r2, #0]
 8006ac2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac8:	1c5a      	adds	r2, r3, #1
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006adc:	e044      	b.n	8006b68 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f003 0302 	and.w	r3, r3, #2
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d12b      	bne.n	8006b44 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d912      	bls.n	8006b1c <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006afa:	881a      	ldrh	r2, [r3, #0]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b06:	1c9a      	adds	r2, r3, #2
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b02      	subs	r3, #2
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b1a:	e025      	b.n	8006b68 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	330c      	adds	r3, #12
 8006b26:	7812      	ldrb	r2, [r2, #0]
 8006b28:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b42:	e011      	b.n	8006b68 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b44:	f7fc f944 	bl	8002dd0 <HAL_GetTick>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d803      	bhi.n	8006b5c <HAL_SPI_Transmit+0x258>
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b5a:	d102      	bne.n	8006b62 <HAL_SPI_Transmit+0x25e>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d102      	bne.n	8006b68 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006b66:	e026      	b.n	8006bb6 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1b5      	bne.n	8006ade <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b72:	69ba      	ldr	r2, [r7, #24]
 8006b74:	6839      	ldr	r1, [r7, #0]
 8006b76:	68f8      	ldr	r0, [r7, #12]
 8006b78:	f000 f901 	bl	8006d7e <SPI_EndRxTxTransaction>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d002      	beq.n	8006b88 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2220      	movs	r2, #32
 8006b86:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10a      	bne.n	8006ba6 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b90:	2300      	movs	r3, #0
 8006b92:	613b      	str	r3, [r7, #16]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	613b      	str	r3, [r7, #16]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	613b      	str	r3, [r7, #16]
 8006ba4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d002      	beq.n	8006bb4 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	77fb      	strb	r3, [r7, #31]
 8006bb2:	e000      	b.n	8006bb6 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8006bb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006bc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3720      	adds	r7, #32
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	603b      	str	r3, [r7, #0]
 8006bdc:	4613      	mov	r3, r2
 8006bde:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006be0:	e04c      	b.n	8006c7c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006be8:	d048      	beq.n	8006c7c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006bea:	f7fc f8f1 	bl	8002dd0 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d902      	bls.n	8006c00 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d13d      	bne.n	8006c7c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c18:	d111      	bne.n	8006c3e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c22:	d004      	beq.n	8006c2e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c2c:	d107      	bne.n	8006c3e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c46:	d10f      	bne.n	8006c68 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c56:	601a      	str	r2, [r3, #0]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e00f      	b.n	8006c9c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	689a      	ldr	r2, [r3, #8]
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	4013      	ands	r3, r2
 8006c86:	68ba      	ldr	r2, [r7, #8]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	bf0c      	ite	eq
 8006c8c:	2301      	moveq	r3, #1
 8006c8e:	2300      	movne	r3, #0
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	461a      	mov	r2, r3
 8006c94:	79fb      	ldrb	r3, [r7, #7]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d1a3      	bne.n	8006be2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006cb2:	e057      	b.n	8006d64 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006cba:	d106      	bne.n	8006cca <SPI_WaitFifoStateUntilTimeout+0x26>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d103      	bne.n	8006cca <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	330c      	adds	r3, #12
 8006cc8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cd0:	d048      	beq.n	8006d64 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006cd2:	f7fc f87d 	bl	8002dd0 <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d902      	bls.n	8006ce8 <SPI_WaitFifoStateUntilTimeout+0x44>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d13d      	bne.n	8006d64 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006cf6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d00:	d111      	bne.n	8006d26 <SPI_WaitFifoStateUntilTimeout+0x82>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d0a:	d004      	beq.n	8006d16 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d14:	d107      	bne.n	8006d26 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d2e:	d10f      	bne.n	8006d50 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e008      	b.n	8006d76 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689a      	ldr	r2, [r3, #8]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d19f      	bne.n	8006cb4 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}

08006d7e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b086      	sub	sp, #24
 8006d82:	af02      	add	r7, sp, #8
 8006d84:	60f8      	str	r0, [r7, #12]
 8006d86:	60b9      	str	r1, [r7, #8]
 8006d88:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff ff84 	bl	8006ca4 <SPI_WaitFifoStateUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d007      	beq.n	8006db2 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006da6:	f043 0220 	orr.w	r2, r3, #32
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e027      	b.n	8006e02 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2200      	movs	r2, #0
 8006dba:	2180      	movs	r1, #128	; 0x80
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f7ff ff07 	bl	8006bd0 <SPI_WaitFlagStateUntilTimeout>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d007      	beq.n	8006dd8 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dcc:	f043 0220 	orr.w	r2, r3, #32
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e014      	b.n	8006e02 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	9300      	str	r3, [sp, #0]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f7ff ff5d 	bl	8006ca4 <SPI_WaitFifoStateUntilTimeout>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d007      	beq.n	8006e00 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006df4:	f043 0220 	orr.w	r2, r3, #32
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dfc:	2303      	movs	r3, #3
 8006dfe:	e000      	b.n	8006e02 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b082      	sub	sp, #8
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e049      	b.n	8006eb0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d106      	bne.n	8006e36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7fb fe7b 	bl	8002b2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2202      	movs	r2, #2
 8006e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	3304      	adds	r3, #4
 8006e46:	4619      	mov	r1, r3
 8006e48:	4610      	mov	r0, r2
 8006e4a:	f000 fc51 	bl	80076f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2201      	movs	r2, #1
 8006e52:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2201      	movs	r2, #1
 8006e9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3708      	adds	r7, #8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d001      	beq.n	8006ed0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e019      	b.n	8006f04 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	4b0c      	ldr	r3, [pc, #48]	; (8006f10 <HAL_TIM_Base_Start+0x58>)
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2b06      	cmp	r3, #6
 8006ee8:	d00b      	beq.n	8006f02 <HAL_TIM_Base_Start+0x4a>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ef0:	d007      	beq.n	8006f02 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f042 0201 	orr.w	r2, r2, #1
 8006f00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	00010007 	.word	0x00010007

08006f14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d001      	beq.n	8006f2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e021      	b.n	8006f70 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2202      	movs	r2, #2
 8006f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68da      	ldr	r2, [r3, #12]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 0201 	orr.w	r2, r2, #1
 8006f42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	689a      	ldr	r2, [r3, #8]
 8006f4a:	4b0c      	ldr	r3, [pc, #48]	; (8006f7c <HAL_TIM_Base_Start_IT+0x68>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2b06      	cmp	r3, #6
 8006f54:	d00b      	beq.n	8006f6e <HAL_TIM_Base_Start_IT+0x5a>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f5c:	d007      	beq.n	8006f6e <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f042 0201 	orr.w	r2, r2, #1
 8006f6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3714      	adds	r7, #20
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	00010007 	.word	0x00010007

08006f80 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68da      	ldr	r2, [r3, #12]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f022 0201 	bic.w	r2, r2, #1
 8006f96:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	6a1a      	ldr	r2, [r3, #32]
 8006f9e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d10f      	bne.n	8006fc8 <HAL_TIM_Base_Stop_IT+0x48>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6a1a      	ldr	r2, [r3, #32]
 8006fae:	f244 4344 	movw	r3, #17476	; 0x4444
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d107      	bne.n	8006fc8 <HAL_TIM_Base_Stop_IT+0x48>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0201 	bic.w	r2, r2, #1
 8006fc6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	370c      	adds	r7, #12
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr

08006fde <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b086      	sub	sp, #24
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
 8006fe6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e097      	b.n	8007122 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d106      	bne.n	800700c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fb fd34 	bl	8002a74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2202      	movs	r2, #2
 8007010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	6812      	ldr	r2, [r2, #0]
 800701e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007022:	f023 0307 	bic.w	r3, r3, #7
 8007026:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	3304      	adds	r3, #4
 8007030:	4619      	mov	r1, r3
 8007032:	4610      	mov	r0, r2
 8007034:	f000 fb5c 	bl	80076f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	699b      	ldr	r3, [r3, #24]
 8007046:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	697a      	ldr	r2, [r7, #20]
 8007056:	4313      	orrs	r3, r2
 8007058:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007060:	f023 0303 	bic.w	r3, r3, #3
 8007064:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	689a      	ldr	r2, [r3, #8]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	021b      	lsls	r3, r3, #8
 8007070:	4313      	orrs	r3, r2
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	4313      	orrs	r3, r2
 8007076:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800707e:	f023 030c 	bic.w	r3, r3, #12
 8007082:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800708a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800708e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	021b      	lsls	r3, r3, #8
 800709a:	4313      	orrs	r3, r2
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	691b      	ldr	r3, [r3, #16]
 80070a6:	011a      	lsls	r2, r3, #4
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	6a1b      	ldr	r3, [r3, #32]
 80070ac:	031b      	lsls	r3, r3, #12
 80070ae:	4313      	orrs	r3, r2
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80070bc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80070c4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	011b      	lsls	r3, r3, #4
 80070d0:	4313      	orrs	r3, r2
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3718      	adds	r7, #24
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b082      	sub	sp, #8
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	f003 0302 	and.w	r3, r3, #2
 800713c:	2b02      	cmp	r3, #2
 800713e:	d122      	bne.n	8007186 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b02      	cmp	r3, #2
 800714c:	d11b      	bne.n	8007186 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f06f 0202 	mvn.w	r2, #2
 8007156:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	f003 0303 	and.w	r3, r3, #3
 8007168:	2b00      	cmp	r3, #0
 800716a:	d003      	beq.n	8007174 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 faa1 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 8007172:	e005      	b.n	8007180 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 fa93 	bl	80076a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 faa4 	bl	80076c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	f003 0304 	and.w	r3, r3, #4
 8007190:	2b04      	cmp	r3, #4
 8007192:	d122      	bne.n	80071da <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f003 0304 	and.w	r3, r3, #4
 800719e:	2b04      	cmp	r3, #4
 80071a0:	d11b      	bne.n	80071da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f06f 0204 	mvn.w	r2, #4
 80071aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2202      	movs	r2, #2
 80071b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f000 fa77 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 80071c6:	e005      	b.n	80071d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 fa69 	bl	80076a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa7a 	bl	80076c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	f003 0308 	and.w	r3, r3, #8
 80071e4:	2b08      	cmp	r3, #8
 80071e6:	d122      	bne.n	800722e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f003 0308 	and.w	r3, r3, #8
 80071f2:	2b08      	cmp	r3, #8
 80071f4:	d11b      	bne.n	800722e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f06f 0208 	mvn.w	r2, #8
 80071fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2204      	movs	r2, #4
 8007204:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	69db      	ldr	r3, [r3, #28]
 800720c:	f003 0303 	and.w	r3, r3, #3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d003      	beq.n	800721c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 fa4d 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 800721a:	e005      	b.n	8007228 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fa3f 	bl	80076a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa50 	bl	80076c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	f003 0310 	and.w	r3, r3, #16
 8007238:	2b10      	cmp	r3, #16
 800723a:	d122      	bne.n	8007282 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	f003 0310 	and.w	r3, r3, #16
 8007246:	2b10      	cmp	r3, #16
 8007248:	d11b      	bne.n	8007282 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f06f 0210 	mvn.w	r2, #16
 8007252:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2208      	movs	r2, #8
 8007258:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	69db      	ldr	r3, [r3, #28]
 8007260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007264:	2b00      	cmp	r3, #0
 8007266:	d003      	beq.n	8007270 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 fa23 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 800726e:	e005      	b.n	800727c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fa15 	bl	80076a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 fa26 	bl	80076c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	f003 0301 	and.w	r3, r3, #1
 800728c:	2b01      	cmp	r3, #1
 800728e:	d10e      	bne.n	80072ae <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	2b01      	cmp	r3, #1
 800729c:	d107      	bne.n	80072ae <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f06f 0201 	mvn.w	r2, #1
 80072a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 f9ef 	bl	800768c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	691b      	ldr	r3, [r3, #16]
 80072b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072b8:	2b80      	cmp	r3, #128	; 0x80
 80072ba:	d10e      	bne.n	80072da <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072c6:	2b80      	cmp	r3, #128	; 0x80
 80072c8:	d107      	bne.n	80072da <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fd5d 	bl	8007d94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072e8:	d10e      	bne.n	8007308 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072f4:	2b80      	cmp	r3, #128	; 0x80
 80072f6:	d107      	bne.n	8007308 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fd50 	bl	8007da8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007312:	2b40      	cmp	r3, #64	; 0x40
 8007314:	d10e      	bne.n	8007334 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007320:	2b40      	cmp	r3, #64	; 0x40
 8007322:	d107      	bne.n	8007334 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800732c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f9d4 	bl	80076dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	f003 0320 	and.w	r3, r3, #32
 800733e:	2b20      	cmp	r3, #32
 8007340:	d10e      	bne.n	8007360 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	f003 0320 	and.w	r3, r3, #32
 800734c:	2b20      	cmp	r3, #32
 800734e:	d107      	bne.n	8007360 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f06f 0220 	mvn.w	r2, #32
 8007358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fd10 	bl	8007d80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	691b      	ldr	r3, [r3, #16]
 8007366:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800736a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800736e:	d10f      	bne.n	8007390 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800737a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800737e:	d107      	bne.n	8007390 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8007388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fd16 	bl	8007dbc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800739a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800739e:	d10f      	bne.n	80073c0 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80073ae:	d107      	bne.n	80073c0 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80073b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 fd08 	bl	8007dd0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073ce:	d10f      	bne.n	80073f0 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073de:	d107      	bne.n	80073f0 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80073e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 fcfa 	bl	8007de4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80073fe:	d10f      	bne.n	8007420 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800740a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800740e:	d107      	bne.n	8007420 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8007418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 fcec 	bl	8007df8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007420:	bf00      	nop
 8007422:	3708      	adds	r7, #8
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007438:	2b01      	cmp	r3, #1
 800743a:	d101      	bne.n	8007440 <HAL_TIM_ConfigClockSource+0x18>
 800743c:	2302      	movs	r3, #2
 800743e:	e0d2      	b.n	80075e6 <HAL_TIM_ConfigClockSource+0x1be>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2202      	movs	r2, #2
 800744c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800745e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007462:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800746a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800747c:	f000 80a9 	beq.w	80075d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8007480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007484:	d81a      	bhi.n	80074bc <HAL_TIM_ConfigClockSource+0x94>
 8007486:	2b30      	cmp	r3, #48	; 0x30
 8007488:	f000 809a 	beq.w	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 800748c:	2b30      	cmp	r3, #48	; 0x30
 800748e:	d809      	bhi.n	80074a4 <HAL_TIM_ConfigClockSource+0x7c>
 8007490:	2b10      	cmp	r3, #16
 8007492:	f000 8095 	beq.w	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 8007496:	2b20      	cmp	r3, #32
 8007498:	f000 8092 	beq.w	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 808f 	beq.w	80075c0 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80074a2:	e097      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80074a4:	2b50      	cmp	r3, #80	; 0x50
 80074a6:	d05b      	beq.n	8007560 <HAL_TIM_ConfigClockSource+0x138>
 80074a8:	2b50      	cmp	r3, #80	; 0x50
 80074aa:	d802      	bhi.n	80074b2 <HAL_TIM_ConfigClockSource+0x8a>
 80074ac:	2b40      	cmp	r3, #64	; 0x40
 80074ae:	d077      	beq.n	80075a0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80074b0:	e090      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80074b2:	2b60      	cmp	r3, #96	; 0x60
 80074b4:	d064      	beq.n	8007580 <HAL_TIM_ConfigClockSource+0x158>
 80074b6:	2b70      	cmp	r3, #112	; 0x70
 80074b8:	d028      	beq.n	800750c <HAL_TIM_ConfigClockSource+0xe4>
      break;
 80074ba:	e08b      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80074bc:	4a4c      	ldr	r2, [pc, #304]	; (80075f0 <HAL_TIM_ConfigClockSource+0x1c8>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d07e      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 80074c2:	4a4b      	ldr	r2, [pc, #300]	; (80075f0 <HAL_TIM_ConfigClockSource+0x1c8>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d810      	bhi.n	80074ea <HAL_TIM_ConfigClockSource+0xc2>
 80074c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074cc:	d078      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 80074ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074d2:	d803      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0xb4>
 80074d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074d8:	d02f      	beq.n	800753a <HAL_TIM_ConfigClockSource+0x112>
      break;
 80074da:	e07b      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80074dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80074e0:	d06e      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 80074e2:	4a44      	ldr	r2, [pc, #272]	; (80075f4 <HAL_TIM_ConfigClockSource+0x1cc>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d06b      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
      break;
 80074e8:	e074      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80074ea:	4a43      	ldr	r2, [pc, #268]	; (80075f8 <HAL_TIM_ConfigClockSource+0x1d0>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d067      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 80074f0:	4a41      	ldr	r2, [pc, #260]	; (80075f8 <HAL_TIM_ConfigClockSource+0x1d0>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d803      	bhi.n	80074fe <HAL_TIM_ConfigClockSource+0xd6>
 80074f6:	4a41      	ldr	r2, [pc, #260]	; (80075fc <HAL_TIM_ConfigClockSource+0x1d4>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d061      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
      break;
 80074fc:	e06a      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80074fe:	4a40      	ldr	r2, [pc, #256]	; (8007600 <HAL_TIM_ConfigClockSource+0x1d8>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d05d      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
 8007504:	4a3f      	ldr	r2, [pc, #252]	; (8007604 <HAL_TIM_ConfigClockSource+0x1dc>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d05a      	beq.n	80075c0 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800750a:	e063      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6818      	ldr	r0, [r3, #0]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	6899      	ldr	r1, [r3, #8]
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	f000 fac8 	bl	8007ab0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800752e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	609a      	str	r2, [r3, #8]
      break;
 8007538:	e04c      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6818      	ldr	r0, [r3, #0]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	6899      	ldr	r1, [r3, #8]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f000 fab1 	bl	8007ab0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	689a      	ldr	r2, [r3, #8]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800755c:	609a      	str	r2, [r3, #8]
      break;
 800755e:	e039      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6818      	ldr	r0, [r3, #0]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	6859      	ldr	r1, [r3, #4]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	461a      	mov	r2, r3
 800756e:	f000 fa23 	bl	80079b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2150      	movs	r1, #80	; 0x50
 8007578:	4618      	mov	r0, r3
 800757a:	f000 fa7c 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 800757e:	e029      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6818      	ldr	r0, [r3, #0]
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	6859      	ldr	r1, [r3, #4]
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	461a      	mov	r2, r3
 800758e:	f000 fa42 	bl	8007a16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2160      	movs	r1, #96	; 0x60
 8007598:	4618      	mov	r0, r3
 800759a:	f000 fa6c 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 800759e:	e019      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6818      	ldr	r0, [r3, #0]
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	6859      	ldr	r1, [r3, #4]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	461a      	mov	r2, r3
 80075ae:	f000 fa03 	bl	80079b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2140      	movs	r1, #64	; 0x40
 80075b8:	4618      	mov	r0, r3
 80075ba:	f000 fa5c 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 80075be:	e009      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4619      	mov	r1, r3
 80075ca:	4610      	mov	r0, r2
 80075cc:	f000 fa53 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 80075d0:	e000      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 80075d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	00100030 	.word	0x00100030
 80075f4:	00100020 	.word	0x00100020
 80075f8:	00100050 	.word	0x00100050
 80075fc:	00100040 	.word	0x00100040
 8007600:	00100060 	.word	0x00100060
 8007604:	00100070 	.word	0x00100070

08007608 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007618:	2b01      	cmp	r3, #1
 800761a:	d101      	bne.n	8007620 <HAL_TIM_SlaveConfigSynchro+0x18>
 800761c:	2302      	movs	r3, #2
 800761e:	e031      	b.n	8007684 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007630:	6839      	ldr	r1, [r7, #0]
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f904 	bl	8007840 <TIM_SlaveTimer_SetConfig>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d009      	beq.n	8007652 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e018      	b.n	8007684 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68da      	ldr	r2, [r3, #12]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007660:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68da      	ldr	r2, [r3, #12]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007670:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a46      	ldr	r2, [pc, #280]	; (800781c <TIM_Base_SetConfig+0x12c>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d017      	beq.n	8007738 <TIM_Base_SetConfig+0x48>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800770e:	d013      	beq.n	8007738 <TIM_Base_SetConfig+0x48>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a43      	ldr	r2, [pc, #268]	; (8007820 <TIM_Base_SetConfig+0x130>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d00f      	beq.n	8007738 <TIM_Base_SetConfig+0x48>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a42      	ldr	r2, [pc, #264]	; (8007824 <TIM_Base_SetConfig+0x134>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d00b      	beq.n	8007738 <TIM_Base_SetConfig+0x48>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a41      	ldr	r2, [pc, #260]	; (8007828 <TIM_Base_SetConfig+0x138>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d007      	beq.n	8007738 <TIM_Base_SetConfig+0x48>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a40      	ldr	r2, [pc, #256]	; (800782c <TIM_Base_SetConfig+0x13c>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d003      	beq.n	8007738 <TIM_Base_SetConfig+0x48>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a3f      	ldr	r2, [pc, #252]	; (8007830 <TIM_Base_SetConfig+0x140>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d108      	bne.n	800774a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800773e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	4313      	orrs	r3, r2
 8007748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a33      	ldr	r2, [pc, #204]	; (800781c <TIM_Base_SetConfig+0x12c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d023      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007758:	d01f      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a30      	ldr	r2, [pc, #192]	; (8007820 <TIM_Base_SetConfig+0x130>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d01b      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a2f      	ldr	r2, [pc, #188]	; (8007824 <TIM_Base_SetConfig+0x134>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d017      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a2e      	ldr	r2, [pc, #184]	; (8007828 <TIM_Base_SetConfig+0x138>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d013      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a2d      	ldr	r2, [pc, #180]	; (800782c <TIM_Base_SetConfig+0x13c>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d00f      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a2d      	ldr	r2, [pc, #180]	; (8007834 <TIM_Base_SetConfig+0x144>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d00b      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a2c      	ldr	r2, [pc, #176]	; (8007838 <TIM_Base_SetConfig+0x148>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d007      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a2b      	ldr	r2, [pc, #172]	; (800783c <TIM_Base_SetConfig+0x14c>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d003      	beq.n	800779a <TIM_Base_SetConfig+0xaa>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a26      	ldr	r2, [pc, #152]	; (8007830 <TIM_Base_SetConfig+0x140>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d108      	bne.n	80077ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	695b      	ldr	r3, [r3, #20]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	689a      	ldr	r2, [r3, #8]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a12      	ldr	r2, [pc, #72]	; (800781c <TIM_Base_SetConfig+0x12c>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d013      	beq.n	8007800 <TIM_Base_SetConfig+0x110>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a14      	ldr	r2, [pc, #80]	; (800782c <TIM_Base_SetConfig+0x13c>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d00f      	beq.n	8007800 <TIM_Base_SetConfig+0x110>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a14      	ldr	r2, [pc, #80]	; (8007834 <TIM_Base_SetConfig+0x144>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d00b      	beq.n	8007800 <TIM_Base_SetConfig+0x110>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a13      	ldr	r2, [pc, #76]	; (8007838 <TIM_Base_SetConfig+0x148>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d007      	beq.n	8007800 <TIM_Base_SetConfig+0x110>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a12      	ldr	r2, [pc, #72]	; (800783c <TIM_Base_SetConfig+0x14c>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d003      	beq.n	8007800 <TIM_Base_SetConfig+0x110>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a0d      	ldr	r2, [pc, #52]	; (8007830 <TIM_Base_SetConfig+0x140>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d103      	bne.n	8007808 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	691a      	ldr	r2, [r3, #16]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	615a      	str	r2, [r3, #20]
}
 800780e:	bf00      	nop
 8007810:	3714      	adds	r7, #20
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	40012c00 	.word	0x40012c00
 8007820:	40000400 	.word	0x40000400
 8007824:	40000800 	.word	0x40000800
 8007828:	40000c00 	.word	0x40000c00
 800782c:	40013400 	.word	0x40013400
 8007830:	40015000 	.word	0x40015000
 8007834:	40014000 	.word	0x40014000
 8007838:	40014400 	.word	0x40014400
 800783c:	40014800 	.word	0x40014800

08007840 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b086      	sub	sp, #24
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800785c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	4313      	orrs	r3, r2
 8007866:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800786e:	f023 0307 	bic.w	r3, r3, #7
 8007872:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	4313      	orrs	r3, r2
 800787c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	2b70      	cmp	r3, #112	; 0x70
 800788c:	d034      	beq.n	80078f8 <TIM_SlaveTimer_SetConfig+0xb8>
 800788e:	2b70      	cmp	r3, #112	; 0x70
 8007890:	d811      	bhi.n	80078b6 <TIM_SlaveTimer_SetConfig+0x76>
 8007892:	2b30      	cmp	r3, #48	; 0x30
 8007894:	d07d      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 8007896:	2b30      	cmp	r3, #48	; 0x30
 8007898:	d806      	bhi.n	80078a8 <TIM_SlaveTimer_SetConfig+0x68>
 800789a:	2b10      	cmp	r3, #16
 800789c:	d079      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 800789e:	2b20      	cmp	r3, #32
 80078a0:	d077      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d075      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 80078a6:	e075      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 80078a8:	2b50      	cmp	r3, #80	; 0x50
 80078aa:	d05e      	beq.n	800796a <TIM_SlaveTimer_SetConfig+0x12a>
 80078ac:	2b60      	cmp	r3, #96	; 0x60
 80078ae:	d066      	beq.n	800797e <TIM_SlaveTimer_SetConfig+0x13e>
 80078b0:	2b40      	cmp	r3, #64	; 0x40
 80078b2:	d02c      	beq.n	800790e <TIM_SlaveTimer_SetConfig+0xce>
      break;
 80078b4:	e06e      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 80078b6:	4a3a      	ldr	r2, [pc, #232]	; (80079a0 <TIM_SlaveTimer_SetConfig+0x160>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d06a      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 80078bc:	4a38      	ldr	r2, [pc, #224]	; (80079a0 <TIM_SlaveTimer_SetConfig+0x160>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d809      	bhi.n	80078d6 <TIM_SlaveTimer_SetConfig+0x96>
 80078c2:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80078c6:	d064      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 80078c8:	4a36      	ldr	r2, [pc, #216]	; (80079a4 <TIM_SlaveTimer_SetConfig+0x164>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d061      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 80078ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078d2:	d05e      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 80078d4:	e05e      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 80078d6:	4a34      	ldr	r2, [pc, #208]	; (80079a8 <TIM_SlaveTimer_SetConfig+0x168>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d05a      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 80078dc:	4a32      	ldr	r2, [pc, #200]	; (80079a8 <TIM_SlaveTimer_SetConfig+0x168>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d803      	bhi.n	80078ea <TIM_SlaveTimer_SetConfig+0xaa>
 80078e2:	4a32      	ldr	r2, [pc, #200]	; (80079ac <TIM_SlaveTimer_SetConfig+0x16c>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d054      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 80078e8:	e054      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 80078ea:	4a31      	ldr	r2, [pc, #196]	; (80079b0 <TIM_SlaveTimer_SetConfig+0x170>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d050      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
 80078f0:	4a30      	ldr	r2, [pc, #192]	; (80079b4 <TIM_SlaveTimer_SetConfig+0x174>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d04d      	beq.n	8007992 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 80078f6:	e04d      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6818      	ldr	r0, [r3, #0]
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	68d9      	ldr	r1, [r3, #12]
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	689a      	ldr	r2, [r3, #8]
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	f000 f8d2 	bl	8007ab0 <TIM_ETR_SetConfig>
      break;
 800790c:	e042      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2b05      	cmp	r3, #5
 8007914:	d004      	beq.n	8007920 <TIM_SlaveTimer_SetConfig+0xe0>
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800791e:	d101      	bne.n	8007924 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e038      	b.n	8007996 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	6a1a      	ldr	r2, [r3, #32]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f022 0201 	bic.w	r2, r2, #1
 800793a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800794a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	011b      	lsls	r3, r3, #4
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	4313      	orrs	r3, r2
 8007956:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	621a      	str	r2, [r3, #32]
      break;
 8007968:	e014      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6818      	ldr	r0, [r3, #0]
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	6899      	ldr	r1, [r3, #8]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	461a      	mov	r2, r3
 8007978:	f000 f81e 	bl	80079b8 <TIM_TI1_ConfigInputStage>
      break;
 800797c:	e00a      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6818      	ldr	r0, [r3, #0]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	6899      	ldr	r1, [r3, #8]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	461a      	mov	r2, r3
 800798c:	f000 f843 	bl	8007a16 <TIM_TI2_ConfigInputStage>
      break;
 8007990:	e000      	b.n	8007994 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 8007992:	bf00      	nop
  }
  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3718      	adds	r7, #24
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	00100030 	.word	0x00100030
 80079a4:	00100020 	.word	0x00100020
 80079a8:	00100050 	.word	0x00100050
 80079ac:	00100040 	.word	0x00100040
 80079b0:	00100060 	.word	0x00100060
 80079b4:	00100070 	.word	0x00100070

080079b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	f023 0201 	bic.w	r2, r3, #1
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	011b      	lsls	r3, r3, #4
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	f023 030a 	bic.w	r3, r3, #10
 80079f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	621a      	str	r2, [r3, #32]
}
 8007a0a:	bf00      	nop
 8007a0c:	371c      	adds	r7, #28
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b087      	sub	sp, #28
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	60f8      	str	r0, [r7, #12]
 8007a1e:	60b9      	str	r1, [r7, #8]
 8007a20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	f023 0210 	bic.w	r2, r3, #16
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	699b      	ldr	r3, [r3, #24]
 8007a32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6a1b      	ldr	r3, [r3, #32]
 8007a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	031b      	lsls	r3, r3, #12
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	011b      	lsls	r3, r3, #4
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	697a      	ldr	r2, [r7, #20]
 8007a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	693a      	ldr	r2, [r7, #16]
 8007a68:	621a      	str	r2, [r3, #32]
}
 8007a6a:	bf00      	nop
 8007a6c:	371c      	adds	r7, #28
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b085      	sub	sp, #20
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007a8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	f043 0307 	orr.w	r3, r3, #7
 8007a9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	609a      	str	r2, [r3, #8]
}
 8007aa4:	bf00      	nop
 8007aa6:	3714      	adds	r7, #20
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
 8007abc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007aca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	021a      	lsls	r2, r3, #8
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	431a      	orrs	r2, r3
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	609a      	str	r2, [r3, #8]
}
 8007ae4:	bf00      	nop
 8007ae6:	371c      	adds	r7, #28
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b085      	sub	sp, #20
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	d101      	bne.n	8007b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b04:	2302      	movs	r3, #2
 8007b06:	e074      	b.n	8007bf2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2202      	movs	r2, #2
 8007b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a34      	ldr	r2, [pc, #208]	; (8007c00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d009      	beq.n	8007b46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a33      	ldr	r2, [pc, #204]	; (8007c04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d004      	beq.n	8007b46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a31      	ldr	r2, [pc, #196]	; (8007c08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d108      	bne.n	8007b58 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007b4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	4313      	orrs	r3, r2
 8007b56:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a21      	ldr	r2, [pc, #132]	; (8007c00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d022      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b88:	d01d      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a1f      	ldr	r2, [pc, #124]	; (8007c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d018      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a1d      	ldr	r2, [pc, #116]	; (8007c10 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d013      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a1c      	ldr	r2, [pc, #112]	; (8007c14 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d00e      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a15      	ldr	r2, [pc, #84]	; (8007c04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d009      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a18      	ldr	r2, [pc, #96]	; (8007c18 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d004      	beq.n	8007bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a11      	ldr	r2, [pc, #68]	; (8007c08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d10c      	bne.n	8007be0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3714      	adds	r7, #20
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	40012c00 	.word	0x40012c00
 8007c04:	40013400 	.word	0x40013400
 8007c08:	40015000 	.word	0x40015000
 8007c0c:	40000400 	.word	0x40000400
 8007c10:	40000800 	.word	0x40000800
 8007c14:	40000c00 	.word	0x40000c00
 8007c18:	40014000 	.word	0x40014000

08007c1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007c26:	2300      	movs	r3, #0
 8007c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d101      	bne.n	8007c38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007c34:	2302      	movs	r3, #2
 8007c36:	e096      	b.n	8007d66 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	695b      	ldr	r3, [r3, #20]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	699b      	ldr	r3, [r3, #24]
 8007cac:	041b      	lsls	r3, r3, #16
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a2f      	ldr	r2, [pc, #188]	; (8007d74 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d009      	beq.n	8007cd0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a2d      	ldr	r2, [pc, #180]	; (8007d78 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d004      	beq.n	8007cd0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a2c      	ldr	r2, [pc, #176]	; (8007d7c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d106      	bne.n	8007cde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	69db      	ldr	r3, [r3, #28]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a24      	ldr	r2, [pc, #144]	; (8007d74 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d009      	beq.n	8007cfc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a22      	ldr	r2, [pc, #136]	; (8007d78 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d004      	beq.n	8007cfc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a21      	ldr	r2, [pc, #132]	; (8007d7c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d12b      	bne.n	8007d54 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d06:	051b      	lsls	r3, r3, #20
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	6a1b      	ldr	r3, [r3, #32]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d24:	4313      	orrs	r3, r2
 8007d26:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a11      	ldr	r2, [pc, #68]	; (8007d74 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d009      	beq.n	8007d46 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a10      	ldr	r2, [pc, #64]	; (8007d78 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d004      	beq.n	8007d46 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a0e      	ldr	r2, [pc, #56]	; (8007d7c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d106      	bne.n	8007d54 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d50:	4313      	orrs	r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3714      	adds	r7, #20
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	40012c00 	.word	0x40012c00
 8007d78:	40013400 	.word	0x40013400
 8007d7c:	40015000 	.word	0x40015000

08007d80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b083      	sub	sp, #12
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007dd8:	bf00      	nop
 8007dda:	370c      	adds	r7, #12
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr

08007de4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007dec:	bf00      	nop
 8007dee:	370c      	adds	r7, #12
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr

08007df8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <LL_EXTI_EnableIT_0_31>:
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007e14:	4b05      	ldr	r3, [pc, #20]	; (8007e2c <LL_EXTI_EnableIT_0_31+0x20>)
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	4904      	ldr	r1, [pc, #16]	; (8007e2c <LL_EXTI_EnableIT_0_31+0x20>)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	600b      	str	r3, [r1, #0]
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr
 8007e2c:	40010400 	.word	0x40010400

08007e30 <LL_EXTI_EnableIT_32_63>:
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007e38:	4b05      	ldr	r3, [pc, #20]	; (8007e50 <LL_EXTI_EnableIT_32_63+0x20>)
 8007e3a:	6a1a      	ldr	r2, [r3, #32]
 8007e3c:	4904      	ldr	r1, [pc, #16]	; (8007e50 <LL_EXTI_EnableIT_32_63+0x20>)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	620b      	str	r3, [r1, #32]
}
 8007e44:	bf00      	nop
 8007e46:	370c      	adds	r7, #12
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr
 8007e50:	40010400 	.word	0x40010400

08007e54 <LL_EXTI_DisableIT_0_31>:
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007e5c:	4b06      	ldr	r3, [pc, #24]	; (8007e78 <LL_EXTI_DisableIT_0_31+0x24>)
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	43db      	mvns	r3, r3
 8007e64:	4904      	ldr	r1, [pc, #16]	; (8007e78 <LL_EXTI_DisableIT_0_31+0x24>)
 8007e66:	4013      	ands	r3, r2
 8007e68:	600b      	str	r3, [r1, #0]
}
 8007e6a:	bf00      	nop
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	40010400 	.word	0x40010400

08007e7c <LL_EXTI_DisableIT_32_63>:
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8007e84:	4b06      	ldr	r3, [pc, #24]	; (8007ea0 <LL_EXTI_DisableIT_32_63+0x24>)
 8007e86:	6a1a      	ldr	r2, [r3, #32]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	43db      	mvns	r3, r3
 8007e8c:	4904      	ldr	r1, [pc, #16]	; (8007ea0 <LL_EXTI_DisableIT_32_63+0x24>)
 8007e8e:	4013      	ands	r3, r2
 8007e90:	620b      	str	r3, [r1, #32]
}
 8007e92:	bf00      	nop
 8007e94:	370c      	adds	r7, #12
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	40010400 	.word	0x40010400

08007ea4 <LL_EXTI_EnableEvent_0_31>:
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007eac:	4b05      	ldr	r3, [pc, #20]	; (8007ec4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	4904      	ldr	r1, [pc, #16]	; (8007ec4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	604b      	str	r3, [r1, #4]
}
 8007eb8:	bf00      	nop
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr
 8007ec4:	40010400 	.word	0x40010400

08007ec8 <LL_EXTI_EnableEvent_32_63>:
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8007ed0:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8007ed2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ed4:	4904      	ldr	r1, [pc, #16]	; (8007ee8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr
 8007ee8:	40010400 	.word	0x40010400

08007eec <LL_EXTI_DisableEvent_0_31>:
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8007ef4:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007ef6:	685a      	ldr	r2, [r3, #4]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	43db      	mvns	r3, r3
 8007efc:	4904      	ldr	r1, [pc, #16]	; (8007f10 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007efe:	4013      	ands	r3, r2
 8007f00:	604b      	str	r3, [r1, #4]
}
 8007f02:	bf00      	nop
 8007f04:	370c      	adds	r7, #12
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	40010400 	.word	0x40010400

08007f14 <LL_EXTI_DisableEvent_32_63>:
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8007f1c:	4b06      	ldr	r3, [pc, #24]	; (8007f38 <LL_EXTI_DisableEvent_32_63+0x24>)
 8007f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	43db      	mvns	r3, r3
 8007f24:	4904      	ldr	r1, [pc, #16]	; (8007f38 <LL_EXTI_DisableEvent_32_63+0x24>)
 8007f26:	4013      	ands	r3, r2
 8007f28:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007f2a:	bf00      	nop
 8007f2c:	370c      	adds	r7, #12
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop
 8007f38:	40010400 	.word	0x40010400

08007f3c <LL_EXTI_EnableRisingTrig_0_31>:
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007f44:	4b05      	ldr	r3, [pc, #20]	; (8007f5c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007f46:	689a      	ldr	r2, [r3, #8]
 8007f48:	4904      	ldr	r1, [pc, #16]	; (8007f5c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	608b      	str	r3, [r1, #8]
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	40010400 	.word	0x40010400

08007f60 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8007f68:	4b05      	ldr	r3, [pc, #20]	; (8007f80 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007f6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f6c:	4904      	ldr	r1, [pc, #16]	; (8007f80 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr
 8007f80:	40010400 	.word	0x40010400

08007f84 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007f8c:	4b06      	ldr	r3, [pc, #24]	; (8007fa8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007f8e:	689a      	ldr	r2, [r3, #8]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	43db      	mvns	r3, r3
 8007f94:	4904      	ldr	r1, [pc, #16]	; (8007fa8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007f96:	4013      	ands	r3, r2
 8007f98:	608b      	str	r3, [r1, #8]
}
 8007f9a:	bf00      	nop
 8007f9c:	370c      	adds	r7, #12
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	40010400 	.word	0x40010400

08007fac <LL_EXTI_DisableRisingTrig_32_63>:
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8007fb4:	4b06      	ldr	r3, [pc, #24]	; (8007fd0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8007fb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	43db      	mvns	r3, r3
 8007fbc:	4904      	ldr	r1, [pc, #16]	; (8007fd0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007fc2:	bf00      	nop
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	40010400 	.word	0x40010400

08007fd4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8007fdc:	4b05      	ldr	r3, [pc, #20]	; (8007ff4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	4904      	ldr	r1, [pc, #16]	; (8007ff4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	60cb      	str	r3, [r1, #12]
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr
 8007ff4:	40010400 	.word	0x40010400

08007ff8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8008000:	4b05      	ldr	r3, [pc, #20]	; (8008018 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008004:	4904      	ldr	r1, [pc, #16]	; (8008018 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4313      	orrs	r3, r2
 800800a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr
 8008018:	40010400 	.word	0x40010400

0800801c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8008024:	4b06      	ldr	r3, [pc, #24]	; (8008040 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008026:	68da      	ldr	r2, [r3, #12]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	43db      	mvns	r3, r3
 800802c:	4904      	ldr	r1, [pc, #16]	; (8008040 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800802e:	4013      	ands	r3, r2
 8008030:	60cb      	str	r3, [r1, #12]
}
 8008032:	bf00      	nop
 8008034:	370c      	adds	r7, #12
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	40010400 	.word	0x40010400

08008044 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8008044:	b480      	push	{r7}
 8008046:	b083      	sub	sp, #12
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800804c:	4b06      	ldr	r3, [pc, #24]	; (8008068 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800804e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	43db      	mvns	r3, r3
 8008054:	4904      	ldr	r1, [pc, #16]	; (8008068 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008056:	4013      	ands	r3, r2
 8008058:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800805a:	bf00      	nop
 800805c:	370c      	adds	r7, #12
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	40010400 	.word	0x40010400

0800806c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8008074:	2300      	movs	r3, #0
 8008076:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	7a1b      	ldrb	r3, [r3, #8]
 800807c:	2b00      	cmp	r3, #0
 800807e:	f000 80c8 	beq.w	8008212 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d05d      	beq.n	8008146 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	7a5b      	ldrb	r3, [r3, #9]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d00e      	beq.n	80080b0 <LL_EXTI_Init+0x44>
 8008092:	2b02      	cmp	r3, #2
 8008094:	d017      	beq.n	80080c6 <LL_EXTI_Init+0x5a>
 8008096:	2b00      	cmp	r3, #0
 8008098:	d120      	bne.n	80080dc <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4618      	mov	r0, r3
 80080a0:	f7ff ff24 	bl	8007eec <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7ff feaf 	bl	8007e0c <LL_EXTI_EnableIT_0_31>
          break;
 80080ae:	e018      	b.n	80080e2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff fecd 	bl	8007e54 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4618      	mov	r0, r3
 80080c0:	f7ff fef0 	bl	8007ea4 <LL_EXTI_EnableEvent_0_31>
          break;
 80080c4:	e00d      	b.n	80080e2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7ff fe9e 	bl	8007e0c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4618      	mov	r0, r3
 80080d6:	f7ff fee5 	bl	8007ea4 <LL_EXTI_EnableEvent_0_31>
          break;
 80080da:	e002      	b.n	80080e2 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 80080dc:	2301      	movs	r3, #1
 80080de:	60fb      	str	r3, [r7, #12]
          break;
 80080e0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	7a9b      	ldrb	r3, [r3, #10]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d02d      	beq.n	8008146 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	7a9b      	ldrb	r3, [r3, #10]
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d00e      	beq.n	8008110 <LL_EXTI_Init+0xa4>
 80080f2:	2b03      	cmp	r3, #3
 80080f4:	d017      	beq.n	8008126 <LL_EXTI_Init+0xba>
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d120      	bne.n	800813c <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff ff8c 	bl	800801c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4618      	mov	r0, r3
 800810a:	f7ff ff17 	bl	8007f3c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800810e:	e01b      	b.n	8008148 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4618      	mov	r0, r3
 8008116:	f7ff ff35 	bl	8007f84 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4618      	mov	r0, r3
 8008120:	f7ff ff58 	bl	8007fd4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8008124:	e010      	b.n	8008148 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4618      	mov	r0, r3
 800812c:	f7ff ff06 	bl	8007f3c <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4618      	mov	r0, r3
 8008136:	f7ff ff4d 	bl	8007fd4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800813a:	e005      	b.n	8008148 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f043 0302 	orr.w	r3, r3, #2
 8008142:	60fb      	str	r3, [r7, #12]
            break;
 8008144:	e000      	b.n	8008148 <LL_EXTI_Init+0xdc>
        }
      }
 8008146:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d075      	beq.n	800823c <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	7a5b      	ldrb	r3, [r3, #9]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d00e      	beq.n	8008176 <LL_EXTI_Init+0x10a>
 8008158:	2b02      	cmp	r3, #2
 800815a:	d017      	beq.n	800818c <LL_EXTI_Init+0x120>
 800815c:	2b00      	cmp	r3, #0
 800815e:	d120      	bne.n	80081a2 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	4618      	mov	r0, r3
 8008166:	f7ff fed5 	bl	8007f14 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	4618      	mov	r0, r3
 8008170:	f7ff fe5e 	bl	8007e30 <LL_EXTI_EnableIT_32_63>
          break;
 8008174:	e01a      	b.n	80081ac <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	4618      	mov	r0, r3
 800817c:	f7ff fe7e 	bl	8007e7c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	4618      	mov	r0, r3
 8008186:	f7ff fe9f 	bl	8007ec8 <LL_EXTI_EnableEvent_32_63>
          break;
 800818a:	e00f      	b.n	80081ac <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	4618      	mov	r0, r3
 8008192:	f7ff fe4d 	bl	8007e30 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	4618      	mov	r0, r3
 800819c:	f7ff fe94 	bl	8007ec8 <LL_EXTI_EnableEvent_32_63>
          break;
 80081a0:	e004      	b.n	80081ac <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f043 0304 	orr.w	r3, r3, #4
 80081a8:	60fb      	str	r3, [r7, #12]
          break;
 80081aa:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	7a9b      	ldrb	r3, [r3, #10]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d043      	beq.n	800823c <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	7a9b      	ldrb	r3, [r3, #10]
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d00e      	beq.n	80081da <LL_EXTI_Init+0x16e>
 80081bc:	2b03      	cmp	r3, #3
 80081be:	d017      	beq.n	80081f0 <LL_EXTI_Init+0x184>
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d120      	bne.n	8008206 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7ff ff3b 	bl	8008044 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7ff fec4 	bl	8007f60 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80081d8:	e031      	b.n	800823e <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	4618      	mov	r0, r3
 80081e0:	f7ff fee4 	bl	8007fac <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7ff ff05 	bl	8007ff8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80081ee:	e026      	b.n	800823e <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7ff feb3 	bl	8007f60 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	4618      	mov	r0, r3
 8008200:	f7ff fefa 	bl	8007ff8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8008204:	e01b      	b.n	800823e <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f043 0305 	orr.w	r3, r3, #5
 800820c:	60fb      	str	r3, [r7, #12]
            break;
 800820e:	bf00      	nop
 8008210:	e015      	b.n	800823e <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4618      	mov	r0, r3
 8008218:	f7ff fe1c 	bl	8007e54 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4618      	mov	r0, r3
 8008222:	f7ff fe63 	bl	8007eec <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	4618      	mov	r0, r3
 800822c:	f7ff fe26 	bl	8007e7c <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	4618      	mov	r0, r3
 8008236:	f7ff fe6d 	bl	8007f14 <LL_EXTI_DisableEvent_32_63>
 800823a:	e000      	b.n	800823e <LL_EXTI_Init+0x1d2>
      }
 800823c:	bf00      	nop
  }

  return status;
 800823e:	68fb      	ldr	r3, [r7, #12]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <LL_GPIO_SetPinMode>:
{
 8008248:	b480      	push	{r7}
 800824a:	b089      	sub	sp, #36	; 0x24
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	fa93 f3a3 	rbit	r3, r3
 8008262:	613b      	str	r3, [r7, #16]
  return result;
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	fab3 f383 	clz	r3, r3
 800826a:	b2db      	uxtb	r3, r3
 800826c:	005b      	lsls	r3, r3, #1
 800826e:	2103      	movs	r1, #3
 8008270:	fa01 f303 	lsl.w	r3, r1, r3
 8008274:	43db      	mvns	r3, r3
 8008276:	401a      	ands	r2, r3
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	fa93 f3a3 	rbit	r3, r3
 8008282:	61bb      	str	r3, [r7, #24]
  return result;
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	fab3 f383 	clz	r3, r3
 800828a:	b2db      	uxtb	r3, r3
 800828c:	005b      	lsls	r3, r3, #1
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	fa01 f303 	lsl.w	r3, r1, r3
 8008294:	431a      	orrs	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	601a      	str	r2, [r3, #0]
}
 800829a:	bf00      	nop
 800829c:	3724      	adds	r7, #36	; 0x24
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr

080082a6 <LL_GPIO_SetPinOutputType>:
{
 80082a6:	b480      	push	{r7}
 80082a8:	b085      	sub	sp, #20
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	60f8      	str	r0, [r7, #12]
 80082ae:	60b9      	str	r1, [r7, #8]
 80082b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	685a      	ldr	r2, [r3, #4]
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	43db      	mvns	r3, r3
 80082ba:	401a      	ands	r2, r3
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	6879      	ldr	r1, [r7, #4]
 80082c0:	fb01 f303 	mul.w	r3, r1, r3
 80082c4:	431a      	orrs	r2, r3
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	605a      	str	r2, [r3, #4]
}
 80082ca:	bf00      	nop
 80082cc:	3714      	adds	r7, #20
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr

080082d6 <LL_GPIO_SetPinSpeed>:
{
 80082d6:	b480      	push	{r7}
 80082d8:	b089      	sub	sp, #36	; 0x24
 80082da:	af00      	add	r7, sp, #0
 80082dc:	60f8      	str	r0, [r7, #12]
 80082de:	60b9      	str	r1, [r7, #8]
 80082e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	689a      	ldr	r2, [r3, #8]
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	fa93 f3a3 	rbit	r3, r3
 80082f0:	613b      	str	r3, [r7, #16]
  return result;
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	fab3 f383 	clz	r3, r3
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	005b      	lsls	r3, r3, #1
 80082fc:	2103      	movs	r1, #3
 80082fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008302:	43db      	mvns	r3, r3
 8008304:	401a      	ands	r2, r3
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	fa93 f3a3 	rbit	r3, r3
 8008310:	61bb      	str	r3, [r7, #24]
  return result;
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	fab3 f383 	clz	r3, r3
 8008318:	b2db      	uxtb	r3, r3
 800831a:	005b      	lsls	r3, r3, #1
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	fa01 f303 	lsl.w	r3, r1, r3
 8008322:	431a      	orrs	r2, r3
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	609a      	str	r2, [r3, #8]
}
 8008328:	bf00      	nop
 800832a:	3724      	adds	r7, #36	; 0x24
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <LL_GPIO_SetPinPull>:
{
 8008334:	b480      	push	{r7}
 8008336:	b089      	sub	sp, #36	; 0x24
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	68da      	ldr	r2, [r3, #12]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	fa93 f3a3 	rbit	r3, r3
 800834e:	613b      	str	r3, [r7, #16]
  return result;
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	fab3 f383 	clz	r3, r3
 8008356:	b2db      	uxtb	r3, r3
 8008358:	005b      	lsls	r3, r3, #1
 800835a:	2103      	movs	r1, #3
 800835c:	fa01 f303 	lsl.w	r3, r1, r3
 8008360:	43db      	mvns	r3, r3
 8008362:	401a      	ands	r2, r3
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	fa93 f3a3 	rbit	r3, r3
 800836e:	61bb      	str	r3, [r7, #24]
  return result;
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	fab3 f383 	clz	r3, r3
 8008376:	b2db      	uxtb	r3, r3
 8008378:	005b      	lsls	r3, r3, #1
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	fa01 f303 	lsl.w	r3, r1, r3
 8008380:	431a      	orrs	r2, r3
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	60da      	str	r2, [r3, #12]
}
 8008386:	bf00      	nop
 8008388:	3724      	adds	r7, #36	; 0x24
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <LL_GPIO_SetAFPin_0_7>:
{
 8008392:	b480      	push	{r7}
 8008394:	b089      	sub	sp, #36	; 0x24
 8008396:	af00      	add	r7, sp, #0
 8008398:	60f8      	str	r0, [r7, #12]
 800839a:	60b9      	str	r1, [r7, #8]
 800839c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6a1a      	ldr	r2, [r3, #32]
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	fa93 f3a3 	rbit	r3, r3
 80083ac:	613b      	str	r3, [r7, #16]
  return result;
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	fab3 f383 	clz	r3, r3
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	210f      	movs	r1, #15
 80083ba:	fa01 f303 	lsl.w	r3, r1, r3
 80083be:	43db      	mvns	r3, r3
 80083c0:	401a      	ands	r2, r3
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	fa93 f3a3 	rbit	r3, r3
 80083cc:	61bb      	str	r3, [r7, #24]
  return result;
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	fab3 f383 	clz	r3, r3
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	6879      	ldr	r1, [r7, #4]
 80083da:	fa01 f303 	lsl.w	r3, r1, r3
 80083de:	431a      	orrs	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	621a      	str	r2, [r3, #32]
}
 80083e4:	bf00      	nop
 80083e6:	3724      	adds	r7, #36	; 0x24
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <LL_GPIO_SetAFPin_8_15>:
{
 80083f0:	b480      	push	{r7}
 80083f2:	b089      	sub	sp, #36	; 0x24
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	0a1b      	lsrs	r3, r3, #8
 8008404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	fa93 f3a3 	rbit	r3, r3
 800840c:	613b      	str	r3, [r7, #16]
  return result;
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	fab3 f383 	clz	r3, r3
 8008414:	b2db      	uxtb	r3, r3
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	210f      	movs	r1, #15
 800841a:	fa01 f303 	lsl.w	r3, r1, r3
 800841e:	43db      	mvns	r3, r3
 8008420:	401a      	ands	r2, r3
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	0a1b      	lsrs	r3, r3, #8
 8008426:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	fa93 f3a3 	rbit	r3, r3
 800842e:	61bb      	str	r3, [r7, #24]
  return result;
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	fab3 f383 	clz	r3, r3
 8008436:	b2db      	uxtb	r3, r3
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	6879      	ldr	r1, [r7, #4]
 800843c:	fa01 f303 	lsl.w	r3, r1, r3
 8008440:	431a      	orrs	r2, r3
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008446:	bf00      	nop
 8008448:	3724      	adds	r7, #36	; 0x24
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr

08008452 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b086      	sub	sp, #24
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
 800845a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	fa93 f3a3 	rbit	r3, r3
 8008468:	60bb      	str	r3, [r7, #8]
  return result;
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	fab3 f383 	clz	r3, r3
 8008470:	b2db      	uxtb	r3, r3
 8008472:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008474:	e040      	b.n	80084f8 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	2101      	movs	r1, #1
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	fa01 f303 	lsl.w	r3, r1, r3
 8008482:	4013      	ands	r3, r2
 8008484:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d032      	beq.n	80084f2 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	461a      	mov	r2, r3
 8008492:	6939      	ldr	r1, [r7, #16]
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f7ff fed7 	bl	8008248 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d003      	beq.n	80084aa <LL_GPIO_Init+0x58>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d106      	bne.n	80084b8 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	461a      	mov	r2, r3
 80084b0:	6939      	ldr	r1, [r7, #16]
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff ff0f 	bl	80082d6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	461a      	mov	r2, r3
 80084be:	6939      	ldr	r1, [r7, #16]
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f7ff ff37 	bl	8008334 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	2b02      	cmp	r3, #2
 80084cc:	d111      	bne.n	80084f2 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	2bff      	cmp	r3, #255	; 0xff
 80084d2:	d807      	bhi.n	80084e4 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	695b      	ldr	r3, [r3, #20]
 80084d8:	461a      	mov	r2, r3
 80084da:	6939      	ldr	r1, [r7, #16]
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f7ff ff58 	bl	8008392 <LL_GPIO_SetAFPin_0_7>
 80084e2:	e006      	b.n	80084f2 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	695b      	ldr	r3, [r3, #20]
 80084e8:	461a      	mov	r2, r3
 80084ea:	6939      	ldr	r1, [r7, #16]
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7ff ff7f 	bl	80083f0 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	3301      	adds	r3, #1
 80084f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1b7      	bne.n	8008476 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	2b01      	cmp	r3, #1
 800850c:	d003      	beq.n	8008516 <LL_GPIO_Init+0xc4>
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	2b02      	cmp	r3, #2
 8008514:	d107      	bne.n	8008526 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	6819      	ldr	r1, [r3, #0]
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	461a      	mov	r2, r3
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7ff fec0 	bl	80082a6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3718      	adds	r7, #24
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 8008530:	b590      	push	{r4, r7, lr}
 8008532:	b087      	sub	sp, #28
 8008534:	af02      	add	r7, sp, #8
 8008536:	4604      	mov	r4, r0
 8008538:	4608      	mov	r0, r1
 800853a:	4611      	mov	r1, r2
 800853c:	461a      	mov	r2, r3
 800853e:	4623      	mov	r3, r4
 8008540:	80fb      	strh	r3, [r7, #6]
 8008542:	4603      	mov	r3, r0
 8008544:	80bb      	strh	r3, [r7, #4]
 8008546:	460b      	mov	r3, r1
 8008548:	807b      	strh	r3, [r7, #2]
 800854a:	4613      	mov	r3, r2
 800854c:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800854e:	2300      	movs	r3, #0
 8008550:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 8008552:	7bfa      	ldrb	r2, [r7, #15]
 8008554:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008558:	429a      	cmp	r2, r3
 800855a:	d93a      	bls.n	80085d2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800855c:	88ba      	ldrh	r2, [r7, #4]
 800855e:	7bfb      	ldrb	r3, [r7, #15]
 8008560:	441a      	add	r2, r3
 8008562:	88b9      	ldrh	r1, [r7, #4]
 8008564:	883b      	ldrh	r3, [r7, #0]
 8008566:	4419      	add	r1, r3
 8008568:	7bfb      	ldrb	r3, [r7, #15]
 800856a:	1acb      	subs	r3, r1, r3
 800856c:	429a      	cmp	r2, r3
 800856e:	f000 8090 	beq.w	8008692 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 8008572:	88fa      	ldrh	r2, [r7, #6]
 8008574:	7bfb      	ldrb	r3, [r7, #15]
 8008576:	441a      	add	r2, r3
 8008578:	88f9      	ldrh	r1, [r7, #6]
 800857a:	887b      	ldrh	r3, [r7, #2]
 800857c:	4419      	add	r1, r3
 800857e:	7bfb      	ldrb	r3, [r7, #15]
 8008580:	1acb      	subs	r3, r1, r3
 8008582:	429a      	cmp	r2, r3
 8008584:	f000 8085 	beq.w	8008692 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 8008588:	7bfb      	ldrb	r3, [r7, #15]
 800858a:	b29a      	uxth	r2, r3
 800858c:	88fb      	ldrh	r3, [r7, #6]
 800858e:	4413      	add	r3, r2
 8008590:	b298      	uxth	r0, r3
 8008592:	7bfb      	ldrb	r3, [r7, #15]
 8008594:	b29a      	uxth	r2, r3
 8008596:	88bb      	ldrh	r3, [r7, #4]
 8008598:	4413      	add	r3, r2
 800859a:	b299      	uxth	r1, r3
 800859c:	7bfb      	ldrb	r3, [r7, #15]
 800859e:	b29b      	uxth	r3, r3
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	887a      	ldrh	r2, [r7, #2]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	3301      	adds	r3, #1
 80085ac:	b29c      	uxth	r4, r3
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	005b      	lsls	r3, r3, #1
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	883a      	ldrh	r2, [r7, #0]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	3301      	adds	r3, #1
 80085be:	b29a      	uxth	r2, r3
 80085c0:	2304      	movs	r3, #4
 80085c2:	9301      	str	r3, [sp, #4]
 80085c4:	8c3b      	ldrh	r3, [r7, #32]
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	4613      	mov	r3, r2
 80085ca:	4622      	mov	r2, r4
 80085cc:	f000 fd32 	bl	8009034 <ILI9341_Draw_Rectangle>
				goto finish;
 80085d0:	e060      	b.n	8008694 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 80085d2:	7bfb      	ldrb	r3, [r7, #15]
 80085d4:	b29a      	uxth	r2, r3
 80085d6:	88fb      	ldrh	r3, [r7, #6]
 80085d8:	4413      	add	r3, r2
 80085da:	b298      	uxth	r0, r3
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	b29a      	uxth	r2, r3
 80085e0:	88bb      	ldrh	r3, [r7, #4]
 80085e2:	4413      	add	r3, r2
 80085e4:	b299      	uxth	r1, r3
 80085e6:	7bfb      	ldrb	r3, [r7, #15]
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	005b      	lsls	r3, r3, #1
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	887a      	ldrh	r2, [r7, #2]
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	b29a      	uxth	r2, r3
 80085f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	f000 fda1 	bl	8009140 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
 8008600:	b29a      	uxth	r2, r3
 8008602:	88fb      	ldrh	r3, [r7, #6]
 8008604:	4413      	add	r3, r2
 8008606:	b298      	uxth	r0, r3
										(y + h) - b,
 8008608:	88ba      	ldrh	r2, [r7, #4]
 800860a:	883b      	ldrh	r3, [r7, #0]
 800860c:	4413      	add	r3, r2
 800860e:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8008610:	7bfb      	ldrb	r3, [r7, #15]
 8008612:	b29b      	uxth	r3, r3
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	b299      	uxth	r1, r3
 8008618:	7bfb      	ldrb	r3, [r7, #15]
 800861a:	b29b      	uxth	r3, r3
 800861c:	887a      	ldrh	r2, [r7, #2]
 800861e:	1ad3      	subs	r3, r2, r3
 8008620:	b29a      	uxth	r2, r3
 8008622:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008626:	b29b      	uxth	r3, r3
 8008628:	f000 fd8a 	bl	8009140 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800862c:	7bfb      	ldrb	r3, [r7, #15]
 800862e:	b29a      	uxth	r2, r3
 8008630:	88fb      	ldrh	r3, [r7, #6]
 8008632:	4413      	add	r3, r2
 8008634:	b298      	uxth	r0, r3
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	b29a      	uxth	r2, r3
 800863a:	88bb      	ldrh	r3, [r7, #4]
 800863c:	4413      	add	r3, r2
 800863e:	b299      	uxth	r1, r3
 8008640:	7bfb      	ldrb	r3, [r7, #15]
 8008642:	b29b      	uxth	r3, r3
 8008644:	005b      	lsls	r3, r3, #1
 8008646:	b29b      	uxth	r3, r3
 8008648:	883a      	ldrh	r2, [r7, #0]
 800864a:	1ad3      	subs	r3, r2, r3
 800864c:	b29a      	uxth	r2, r3
 800864e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008652:	b29b      	uxth	r3, r3
 8008654:	f000 fdbc 	bl	80091d0 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 8008658:	88fa      	ldrh	r2, [r7, #6]
 800865a:	887b      	ldrh	r3, [r7, #2]
 800865c:	4413      	add	r3, r2
 800865e:	b29a      	uxth	r2, r3
 8008660:	7bfb      	ldrb	r3, [r7, #15]
 8008662:	b29b      	uxth	r3, r3
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	b298      	uxth	r0, r3
 8008668:	7bfb      	ldrb	r3, [r7, #15]
 800866a:	b29a      	uxth	r2, r3
 800866c:	88bb      	ldrh	r3, [r7, #4]
 800866e:	4413      	add	r3, r2
 8008670:	b299      	uxth	r1, r3
 8008672:	7bfb      	ldrb	r3, [r7, #15]
 8008674:	b29b      	uxth	r3, r3
 8008676:	005b      	lsls	r3, r3, #1
 8008678:	b29b      	uxth	r3, r3
 800867a:	883a      	ldrh	r2, [r7, #0]
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	b29a      	uxth	r2, r3
 8008680:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008684:	b29b      	uxth	r3, r3
 8008686:	f000 fda3 	bl	80091d0 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800868a:	7bfb      	ldrb	r3, [r7, #15]
 800868c:	3301      	adds	r3, #1
 800868e:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 8008690:	e75f      	b.n	8008552 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 8008692:	bf00      	nop
	// done
	return;
 8008694:	bf00      	nop
}
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	bd90      	pop	{r4, r7, pc}

0800869c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800869c:	b590      	push	{r4, r7, lr}
 800869e:	b089      	sub	sp, #36	; 0x24
 80086a0:	af02      	add	r7, sp, #8
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	4611      	mov	r1, r2
 80086a8:	461a      	mov	r2, r3
 80086aa:	4623      	mov	r3, r4
 80086ac:	71fb      	strb	r3, [r7, #7]
 80086ae:	4603      	mov	r3, r0
 80086b0:	80bb      	strh	r3, [r7, #4]
 80086b2:	460b      	mov	r3, r1
 80086b4:	807b      	strh	r3, [r7, #2]
 80086b6:	4613      	mov	r3, r2
 80086b8:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 80086ba:	79fb      	ldrb	r3, [r7, #7]
 80086bc:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 80086be:	7dfb      	ldrb	r3, [r7, #23]
 80086c0:	2b1f      	cmp	r3, #31
 80086c2:	d802      	bhi.n	80086ca <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 80086c4:	2300      	movs	r3, #0
 80086c6:	71fb      	strb	r3, [r7, #7]
 80086c8:	e002      	b.n	80086d0 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 80086ca:	7dfb      	ldrb	r3, [r7, #23]
 80086cc:	3b20      	subs	r3, #32
 80086ce:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80086d0:	2300      	movs	r3, #0
 80086d2:	753b      	strb	r3, [r7, #20]
 80086d4:	e012      	b.n	80086fc <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 80086d6:	7dfa      	ldrb	r2, [r7, #23]
 80086d8:	7d38      	ldrb	r0, [r7, #20]
 80086da:	7d39      	ldrb	r1, [r7, #20]
 80086dc:	4c48      	ldr	r4, [pc, #288]	; (8008800 <ILI9341_Draw_Char+0x164>)
 80086de:	4613      	mov	r3, r2
 80086e0:	005b      	lsls	r3, r3, #1
 80086e2:	4413      	add	r3, r2
 80086e4:	005b      	lsls	r3, r3, #1
 80086e6:	4423      	add	r3, r4
 80086e8:	4403      	add	r3, r0
 80086ea:	781a      	ldrb	r2, [r3, #0]
 80086ec:	f107 0318 	add.w	r3, r7, #24
 80086f0:	440b      	add	r3, r1
 80086f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80086f6:	7d3b      	ldrb	r3, [r7, #20]
 80086f8:	3301      	adds	r3, #1
 80086fa:	753b      	strb	r3, [r7, #20]
 80086fc:	7d3b      	ldrb	r3, [r7, #20]
 80086fe:	2b05      	cmp	r3, #5
 8008700:	d9e9      	bls.n	80086d6 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 8008702:	2300      	movs	r3, #0
 8008704:	757b      	strb	r3, [r7, #21]
 8008706:	e074      	b.n	80087f2 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 8008708:	2300      	movs	r3, #0
 800870a:	75bb      	strb	r3, [r7, #22]
 800870c:	e06b      	b.n	80087e6 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800870e:	7d7b      	ldrb	r3, [r7, #21]
 8008710:	f107 0218 	add.w	r2, r7, #24
 8008714:	4413      	add	r3, r2
 8008716:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800871a:	461a      	mov	r2, r3
 800871c:	7dbb      	ldrb	r3, [r7, #22]
 800871e:	fa42 f303 	asr.w	r3, r2, r3
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	2b00      	cmp	r3, #0
 8008728:	d02d      	beq.n	8008786 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800872a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800872c:	2b01      	cmp	r3, #1
 800872e:	d10e      	bne.n	800874e <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 8008730:	7d7b      	ldrb	r3, [r7, #21]
 8008732:	b29a      	uxth	r2, r3
 8008734:	88bb      	ldrh	r3, [r7, #4]
 8008736:	4413      	add	r3, r2
 8008738:	b298      	uxth	r0, r3
 800873a:	7dbb      	ldrb	r3, [r7, #22]
 800873c:	b29a      	uxth	r2, r3
 800873e:	887b      	ldrh	r3, [r7, #2]
 8008740:	4413      	add	r3, r2
 8008742:	b29b      	uxth	r3, r3
 8008744:	883a      	ldrh	r2, [r7, #0]
 8008746:	4619      	mov	r1, r3
 8008748:	f000 fb9a 	bl	8008e80 <ILI9341_Draw_Pixel>
 800874c:	e048      	b.n	80087e0 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800874e:	7d7b      	ldrb	r3, [r7, #21]
 8008750:	b29b      	uxth	r3, r3
 8008752:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008754:	fb12 f303 	smulbb	r3, r2, r3
 8008758:	b29a      	uxth	r2, r3
 800875a:	88bb      	ldrh	r3, [r7, #4]
 800875c:	4413      	add	r3, r2
 800875e:	b298      	uxth	r0, r3
 8008760:	7dbb      	ldrb	r3, [r7, #22]
 8008762:	b29b      	uxth	r3, r3
 8008764:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008766:	fb12 f303 	smulbb	r3, r2, r3
 800876a:	b29a      	uxth	r2, r3
 800876c:	887b      	ldrh	r3, [r7, #2]
 800876e:	4413      	add	r3, r2
 8008770:	b299      	uxth	r1, r3
 8008772:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8008774:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008776:	2301      	movs	r3, #1
 8008778:	9301      	str	r3, [sp, #4]
 800877a:	883b      	ldrh	r3, [r7, #0]
 800877c:	9300      	str	r3, [sp, #0]
 800877e:	4623      	mov	r3, r4
 8008780:	f000 fc58 	bl	8009034 <ILI9341_Draw_Rectangle>
 8008784:	e02c      	b.n	80087e0 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 8008786:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008788:	2b01      	cmp	r3, #1
 800878a:	d10e      	bne.n	80087aa <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800878c:	7d7b      	ldrb	r3, [r7, #21]
 800878e:	b29a      	uxth	r2, r3
 8008790:	88bb      	ldrh	r3, [r7, #4]
 8008792:	4413      	add	r3, r2
 8008794:	b298      	uxth	r0, r3
 8008796:	7dbb      	ldrb	r3, [r7, #22]
 8008798:	b29a      	uxth	r2, r3
 800879a:	887b      	ldrh	r3, [r7, #2]
 800879c:	4413      	add	r3, r2
 800879e:	b29b      	uxth	r3, r3
 80087a0:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80087a2:	4619      	mov	r1, r3
 80087a4:	f000 fb6c 	bl	8008e80 <ILI9341_Draw_Pixel>
 80087a8:	e01a      	b.n	80087e0 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 80087aa:	7d7b      	ldrb	r3, [r7, #21]
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80087b0:	fb12 f303 	smulbb	r3, r2, r3
 80087b4:	b29a      	uxth	r2, r3
 80087b6:	88bb      	ldrh	r3, [r7, #4]
 80087b8:	4413      	add	r3, r2
 80087ba:	b298      	uxth	r0, r3
 80087bc:	7dbb      	ldrb	r3, [r7, #22]
 80087be:	b29b      	uxth	r3, r3
 80087c0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80087c2:	fb12 f303 	smulbb	r3, r2, r3
 80087c6:	b29a      	uxth	r2, r3
 80087c8:	887b      	ldrh	r3, [r7, #2]
 80087ca:	4413      	add	r3, r2
 80087cc:	b299      	uxth	r1, r3
 80087ce:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80087d0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80087d2:	2301      	movs	r3, #1
 80087d4:	9301      	str	r3, [sp, #4]
 80087d6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80087d8:	9300      	str	r3, [sp, #0]
 80087da:	4623      	mov	r3, r4
 80087dc:	f000 fc2a 	bl	8009034 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 80087e0:	7dbb      	ldrb	r3, [r7, #22]
 80087e2:	3301      	adds	r3, #1
 80087e4:	75bb      	strb	r3, [r7, #22]
 80087e6:	7dbb      	ldrb	r3, [r7, #22]
 80087e8:	2b07      	cmp	r3, #7
 80087ea:	d990      	bls.n	800870e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 80087ec:	7d7b      	ldrb	r3, [r7, #21]
 80087ee:	3301      	adds	r3, #1
 80087f0:	757b      	strb	r3, [r7, #21]
 80087f2:	7d7b      	ldrb	r3, [r7, #21]
 80087f4:	2b05      	cmp	r3, #5
 80087f6:	d987      	bls.n	8008708 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 80087f8:	bf00      	nop
 80087fa:	371c      	adds	r7, #28
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd90      	pop	{r4, r7, pc}
 8008800:	0800a4e8 	.word	0x0800a4e8

08008804 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8008804:	b590      	push	{r4, r7, lr}
 8008806:	b087      	sub	sp, #28
 8008808:	af02      	add	r7, sp, #8
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	4608      	mov	r0, r1
 800880e:	4611      	mov	r1, r2
 8008810:	461a      	mov	r2, r3
 8008812:	4603      	mov	r3, r0
 8008814:	817b      	strh	r3, [r7, #10]
 8008816:	460b      	mov	r3, r1
 8008818:	813b      	strh	r3, [r7, #8]
 800881a:	4613      	mov	r3, r2
 800881c:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800881e:	e016      	b.n	800884e <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	1c5a      	adds	r2, r3, #1
 8008824:	60fa      	str	r2, [r7, #12]
 8008826:	7818      	ldrb	r0, [r3, #0]
 8008828:	88fc      	ldrh	r4, [r7, #6]
 800882a:	893a      	ldrh	r2, [r7, #8]
 800882c:	8979      	ldrh	r1, [r7, #10]
 800882e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008830:	9301      	str	r3, [sp, #4]
 8008832:	8c3b      	ldrh	r3, [r7, #32]
 8008834:	9300      	str	r3, [sp, #0]
 8008836:	4623      	mov	r3, r4
 8008838:	f7ff ff30 	bl	800869c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800883c:	8c3b      	ldrh	r3, [r7, #32]
 800883e:	461a      	mov	r2, r3
 8008840:	0052      	lsls	r2, r2, #1
 8008842:	4413      	add	r3, r2
 8008844:	005b      	lsls	r3, r3, #1
 8008846:	b29a      	uxth	r2, r3
 8008848:	897b      	ldrh	r3, [r7, #10]
 800884a:	4413      	add	r3, r2
 800884c:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1e4      	bne.n	8008820 <ILI9341_Draw_Text+0x1c>
    }


}
 8008856:	bf00      	nop
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	bd90      	pop	{r4, r7, pc}
	...

08008860 <ILI9341_SPI_Init>:



/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8008860:	b480      	push	{r7}
 8008862:	af00      	add	r7, sp, #0

	//GPIO INIT
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008864:	4b05      	ldr	r3, [pc, #20]	; (800887c <ILI9341_SPI_Init+0x1c>)
 8008866:	695b      	ldr	r3, [r3, #20]
 8008868:	4a04      	ldr	r2, [pc, #16]	; (800887c <ILI9341_SPI_Init+0x1c>)
 800886a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800886e:	6153      	str	r3, [r2, #20]
}
 8008870:	bf00      	nop
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	48000400 	.word	0x48000400

08008880 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	4603      	mov	r3, r0
 8008888:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

		if( ((res = HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1)) != HAL_OK) )
 800888a:	1df9      	adds	r1, r7, #7
 800888c:	2301      	movs	r3, #1
 800888e:	2201      	movs	r2, #1
 8008890:	4804      	ldr	r0, [pc, #16]	; (80088a4 <ILI9341_SPI_Send+0x24>)
 8008892:	f7fe f837 	bl	8006904 <HAL_SPI_Transmit>
 8008896:	4603      	mov	r3, r0
 8008898:	73fb      	strb	r3, [r7, #15]
		{
			//printf("HAL_SPI_Transmit Error #%u, ", res);
		}


}
 800889a:	bf00      	nop
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	20000dec 	.word	0x20000dec

080088a8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	4603      	mov	r3, r0
 80088b0:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80088b2:	4b0d      	ldr	r3, [pc, #52]	; (80088e8 <ILI9341_Write_Command+0x40>)
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	4a0c      	ldr	r2, [pc, #48]	; (80088e8 <ILI9341_Write_Command+0x40>)
 80088b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088bc:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 80088be:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <ILI9341_Write_Command+0x40>)
 80088c0:	695b      	ldr	r3, [r3, #20]
 80088c2:	4a09      	ldr	r2, [pc, #36]	; (80088e8 <ILI9341_Write_Command+0x40>)
 80088c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088c8:	6153      	str	r3, [r2, #20]
	ILI9341_SPI_Send(Command);
 80088ca:	79fb      	ldrb	r3, [r7, #7]
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7ff ffd7 	bl	8008880 <ILI9341_SPI_Send>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80088d2:	4b05      	ldr	r3, [pc, #20]	; (80088e8 <ILI9341_Write_Command+0x40>)
 80088d4:	695b      	ldr	r3, [r3, #20]
 80088d6:	4a04      	ldr	r2, [pc, #16]	; (80088e8 <ILI9341_Write_Command+0x40>)
 80088d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088dc:	6153      	str	r3, [r2, #20]
}
 80088de:	bf00      	nop
 80088e0:	3708      	adds	r7, #8
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	48000400 	.word	0x48000400

080088ec <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b082      	sub	sp, #8
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	4603      	mov	r3, r0
 80088f4:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80088f6:	4b0d      	ldr	r3, [pc, #52]	; (800892c <ILI9341_Write_Data+0x40>)
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	4a0c      	ldr	r2, [pc, #48]	; (800892c <ILI9341_Write_Data+0x40>)
 80088fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008900:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008902:	4b0a      	ldr	r3, [pc, #40]	; (800892c <ILI9341_Write_Data+0x40>)
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	4a09      	ldr	r2, [pc, #36]	; (800892c <ILI9341_Write_Data+0x40>)
 8008908:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800890c:	6153      	str	r3, [r2, #20]
	ILI9341_SPI_Send(Data);
 800890e:	79fb      	ldrb	r3, [r7, #7]
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff ffb5 	bl	8008880 <ILI9341_SPI_Send>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008916:	4b05      	ldr	r3, [pc, #20]	; (800892c <ILI9341_Write_Data+0x40>)
 8008918:	695b      	ldr	r3, [r3, #20]
 800891a:	4a04      	ldr	r2, [pc, #16]	; (800892c <ILI9341_Write_Data+0x40>)
 800891c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008920:	6153      	str	r3, [r2, #20]
}
 8008922:	bf00      	nop
 8008924:	3708      	adds	r7, #8
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	48000400 	.word	0x48000400

08008930 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8008930:	b590      	push	{r4, r7, lr}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	4604      	mov	r4, r0
 8008938:	4608      	mov	r0, r1
 800893a:	4611      	mov	r1, r2
 800893c:	461a      	mov	r2, r3
 800893e:	4623      	mov	r3, r4
 8008940:	80fb      	strh	r3, [r7, #6]
 8008942:	4603      	mov	r3, r0
 8008944:	80bb      	strh	r3, [r7, #4]
 8008946:	460b      	mov	r3, r1
 8008948:	807b      	strh	r3, [r7, #2]
 800894a:	4613      	mov	r3, r2
 800894c:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 800894e:	202a      	movs	r0, #42	; 0x2a
 8008950:	f7ff ffaa 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1>>8);
 8008954:	88fb      	ldrh	r3, [r7, #6]
 8008956:	0a1b      	lsrs	r3, r3, #8
 8008958:	b29b      	uxth	r3, r3
 800895a:	b2db      	uxtb	r3, r3
 800895c:	4618      	mov	r0, r3
 800895e:	f7ff ffc5 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8008962:	88fb      	ldrh	r3, [r7, #6]
 8008964:	b2db      	uxtb	r3, r3
 8008966:	4618      	mov	r0, r3
 8008968:	f7ff ffc0 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(X2>>8);
 800896c:	887b      	ldrh	r3, [r7, #2]
 800896e:	0a1b      	lsrs	r3, r3, #8
 8008970:	b29b      	uxth	r3, r3
 8008972:	b2db      	uxtb	r3, r3
 8008974:	4618      	mov	r0, r3
 8008976:	f7ff ffb9 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 800897a:	887b      	ldrh	r3, [r7, #2]
 800897c:	b2db      	uxtb	r3, r3
 800897e:	4618      	mov	r0, r3
 8008980:	f7ff ffb4 	bl	80088ec <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8008984:	202b      	movs	r0, #43	; 0x2b
 8008986:	f7ff ff8f 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1>>8);
 800898a:	88bb      	ldrh	r3, [r7, #4]
 800898c:	0a1b      	lsrs	r3, r3, #8
 800898e:	b29b      	uxth	r3, r3
 8008990:	b2db      	uxtb	r3, r3
 8008992:	4618      	mov	r0, r3
 8008994:	f7ff ffaa 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8008998:	88bb      	ldrh	r3, [r7, #4]
 800899a:	b2db      	uxtb	r3, r3
 800899c:	4618      	mov	r0, r3
 800899e:	f7ff ffa5 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2>>8);
 80089a2:	883b      	ldrh	r3, [r7, #0]
 80089a4:	0a1b      	lsrs	r3, r3, #8
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7ff ff9e 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 80089b0:	883b      	ldrh	r3, [r7, #0]
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	4618      	mov	r0, r3
 80089b6:	f7ff ff99 	bl	80088ec <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 80089ba:	202c      	movs	r0, #44	; 0x2c
 80089bc:	f7ff ff74 	bl	80088a8 <ILI9341_Write_Command>
}
 80089c0:	bf00      	nop
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd90      	pop	{r4, r7, pc}

080089c8 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 80089cc:	4b0c      	ldr	r3, [pc, #48]	; (8008a00 <ILI9341_Reset+0x38>)
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	4a0b      	ldr	r2, [pc, #44]	; (8008a00 <ILI9341_Reset+0x38>)
 80089d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80089d6:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 80089d8:	20c8      	movs	r0, #200	; 0xc8
 80089da:	f7fa fa05 	bl	8002de8 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80089de:	4b08      	ldr	r3, [pc, #32]	; (8008a00 <ILI9341_Reset+0x38>)
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	4a07      	ldr	r2, [pc, #28]	; (8008a00 <ILI9341_Reset+0x38>)
 80089e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089e8:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 80089ea:	20c8      	movs	r0, #200	; 0xc8
 80089ec:	f7fa f9fc 	bl	8002de8 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 80089f0:	4b03      	ldr	r3, [pc, #12]	; (8008a00 <ILI9341_Reset+0x38>)
 80089f2:	695b      	ldr	r3, [r3, #20]
 80089f4:	4a02      	ldr	r2, [pc, #8]	; (8008a00 <ILI9341_Reset+0x38>)
 80089f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80089fa:	6153      	str	r3, [r2, #20]
}
 80089fc:	bf00      	nop
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	48000400 	.word	0x48000400

08008a04 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	71fb      	strb	r3, [r7, #7]
	
	uint8_t screen_rotation = Rotation;
 8008a0e:	79fb      	ldrb	r3, [r7, #7]
 8008a10:	73fb      	strb	r3, [r7, #15]
	
	ILI9341_Write_Command(0x36);
 8008a12:	2036      	movs	r0, #54	; 0x36
 8008a14:	f7ff ff48 	bl	80088a8 <ILI9341_Write_Command>
	//HAL_Delay(1);

	switch(screen_rotation)
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	d836      	bhi.n	8008a8c <ILI9341_Set_Rotation+0x88>
 8008a1e:	a201      	add	r2, pc, #4	; (adr r2, 8008a24 <ILI9341_Set_Rotation+0x20>)
 8008a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a24:	08008a35 	.word	0x08008a35
 8008a28:	08008a4b 	.word	0x08008a4b
 8008a2c:	08008a61 	.word	0x08008a61
 8008a30:	08008a77 	.word	0x08008a77
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8008a34:	2048      	movs	r0, #72	; 0x48
 8008a36:	f7ff ff59 	bl	80088ec <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8008a3a:	4b17      	ldr	r3, [pc, #92]	; (8008a98 <ILI9341_Set_Rotation+0x94>)
 8008a3c:	22f0      	movs	r2, #240	; 0xf0
 8008a3e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8008a40:	4b16      	ldr	r3, [pc, #88]	; (8008a9c <ILI9341_Set_Rotation+0x98>)
 8008a42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008a46:	801a      	strh	r2, [r3, #0]
			break;
 8008a48:	e021      	b.n	8008a8e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8008a4a:	2028      	movs	r0, #40	; 0x28
 8008a4c:	f7ff ff4e 	bl	80088ec <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8008a50:	4b11      	ldr	r3, [pc, #68]	; (8008a98 <ILI9341_Set_Rotation+0x94>)
 8008a52:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008a56:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8008a58:	4b10      	ldr	r3, [pc, #64]	; (8008a9c <ILI9341_Set_Rotation+0x98>)
 8008a5a:	22f0      	movs	r2, #240	; 0xf0
 8008a5c:	801a      	strh	r2, [r3, #0]
			break;
 8008a5e:	e016      	b.n	8008a8e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8008a60:	2088      	movs	r0, #136	; 0x88
 8008a62:	f7ff ff43 	bl	80088ec <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8008a66:	4b0c      	ldr	r3, [pc, #48]	; (8008a98 <ILI9341_Set_Rotation+0x94>)
 8008a68:	22f0      	movs	r2, #240	; 0xf0
 8008a6a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8008a6c:	4b0b      	ldr	r3, [pc, #44]	; (8008a9c <ILI9341_Set_Rotation+0x98>)
 8008a6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008a72:	801a      	strh	r2, [r3, #0]
			break;
 8008a74:	e00b      	b.n	8008a8e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8008a76:	20e8      	movs	r0, #232	; 0xe8
 8008a78:	f7ff ff38 	bl	80088ec <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8008a7c:	4b06      	ldr	r3, [pc, #24]	; (8008a98 <ILI9341_Set_Rotation+0x94>)
 8008a7e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008a82:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8008a84:	4b05      	ldr	r3, [pc, #20]	; (8008a9c <ILI9341_Set_Rotation+0x98>)
 8008a86:	22f0      	movs	r2, #240	; 0xf0
 8008a88:	801a      	strh	r2, [r3, #0]
			break;
 8008a8a:	e000      	b.n	8008a8e <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8008a8c:	bf00      	nop
	}
}
 8008a8e:	bf00      	nop
 8008a90:	3710      	adds	r7, #16
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	2000001e 	.word	0x2000001e
 8008a9c:	2000001c 	.word	0x2000001c

08008aa0 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8008aa4:	4b05      	ldr	r3, [pc, #20]	; (8008abc <ILI9341_Enable+0x1c>)
 8008aa6:	695b      	ldr	r3, [r3, #20]
 8008aa8:	4a04      	ldr	r2, [pc, #16]	; (8008abc <ILI9341_Enable+0x1c>)
 8008aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008aae:	6153      	str	r3, [r2, #20]
}
 8008ab0:	bf00      	nop
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	48000400 	.word	0x48000400

08008ac0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8008ac4:	f7ff ffec 	bl	8008aa0 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8008ac8:	f7ff feca 	bl	8008860 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8008acc:	f7ff ff7c 	bl	80089c8 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8008ad0:	2001      	movs	r0, #1
 8008ad2:	f7ff fee9 	bl	80088a8 <ILI9341_Write_Command>
	HAL_Delay(2000);
 8008ad6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008ada:	f7fa f985 	bl	8002de8 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8008ade:	20cb      	movs	r0, #203	; 0xcb
 8008ae0:	f7ff fee2 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8008ae4:	2039      	movs	r0, #57	; 0x39
 8008ae6:	f7ff ff01 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8008aea:	202c      	movs	r0, #44	; 0x2c
 8008aec:	f7ff fefe 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008af0:	2000      	movs	r0, #0
 8008af2:	f7ff fefb 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8008af6:	2034      	movs	r0, #52	; 0x34
 8008af8:	f7ff fef8 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8008afc:	2002      	movs	r0, #2
 8008afe:	f7ff fef5 	bl	80088ec <ILI9341_Write_Data>

	//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8008b02:	20cf      	movs	r0, #207	; 0xcf
 8008b04:	f7ff fed0 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008b08:	2000      	movs	r0, #0
 8008b0a:	f7ff feef 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8008b0e:	20c1      	movs	r0, #193	; 0xc1
 8008b10:	f7ff feec 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 8008b14:	2030      	movs	r0, #48	; 0x30
 8008b16:	f7ff fee9 	bl	80088ec <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8008b1a:	20e8      	movs	r0, #232	; 0xe8
 8008b1c:	f7ff fec4 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8008b20:	2085      	movs	r0, #133	; 0x85
 8008b22:	f7ff fee3 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008b26:	2000      	movs	r0, #0
 8008b28:	f7ff fee0 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8008b2c:	2078      	movs	r0, #120	; 0x78
 8008b2e:	f7ff fedd 	bl	80088ec <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8008b32:	20ea      	movs	r0, #234	; 0xea
 8008b34:	f7ff feb8 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008b38:	2000      	movs	r0, #0
 8008b3a:	f7ff fed7 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008b3e:	2000      	movs	r0, #0
 8008b40:	f7ff fed4 	bl	80088ec <ILI9341_Write_Data>

	//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8008b44:	20ed      	movs	r0, #237	; 0xed
 8008b46:	f7ff feaf 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8008b4a:	2064      	movs	r0, #100	; 0x64
 8008b4c:	f7ff fece 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8008b50:	2003      	movs	r0, #3
 8008b52:	f7ff fecb 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8008b56:	2012      	movs	r0, #18
 8008b58:	f7ff fec8 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8008b5c:	2081      	movs	r0, #129	; 0x81
 8008b5e:	f7ff fec5 	bl	80088ec <ILI9341_Write_Data>

	//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8008b62:	20f7      	movs	r0, #247	; 0xf7
 8008b64:	f7ff fea0 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8008b68:	2020      	movs	r0, #32
 8008b6a:	f7ff febf 	bl	80088ec <ILI9341_Write_Data>

	//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8008b6e:	20c0      	movs	r0, #192	; 0xc0
 8008b70:	f7ff fe9a 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8008b74:	2023      	movs	r0, #35	; 0x23
 8008b76:	f7ff feb9 	bl	80088ec <ILI9341_Write_Data>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8008b7a:	20c1      	movs	r0, #193	; 0xc1
 8008b7c:	f7ff fe94 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8008b80:	2010      	movs	r0, #16
 8008b82:	f7ff feb3 	bl	80088ec <ILI9341_Write_Data>

	//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8008b86:	20c5      	movs	r0, #197	; 0xc5
 8008b88:	f7ff fe8e 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8008b8c:	203e      	movs	r0, #62	; 0x3e
 8008b8e:	f7ff fead 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8008b92:	2028      	movs	r0, #40	; 0x28
 8008b94:	f7ff feaa 	bl	80088ec <ILI9341_Write_Data>

	//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8008b98:	20c7      	movs	r0, #199	; 0xc7
 8008b9a:	f7ff fe85 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8008b9e:	2086      	movs	r0, #134	; 0x86
 8008ba0:	f7ff fea4 	bl	80088ec <ILI9341_Write_Data>

	//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8008ba4:	2036      	movs	r0, #54	; 0x36
 8008ba6:	f7ff fe7f 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8008baa:	2048      	movs	r0, #72	; 0x48
 8008bac:	f7ff fe9e 	bl	80088ec <ILI9341_Write_Data>


	//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8008bb0:	203a      	movs	r0, #58	; 0x3a
 8008bb2:	f7ff fe79 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8008bb6:	2055      	movs	r0, #85	; 0x55
 8008bb8:	f7ff fe98 	bl	80088ec <ILI9341_Write_Data>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8008bbc:	20b1      	movs	r0, #177	; 0xb1
 8008bbe:	f7ff fe73 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008bc2:	2000      	movs	r0, #0
 8008bc4:	f7ff fe92 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8008bc8:	2018      	movs	r0, #24
 8008bca:	f7ff fe8f 	bl	80088ec <ILI9341_Write_Data>

	//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8008bce:	20b6      	movs	r0, #182	; 0xb6
 8008bd0:	f7ff fe6a 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8008bd4:	2008      	movs	r0, #8
 8008bd6:	f7ff fe89 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8008bda:	2082      	movs	r0, #130	; 0x82
 8008bdc:	f7ff fe86 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8008be0:	2027      	movs	r0, #39	; 0x27
 8008be2:	f7ff fe83 	bl	80088ec <ILI9341_Write_Data>


	//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8008be6:	20f2      	movs	r0, #242	; 0xf2
 8008be8:	f7ff fe5e 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008bec:	2000      	movs	r0, #0
 8008bee:	f7ff fe7d 	bl	80088ec <ILI9341_Write_Data>

	//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8008bf2:	2026      	movs	r0, #38	; 0x26
 8008bf4:	f7ff fe58 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8008bf8:	2001      	movs	r0, #1
 8008bfa:	f7ff fe77 	bl	80088ec <ILI9341_Write_Data>

	//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8008bfe:	20e0      	movs	r0, #224	; 0xe0
 8008c00:	f7ff fe52 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 8008c04:	200f      	movs	r0, #15
 8008c06:	f7ff fe71 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8008c0a:	2031      	movs	r0, #49	; 0x31
 8008c0c:	f7ff fe6e 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8008c10:	202b      	movs	r0, #43	; 0x2b
 8008c12:	f7ff fe6b 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8008c16:	200c      	movs	r0, #12
 8008c18:	f7ff fe68 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8008c1c:	200e      	movs	r0, #14
 8008c1e:	f7ff fe65 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8008c22:	2008      	movs	r0, #8
 8008c24:	f7ff fe62 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8008c28:	204e      	movs	r0, #78	; 0x4e
 8008c2a:	f7ff fe5f 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8008c2e:	20f1      	movs	r0, #241	; 0xf1
 8008c30:	f7ff fe5c 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8008c34:	2037      	movs	r0, #55	; 0x37
 8008c36:	f7ff fe59 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8008c3a:	2007      	movs	r0, #7
 8008c3c:	f7ff fe56 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8008c40:	2010      	movs	r0, #16
 8008c42:	f7ff fe53 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8008c46:	2003      	movs	r0, #3
 8008c48:	f7ff fe50 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8008c4c:	200e      	movs	r0, #14
 8008c4e:	f7ff fe4d 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8008c52:	2009      	movs	r0, #9
 8008c54:	f7ff fe4a 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008c58:	2000      	movs	r0, #0
 8008c5a:	f7ff fe47 	bl	80088ec <ILI9341_Write_Data>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8008c5e:	20e1      	movs	r0, #225	; 0xe1
 8008c60:	f7ff fe22 	bl	80088a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008c64:	2000      	movs	r0, #0
 8008c66:	f7ff fe41 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8008c6a:	200e      	movs	r0, #14
 8008c6c:	f7ff fe3e 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8008c70:	2014      	movs	r0, #20
 8008c72:	f7ff fe3b 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8008c76:	2003      	movs	r0, #3
 8008c78:	f7ff fe38 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8008c7c:	2011      	movs	r0, #17
 8008c7e:	f7ff fe35 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8008c82:	2007      	movs	r0, #7
 8008c84:	f7ff fe32 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8008c88:	2031      	movs	r0, #49	; 0x31
 8008c8a:	f7ff fe2f 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8008c8e:	20c1      	movs	r0, #193	; 0xc1
 8008c90:	f7ff fe2c 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8008c94:	2048      	movs	r0, #72	; 0x48
 8008c96:	f7ff fe29 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8008c9a:	2008      	movs	r0, #8
 8008c9c:	f7ff fe26 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8008ca0:	200f      	movs	r0, #15
 8008ca2:	f7ff fe23 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8008ca6:	200c      	movs	r0, #12
 8008ca8:	f7ff fe20 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8008cac:	2031      	movs	r0, #49	; 0x31
 8008cae:	f7ff fe1d 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8008cb2:	2036      	movs	r0, #54	; 0x36
 8008cb4:	f7ff fe1a 	bl	80088ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8008cb8:	200f      	movs	r0, #15
 8008cba:	f7ff fe17 	bl	80088ec <ILI9341_Write_Data>

	//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8008cbe:	2011      	movs	r0, #17
 8008cc0:	f7ff fdf2 	bl	80088a8 <ILI9341_Write_Command>
	HAL_Delay(240);
 8008cc4:	20f0      	movs	r0, #240	; 0xf0
 8008cc6:	f7fa f88f 	bl	8002de8 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8008cca:	2029      	movs	r0, #41	; 0x29
 8008ccc:	f7ff fdec 	bl	80088a8 <ILI9341_Write_Command>
	
	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8008cd0:	2000      	movs	r0, #0
 8008cd2:	f7ff fe97 	bl	8008a04 <ILI9341_Set_Rotation>
}
 8008cd6:	bf00      	nop
 8008cd8:	bd80      	pop	{r7, pc}
	...

08008cdc <ILI9341_Draw_colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_colour_Burst(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 8008cdc:	b5b0      	push	{r4, r5, r7, lr}
 8008cde:	b08e      	sub	sp, #56	; 0x38
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	607b      	str	r3, [r7, #4]
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	81fb      	strh	r3, [r7, #14]
 8008ce8:	460b      	mov	r3, r1
 8008cea:	81bb      	strh	r3, [r7, #12]
 8008cec:	4613      	mov	r3, r2
 8008cee:	817b      	strh	r3, [r7, #10]
 8008cf0:	466b      	mov	r3, sp
 8008cf2:	461d      	mov	r5, r3

	// 	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
	// 	each CHUNK is broken down into smaller BLOCKS


	uint32_t buffer_size = 0;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	005b      	lsls	r3, r3, #1
 8008cfc:	4a48      	ldr	r2, [pc, #288]	; (8008e20 <ILI9341_Draw_colour_Burst+0x144>)
 8008cfe:	8812      	ldrh	r2, [r2, #0]
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d202      	bcs.n	8008d0a <ILI9341_Draw_colour_Burst+0x2e>
	{
		buffer_size = chunk_size;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d08:	e002      	b.n	8008d10 <ILI9341_Draw_colour_Burst+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 8008d0a:	4b45      	ldr	r3, [pc, #276]	; (8008e20 <ILI9341_Draw_colour_Burst+0x144>)
 8008d0c:	881b      	ldrh	r3, [r3, #0]
 8008d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}




	unsigned char chifted = 	colour>>8;;
 8008d10:	897b      	ldrh	r3, [r7, #10]
 8008d12:	0a1b      	lsrs	r3, r3, #8
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	unsigned char burst_buffer[buffer_size];
 8008d1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	61fb      	str	r3, [r7, #28]
 8008d22:	4601      	mov	r1, r0
 8008d24:	f04f 0200 	mov.w	r2, #0
 8008d28:	f04f 0300 	mov.w	r3, #0
 8008d2c:	f04f 0400 	mov.w	r4, #0
 8008d30:	00d4      	lsls	r4, r2, #3
 8008d32:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8008d36:	00cb      	lsls	r3, r1, #3
 8008d38:	4601      	mov	r1, r0
 8008d3a:	f04f 0200 	mov.w	r2, #0
 8008d3e:	f04f 0300 	mov.w	r3, #0
 8008d42:	f04f 0400 	mov.w	r4, #0
 8008d46:	00d4      	lsls	r4, r2, #3
 8008d48:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8008d4c:	00cb      	lsls	r3, r1, #3
 8008d4e:	1dc3      	adds	r3, r0, #7
 8008d50:	08db      	lsrs	r3, r3, #3
 8008d52:	00db      	lsls	r3, r3, #3
 8008d54:	ebad 0d03 	sub.w	sp, sp, r3
 8008d58:	466b      	mov	r3, sp
 8008d5a:	3300      	adds	r3, #0
 8008d5c:	61bb      	str	r3, [r7, #24]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8008d5e:	2300      	movs	r3, #0
 8008d60:	633b      	str	r3, [r7, #48]	; 0x30
 8008d62:	e00e      	b.n	8008d82 <ILI9341_Draw_colour_Burst+0xa6>
	{

			burst_buffer[j] = 	chifted;
 8008d64:	69ba      	ldr	r2, [r7, #24]
 8008d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d68:	4413      	add	r3, r2
 8008d6a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8008d6e:	701a      	strb	r2, [r3, #0]

			burst_buffer[j+1] = colour;
 8008d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d72:	3301      	adds	r3, #1
 8008d74:	897a      	ldrh	r2, [r7, #10]
 8008d76:	b2d1      	uxtb	r1, r2
 8008d78:	69ba      	ldr	r2, [r7, #24]
 8008d7a:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7e:	3302      	adds	r3, #2
 8008d80:	633b      	str	r3, [r7, #48]	; 0x30
 8008d82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d3ec      	bcc.n	8008d64 <ILI9341_Draw_colour_Burst+0x88>


	}
	
	uint32_t Sending_size = chunk_size*2;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	617b      	str	r3, [r7, #20]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 8008d90:	2301      	movs	r3, #1
 8008d92:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 8008d94:	2300      	movs	r3, #0
 8008d96:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00d      	beq.n	8008dba <ILI9341_Draw_colour_Burst+0xde>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da6:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008dac:	fbb3 f2f2 	udiv	r2, r3, r2
 8008db0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008db2:	fb01 f202 	mul.w	r2, r1, r2
 8008db6:	1a9b      	subs	r3, r3, r2
 8008db8:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8008dba:	4b1a      	ldr	r3, [pc, #104]	; (8008e24 <ILI9341_Draw_colour_Burst+0x148>)
 8008dbc:	695b      	ldr	r3, [r3, #20]
 8008dbe:	4a19      	ldr	r2, [pc, #100]	; (8008e24 <ILI9341_Draw_colour_Burst+0x148>)
 8008dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dc4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008dc6:	4b17      	ldr	r3, [pc, #92]	; (8008e24 <ILI9341_Draw_colour_Burst+0x148>)
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	4a16      	ldr	r2, [pc, #88]	; (8008e24 <ILI9341_Draw_colour_Burst+0x148>)
 8008dcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dd0:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 8008dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d010      	beq.n	8008dfa <ILI9341_Draw_colour_Burst+0x11e>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8008dd8:	2300      	movs	r3, #0
 8008dda:	627b      	str	r3, [r7, #36]	; 0x24
 8008ddc:	e009      	b.n	8008df2 <ILI9341_Draw_colour_Burst+0x116>
		{

			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, buffer_size, 2);
 8008dde:	69b9      	ldr	r1, [r7, #24]
 8008de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de2:	b29a      	uxth	r2, r3
 8008de4:	2302      	movs	r3, #2
 8008de6:	4810      	ldr	r0, [pc, #64]	; (8008e28 <ILI9341_Draw_colour_Burst+0x14c>)
 8008de8:	f7fd fd8c 	bl	8006904 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8008dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dee:	3301      	adds	r3, #1
 8008df0:	627b      	str	r3, [r7, #36]	; 0x24
 8008df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d3f1      	bcc.n	8008dde <ILI9341_Draw_colour_Burst+0x102>
		}
	}

	//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 2);
 8008dfa:	69b9      	ldr	r1, [r7, #24]
 8008dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfe:	b29a      	uxth	r2, r3
 8008e00:	2302      	movs	r3, #2
 8008e02:	4809      	ldr	r0, [pc, #36]	; (8008e28 <ILI9341_Draw_colour_Burst+0x14c>)
 8008e04:	f7fd fd7e 	bl	8006904 <HAL_SPI_Transmit>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008e08:	4b06      	ldr	r3, [pc, #24]	; (8008e24 <ILI9341_Draw_colour_Burst+0x148>)
 8008e0a:	695b      	ldr	r3, [r3, #20]
 8008e0c:	4a05      	ldr	r2, [pc, #20]	; (8008e24 <ILI9341_Draw_colour_Burst+0x148>)
 8008e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e12:	6153      	str	r3, [r2, #20]
 8008e14:	46ad      	mov	sp, r5


}
 8008e16:	bf00      	nop
 8008e18:	3738      	adds	r7, #56	; 0x38
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	20000020 	.word	0x20000020
 8008e24:	48000400 	.word	0x48000400
 8008e28:	20000dec 	.word	0x20000dec

08008e2c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends height*width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t colour)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af02      	add	r7, sp, #8
 8008e32:	4603      	mov	r3, r0
 8008e34:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);
 8008e36:	4b10      	ldr	r3, [pc, #64]	; (8008e78 <ILI9341_Fill_Screen+0x4c>)
 8008e38:	881b      	ldrh	r3, [r3, #0]
 8008e3a:	b29a      	uxth	r2, r3
 8008e3c:	4b0f      	ldr	r3, [pc, #60]	; (8008e7c <ILI9341_Fill_Screen+0x50>)
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2100      	movs	r1, #0
 8008e44:	2000      	movs	r0, #0
 8008e46:	f7ff fd73 	bl	8008930 <ILI9341_Set_Address>
	ILI9341_Draw_colour_Burst(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 8008e4a:	4b0b      	ldr	r3, [pc, #44]	; (8008e78 <ILI9341_Fill_Screen+0x4c>)
 8008e4c:	881b      	ldrh	r3, [r3, #0]
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	461a      	mov	r2, r3
 8008e52:	4b0a      	ldr	r3, [pc, #40]	; (8008e7c <ILI9341_Fill_Screen+0x50>)
 8008e54:	881b      	ldrh	r3, [r3, #0]
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	fb03 f302 	mul.w	r3, r3, r2
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	88fa      	ldrh	r2, [r7, #6]
 8008e60:	2304      	movs	r3, #4
 8008e62:	9300      	str	r3, [sp, #0]
 8008e64:	460b      	mov	r3, r1
 8008e66:	2100      	movs	r1, #0
 8008e68:	2000      	movs	r0, #0
 8008e6a:	f7ff ff37 	bl	8008cdc <ILI9341_Draw_colour_Burst>
}
 8008e6e:	bf00      	nop
 8008e70:	3708      	adds	r7, #8
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	2000001e 	.word	0x2000001e
 8008e7c:	2000001c 	.word	0x2000001c

08008e80 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t colour)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b086      	sub	sp, #24
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	4603      	mov	r3, r0
 8008e88:	80fb      	strh	r3, [r7, #6]
 8008e8a:	460b      	mov	r3, r1
 8008e8c:	80bb      	strh	r3, [r7, #4]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	807b      	strh	r3, [r7, #2]
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8008e92:	4b64      	ldr	r3, [pc, #400]	; (8009024 <ILI9341_Draw_Pixel+0x1a4>)
 8008e94:	881b      	ldrh	r3, [r3, #0]
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	88fa      	ldrh	r2, [r7, #6]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	f080 80be 	bcs.w	800901c <ILI9341_Draw_Pixel+0x19c>
 8008ea0:	4b61      	ldr	r3, [pc, #388]	; (8009028 <ILI9341_Draw_Pixel+0x1a8>)
 8008ea2:	881b      	ldrh	r3, [r3, #0]
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	88ba      	ldrh	r2, [r7, #4]
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	f080 80b7 	bcs.w	800901c <ILI9341_Draw_Pixel+0x19c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8008eae:	4b5f      	ldr	r3, [pc, #380]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008eb0:	695b      	ldr	r3, [r3, #20]
 8008eb2:	4a5e      	ldr	r2, [pc, #376]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008eb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008eb8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008eba:	4b5c      	ldr	r3, [pc, #368]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008ebc:	695b      	ldr	r3, [r3, #20]
 8008ebe:	4a5b      	ldr	r2, [pc, #364]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008ec0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ec4:	6153      	str	r3, [r2, #20]
	ILI9341_SPI_Send(0x2A);
 8008ec6:	202a      	movs	r0, #42	; 0x2a
 8008ec8:	f7ff fcda 	bl	8008880 <ILI9341_SPI_Send>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8008ecc:	4b57      	ldr	r3, [pc, #348]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008ece:	695b      	ldr	r3, [r3, #20]
 8008ed0:	4a56      	ldr	r2, [pc, #344]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008ed2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ed6:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008ed8:	4b54      	ldr	r3, [pc, #336]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008eda:	695b      	ldr	r3, [r3, #20]
 8008edc:	4a53      	ldr	r2, [pc, #332]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008ede:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ee2:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008ee4:	4b51      	ldr	r3, [pc, #324]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008ee6:	695b      	ldr	r3, [r3, #20]
 8008ee8:	4a50      	ldr	r2, [pc, #320]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008eea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008eee:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8008ef0:	88fb      	ldrh	r3, [r7, #6]
 8008ef2:	0a1b      	lsrs	r3, r3, #8
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	753b      	strb	r3, [r7, #20]
 8008efa:	88fb      	ldrh	r3, [r7, #6]
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	757b      	strb	r3, [r7, #21]
 8008f00:	88fb      	ldrh	r3, [r7, #6]
 8008f02:	3301      	adds	r3, #1
 8008f04:	121b      	asrs	r3, r3, #8
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	75bb      	strb	r3, [r7, #22]
 8008f0a:	88fb      	ldrh	r3, [r7, #6]
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	3301      	adds	r3, #1
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8008f14:	f107 0114 	add.w	r1, r7, #20
 8008f18:	2301      	movs	r3, #1
 8008f1a:	2204      	movs	r2, #4
 8008f1c:	4844      	ldr	r0, [pc, #272]	; (8009030 <ILI9341_Draw_Pixel+0x1b0>)
 8008f1e:	f7fd fcf1 	bl	8006904 <HAL_SPI_Transmit>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008f22:	4b42      	ldr	r3, [pc, #264]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f24:	695b      	ldr	r3, [r3, #20]
 8008f26:	4a41      	ldr	r2, [pc, #260]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f2c:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8008f2e:	4b3f      	ldr	r3, [pc, #252]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	4a3e      	ldr	r2, [pc, #248]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f38:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008f3a:	4b3c      	ldr	r3, [pc, #240]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f3c:	695b      	ldr	r3, [r3, #20]
 8008f3e:	4a3b      	ldr	r2, [pc, #236]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f44:	6153      	str	r3, [r2, #20]

	ILI9341_SPI_Send(0x2B);
 8008f46:	202b      	movs	r0, #43	; 0x2b
 8008f48:	f7ff fc9a 	bl	8008880 <ILI9341_SPI_Send>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8008f4c:	4b37      	ldr	r3, [pc, #220]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	4a36      	ldr	r2, [pc, #216]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f56:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008f58:	4b34      	ldr	r3, [pc, #208]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f5a:	695b      	ldr	r3, [r3, #20]
 8008f5c:	4a33      	ldr	r2, [pc, #204]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f62:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008f64:	4b31      	ldr	r3, [pc, #196]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f66:	695b      	ldr	r3, [r3, #20]
 8008f68:	4a30      	ldr	r2, [pc, #192]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008f6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f6e:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8008f70:	88bb      	ldrh	r3, [r7, #4]
 8008f72:	0a1b      	lsrs	r3, r3, #8
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	743b      	strb	r3, [r7, #16]
 8008f7a:	88bb      	ldrh	r3, [r7, #4]
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	747b      	strb	r3, [r7, #17]
 8008f80:	88bb      	ldrh	r3, [r7, #4]
 8008f82:	3301      	adds	r3, #1
 8008f84:	121b      	asrs	r3, r3, #8
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	74bb      	strb	r3, [r7, #18]
 8008f8a:	88bb      	ldrh	r3, [r7, #4]
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	3301      	adds	r3, #1
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	74fb      	strb	r3, [r7, #19]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8008f94:	f107 0110 	add.w	r1, r7, #16
 8008f98:	2301      	movs	r3, #1
 8008f9a:	2204      	movs	r2, #4
 8008f9c:	4824      	ldr	r0, [pc, #144]	; (8009030 <ILI9341_Draw_Pixel+0x1b0>)
 8008f9e:	f7fd fcb1 	bl	8006904 <HAL_SPI_Transmit>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008fa2:	4b22      	ldr	r3, [pc, #136]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	4a21      	ldr	r2, [pc, #132]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fac:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8008fae:	4b1f      	ldr	r3, [pc, #124]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fb0:	695b      	ldr	r3, [r3, #20]
 8008fb2:	4a1e      	ldr	r2, [pc, #120]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fb8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008fba:	4b1c      	ldr	r3, [pc, #112]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fbc:	695b      	ldr	r3, [r3, #20]
 8008fbe:	4a1b      	ldr	r2, [pc, #108]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fc4:	6153      	str	r3, [r2, #20]
	ILI9341_SPI_Send(0x2C);
 8008fc6:	202c      	movs	r0, #44	; 0x2c
 8008fc8:	f7ff fc5a 	bl	8008880 <ILI9341_SPI_Send>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8008fcc:	4b17      	ldr	r3, [pc, #92]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fce:	695b      	ldr	r3, [r3, #20]
 8008fd0:	4a16      	ldr	r2, [pc, #88]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fd6:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008fd8:	4b14      	ldr	r3, [pc, #80]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fda:	695b      	ldr	r3, [r3, #20]
 8008fdc:	4a13      	ldr	r2, [pc, #76]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fe2:	6153      	str	r3, [r2, #20]
	
	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008fe4:	4b11      	ldr	r3, [pc, #68]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fe6:	695b      	ldr	r3, [r3, #20]
 8008fe8:	4a10      	ldr	r2, [pc, #64]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8008fea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fee:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 8008ff0:	887b      	ldrh	r3, [r7, #2]
 8008ff2:	0a1b      	lsrs	r3, r3, #8
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	733b      	strb	r3, [r7, #12]
 8008ffa:	887b      	ldrh	r3, [r7, #2]
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8009000:	f107 010c 	add.w	r1, r7, #12
 8009004:	2301      	movs	r3, #1
 8009006:	2202      	movs	r2, #2
 8009008:	4809      	ldr	r0, [pc, #36]	; (8009030 <ILI9341_Draw_Pixel+0x1b0>)
 800900a:	f7fd fc7b 	bl	8006904 <HAL_SPI_Transmit>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800900e:	4b07      	ldr	r3, [pc, #28]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	4a06      	ldr	r2, [pc, #24]	; (800902c <ILI9341_Draw_Pixel+0x1ac>)
 8009014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009018:	6153      	str	r3, [r2, #20]
 800901a:	e000      	b.n	800901e <ILI9341_Draw_Pixel+0x19e>
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800901c:	bf00      	nop

	
}
 800901e:	3718      	adds	r7, #24
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	2000001e 	.word	0x2000001e
 8009028:	2000001c 	.word	0x2000001c
 800902c:	48000400 	.word	0x48000400
 8009030:	20000dec 	.word	0x20000dec

08009034 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 8009034:	b590      	push	{r4, r7, lr}
 8009036:	b087      	sub	sp, #28
 8009038:	af02      	add	r7, sp, #8
 800903a:	4604      	mov	r4, r0
 800903c:	4608      	mov	r0, r1
 800903e:	4611      	mov	r1, r2
 8009040:	461a      	mov	r2, r3
 8009042:	4623      	mov	r3, r4
 8009044:	80fb      	strh	r3, [r7, #6]
 8009046:	4603      	mov	r3, r0
 8009048:	80bb      	strh	r3, [r7, #4]
 800904a:	460b      	mov	r3, r1
 800904c:	807b      	strh	r3, [r7, #2]
 800904e:	4613      	mov	r3, r2
 8009050:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8009052:	4b39      	ldr	r3, [pc, #228]	; (8009138 <ILI9341_Draw_Rectangle+0x104>)
 8009054:	881b      	ldrh	r3, [r3, #0]
 8009056:	b29b      	uxth	r3, r3
 8009058:	88fa      	ldrh	r2, [r7, #6]
 800905a:	429a      	cmp	r2, r3
 800905c:	d268      	bcs.n	8009130 <ILI9341_Draw_Rectangle+0xfc>
 800905e:	4b37      	ldr	r3, [pc, #220]	; (800913c <ILI9341_Draw_Rectangle+0x108>)
 8009060:	881b      	ldrh	r3, [r3, #0]
 8009062:	b29b      	uxth	r3, r3
 8009064:	88ba      	ldrh	r2, [r7, #4]
 8009066:	429a      	cmp	r2, r3
 8009068:	d262      	bcs.n	8009130 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800906a:	88fa      	ldrh	r2, [r7, #6]
 800906c:	887b      	ldrh	r3, [r7, #2]
 800906e:	4413      	add	r3, r2
 8009070:	3b01      	subs	r3, #1
 8009072:	4a31      	ldr	r2, [pc, #196]	; (8009138 <ILI9341_Draw_Rectangle+0x104>)
 8009074:	8812      	ldrh	r2, [r2, #0]
 8009076:	b292      	uxth	r2, r2
 8009078:	4293      	cmp	r3, r2
 800907a:	db05      	blt.n	8009088 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800907c:	4b2e      	ldr	r3, [pc, #184]	; (8009138 <ILI9341_Draw_Rectangle+0x104>)
 800907e:	881b      	ldrh	r3, [r3, #0]
 8009080:	b29a      	uxth	r2, r3
 8009082:	88fb      	ldrh	r3, [r7, #6]
 8009084:	1ad3      	subs	r3, r2, r3
 8009086:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 8009088:	88ba      	ldrh	r2, [r7, #4]
 800908a:	883b      	ldrh	r3, [r7, #0]
 800908c:	4413      	add	r3, r2
 800908e:	3b01      	subs	r3, #1
 8009090:	4a2a      	ldr	r2, [pc, #168]	; (800913c <ILI9341_Draw_Rectangle+0x108>)
 8009092:	8812      	ldrh	r2, [r2, #0]
 8009094:	b292      	uxth	r2, r2
 8009096:	4293      	cmp	r3, r2
 8009098:	db05      	blt.n	80090a6 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800909a:	4b28      	ldr	r3, [pc, #160]	; (800913c <ILI9341_Draw_Rectangle+0x108>)
 800909c:	881b      	ldrh	r3, [r3, #0]
 800909e:	b29a      	uxth	r2, r3
 80090a0:	88bb      	ldrh	r3, [r7, #4]
 80090a2:	1ad3      	subs	r3, r2, r3
 80090a4:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Address(xpos,
						ypos,
						(xpos + width) - 1,
 80090a6:	88fa      	ldrh	r2, [r7, #6]
 80090a8:	887b      	ldrh	r3, [r7, #2]
 80090aa:	4413      	add	r3, r2
 80090ac:	b29b      	uxth	r3, r3
	ILI9341_Set_Address(xpos,
 80090ae:	3b01      	subs	r3, #1
 80090b0:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 80090b2:	88ba      	ldrh	r2, [r7, #4]
 80090b4:	883b      	ldrh	r3, [r7, #0]
 80090b6:	4413      	add	r3, r2
 80090b8:	b29b      	uxth	r3, r3
	ILI9341_Set_Address(xpos,
 80090ba:	3b01      	subs	r3, #1
 80090bc:	b29b      	uxth	r3, r3
 80090be:	88b9      	ldrh	r1, [r7, #4]
 80090c0:	88f8      	ldrh	r0, [r7, #6]
 80090c2:	4622      	mov	r2, r4
 80090c4:	f7ff fc34 	bl	8008930 <ILI9341_Set_Address>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep ILI9341_Draw_colour_Burst() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 80090c8:	883a      	ldrh	r2, [r7, #0]
 80090ca:	887b      	ldrh	r3, [r7, #2]
 80090cc:	fb12 f303 	smulbb	r3, r2, r3
 80090d0:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 80090d2:	2300      	movs	r3, #0
 80090d4:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 80090d6:	89fb      	ldrh	r3, [r7, #14]
 80090d8:	f003 0301 	and.w	r3, r3, #1
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d009      	beq.n	80090f4 <ILI9341_Draw_Rectangle+0xc0>
 80090e0:	89fb      	ldrh	r3, [r7, #14]
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d906      	bls.n	80090f4 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 80090e6:	2301      	movs	r3, #1
 80090e8:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 80090ea:	89fb      	ldrh	r3, [r7, #14]
 80090ec:	085b      	lsrs	r3, r3, #1
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	005b      	lsls	r3, r3, #1
 80090f2:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_colour_Burst(	xpos,
 80090f4:	89fc      	ldrh	r4, [r7, #14]
 80090f6:	8c3a      	ldrh	r2, [r7, #32]
 80090f8:	88b9      	ldrh	r1, [r7, #4]
 80090fa:	88f8      	ldrh	r0, [r7, #6]
 80090fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	4623      	mov	r3, r4
 8009104:	f7ff fdea 	bl	8008cdc <ILI9341_Draw_colour_Burst>
								colour,
								size,
								chunk_type);

	// add the truncated pixel now
	if(truncated)
 8009108:	7b7b      	ldrb	r3, [r7, #13]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d011      	beq.n	8009132 <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800910e:	88fa      	ldrh	r2, [r7, #6]
 8009110:	887b      	ldrh	r3, [r7, #2]
 8009112:	4413      	add	r3, r2
 8009114:	b29b      	uxth	r3, r3
 8009116:	3b01      	subs	r3, #1
 8009118:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800911a:	88ba      	ldrh	r2, [r7, #4]
 800911c:	883b      	ldrh	r3, [r7, #0]
 800911e:	4413      	add	r3, r2
 8009120:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 8009122:	3b01      	subs	r3, #1
 8009124:	b29b      	uxth	r3, r3
 8009126:	8c3a      	ldrh	r2, [r7, #32]
 8009128:	4619      	mov	r1, r3
 800912a:	f7ff fea9 	bl	8008e80 <ILI9341_Draw_Pixel>
 800912e:	e000      	b.n	8009132 <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8009130:	bf00      	nop
							colour);
	}
}
 8009132:	3714      	adds	r7, #20
 8009134:	46bd      	mov	sp, r7
 8009136:	bd90      	pop	{r4, r7, pc}
 8009138:	2000001e 	.word	0x2000001e
 800913c:	2000001c 	.word	0x2000001c

08009140 <ILI9341_Draw_Horizontal_Line>:
 *
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 8009140:	b590      	push	{r4, r7, lr}
 8009142:	b085      	sub	sp, #20
 8009144:	af02      	add	r7, sp, #8
 8009146:	4604      	mov	r4, r0
 8009148:	4608      	mov	r0, r1
 800914a:	4611      	mov	r1, r2
 800914c:	461a      	mov	r2, r3
 800914e:	4623      	mov	r3, r4
 8009150:	80fb      	strh	r3, [r7, #6]
 8009152:	4603      	mov	r3, r0
 8009154:	80bb      	strh	r3, [r7, #4]
 8009156:	460b      	mov	r3, r1
 8009158:	807b      	strh	r3, [r7, #2]
 800915a:	4613      	mov	r3, r2
 800915c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800915e:	4b1a      	ldr	r3, [pc, #104]	; (80091c8 <ILI9341_Draw_Horizontal_Line+0x88>)
 8009160:	881b      	ldrh	r3, [r3, #0]
 8009162:	b29b      	uxth	r3, r3
 8009164:	88fa      	ldrh	r2, [r7, #6]
 8009166:	429a      	cmp	r2, r3
 8009168:	d229      	bcs.n	80091be <ILI9341_Draw_Horizontal_Line+0x7e>
 800916a:	4b18      	ldr	r3, [pc, #96]	; (80091cc <ILI9341_Draw_Horizontal_Line+0x8c>)
 800916c:	881b      	ldrh	r3, [r3, #0]
 800916e:	b29b      	uxth	r3, r3
 8009170:	88ba      	ldrh	r2, [r7, #4]
 8009172:	429a      	cmp	r2, r3
 8009174:	d223      	bcs.n	80091be <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 8009176:	88fa      	ldrh	r2, [r7, #6]
 8009178:	887b      	ldrh	r3, [r7, #2]
 800917a:	4413      	add	r3, r2
 800917c:	3b01      	subs	r3, #1
 800917e:	4a12      	ldr	r2, [pc, #72]	; (80091c8 <ILI9341_Draw_Horizontal_Line+0x88>)
 8009180:	8812      	ldrh	r2, [r2, #0]
 8009182:	b292      	uxth	r2, r2
 8009184:	4293      	cmp	r3, r2
 8009186:	db05      	blt.n	8009194 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 8009188:	4b0f      	ldr	r3, [pc, #60]	; (80091c8 <ILI9341_Draw_Horizontal_Line+0x88>)
 800918a:	881b      	ldrh	r3, [r3, #0]
 800918c:	b29a      	uxth	r2, r3
 800918e:	88fb      	ldrh	r3, [r7, #6]
 8009190:	1ad3      	subs	r3, r2, r3
 8009192:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Address(	xpos,
							ypos,
							(xpos + width) - 1,
 8009194:	88fa      	ldrh	r2, [r7, #6]
 8009196:	887b      	ldrh	r3, [r7, #2]
 8009198:	4413      	add	r3, r2
 800919a:	b29b      	uxth	r3, r3
	ILI9341_Set_Address(	xpos,
 800919c:	3b01      	subs	r3, #1
 800919e:	b29a      	uxth	r2, r3
 80091a0:	88bb      	ldrh	r3, [r7, #4]
 80091a2:	88b9      	ldrh	r1, [r7, #4]
 80091a4:	88f8      	ldrh	r0, [r7, #6]
 80091a6:	f7ff fbc3 	bl	8008930 <ILI9341_Set_Address>
							ypos);

	ILI9341_Draw_colour_Burst(xpos, ypos, colour, width, LINE_CHUNK);
 80091aa:	887c      	ldrh	r4, [r7, #2]
 80091ac:	883a      	ldrh	r2, [r7, #0]
 80091ae:	88b9      	ldrh	r1, [r7, #4]
 80091b0:	88f8      	ldrh	r0, [r7, #6]
 80091b2:	2303      	movs	r3, #3
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	4623      	mov	r3, r4
 80091b8:	f7ff fd90 	bl	8008cdc <ILI9341_Draw_colour_Burst>
 80091bc:	e000      	b.n	80091c0 <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 80091be:	bf00      	nop
}
 80091c0:	370c      	adds	r7, #12
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd90      	pop	{r4, r7, pc}
 80091c6:	bf00      	nop
 80091c8:	2000001e 	.word	0x2000001e
 80091cc:	2000001c 	.word	0x2000001c

080091d0 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 80091d0:	b590      	push	{r4, r7, lr}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af02      	add	r7, sp, #8
 80091d6:	4604      	mov	r4, r0
 80091d8:	4608      	mov	r0, r1
 80091da:	4611      	mov	r1, r2
 80091dc:	461a      	mov	r2, r3
 80091de:	4623      	mov	r3, r4
 80091e0:	80fb      	strh	r3, [r7, #6]
 80091e2:	4603      	mov	r3, r0
 80091e4:	80bb      	strh	r3, [r7, #4]
 80091e6:	460b      	mov	r3, r1
 80091e8:	807b      	strh	r3, [r7, #2]
 80091ea:	4613      	mov	r3, r2
 80091ec:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 80091ee:	4b1a      	ldr	r3, [pc, #104]	; (8009258 <ILI9341_Draw_Vertical_Line+0x88>)
 80091f0:	881b      	ldrh	r3, [r3, #0]
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	88fa      	ldrh	r2, [r7, #6]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d229      	bcs.n	800924e <ILI9341_Draw_Vertical_Line+0x7e>
 80091fa:	4b18      	ldr	r3, [pc, #96]	; (800925c <ILI9341_Draw_Vertical_Line+0x8c>)
 80091fc:	881b      	ldrh	r3, [r3, #0]
 80091fe:	b29b      	uxth	r3, r3
 8009200:	88ba      	ldrh	r2, [r7, #4]
 8009202:	429a      	cmp	r2, r3
 8009204:	d223      	bcs.n	800924e <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8009206:	88ba      	ldrh	r2, [r7, #4]
 8009208:	887b      	ldrh	r3, [r7, #2]
 800920a:	4413      	add	r3, r2
 800920c:	3b01      	subs	r3, #1
 800920e:	4a13      	ldr	r2, [pc, #76]	; (800925c <ILI9341_Draw_Vertical_Line+0x8c>)
 8009210:	8812      	ldrh	r2, [r2, #0]
 8009212:	b292      	uxth	r2, r2
 8009214:	4293      	cmp	r3, r2
 8009216:	db05      	blt.n	8009224 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 8009218:	4b10      	ldr	r3, [pc, #64]	; (800925c <ILI9341_Draw_Vertical_Line+0x8c>)
 800921a:	881b      	ldrh	r3, [r3, #0]
 800921c:	b29a      	uxth	r2, r3
 800921e:	88bb      	ldrh	r3, [r7, #4]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Address(xpos, ypos, xpos, (ypos + height) - 1);
 8009224:	88ba      	ldrh	r2, [r7, #4]
 8009226:	887b      	ldrh	r3, [r7, #2]
 8009228:	4413      	add	r3, r2
 800922a:	b29b      	uxth	r3, r3
 800922c:	3b01      	subs	r3, #1
 800922e:	b29b      	uxth	r3, r3
 8009230:	88fa      	ldrh	r2, [r7, #6]
 8009232:	88b9      	ldrh	r1, [r7, #4]
 8009234:	88f8      	ldrh	r0, [r7, #6]
 8009236:	f7ff fb7b 	bl	8008930 <ILI9341_Set_Address>
	ILI9341_Draw_colour_Burst(xpos, ypos, colour, height, LINE_CHUNK);
 800923a:	887c      	ldrh	r4, [r7, #2]
 800923c:	883a      	ldrh	r2, [r7, #0]
 800923e:	88b9      	ldrh	r1, [r7, #4]
 8009240:	88f8      	ldrh	r0, [r7, #6]
 8009242:	2303      	movs	r3, #3
 8009244:	9300      	str	r3, [sp, #0]
 8009246:	4623      	mov	r3, r4
 8009248:	f7ff fd48 	bl	8008cdc <ILI9341_Draw_colour_Burst>
 800924c:	e000      	b.n	8009250 <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800924e:	bf00      	nop
}
 8009250:	370c      	adds	r7, #12
 8009252:	46bd      	mov	sp, r7
 8009254:	bd90      	pop	{r4, r7, pc}
 8009256:	bf00      	nop
 8009258:	2000001e 	.word	0x2000001e
 800925c:	2000001c 	.word	0x2000001c

08009260 <__errno>:
 8009260:	4b01      	ldr	r3, [pc, #4]	; (8009268 <__errno+0x8>)
 8009262:	6818      	ldr	r0, [r3, #0]
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	20000b64 	.word	0x20000b64

0800926c <__libc_init_array>:
 800926c:	b570      	push	{r4, r5, r6, lr}
 800926e:	4e0d      	ldr	r6, [pc, #52]	; (80092a4 <__libc_init_array+0x38>)
 8009270:	4c0d      	ldr	r4, [pc, #52]	; (80092a8 <__libc_init_array+0x3c>)
 8009272:	1ba4      	subs	r4, r4, r6
 8009274:	10a4      	asrs	r4, r4, #2
 8009276:	2500      	movs	r5, #0
 8009278:	42a5      	cmp	r5, r4
 800927a:	d109      	bne.n	8009290 <__libc_init_array+0x24>
 800927c:	4e0b      	ldr	r6, [pc, #44]	; (80092ac <__libc_init_array+0x40>)
 800927e:	4c0c      	ldr	r4, [pc, #48]	; (80092b0 <__libc_init_array+0x44>)
 8009280:	f000 ffe8 	bl	800a254 <_init>
 8009284:	1ba4      	subs	r4, r4, r6
 8009286:	10a4      	asrs	r4, r4, #2
 8009288:	2500      	movs	r5, #0
 800928a:	42a5      	cmp	r5, r4
 800928c:	d105      	bne.n	800929a <__libc_init_array+0x2e>
 800928e:	bd70      	pop	{r4, r5, r6, pc}
 8009290:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009294:	4798      	blx	r3
 8009296:	3501      	adds	r5, #1
 8009298:	e7ee      	b.n	8009278 <__libc_init_array+0xc>
 800929a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800929e:	4798      	blx	r3
 80092a0:	3501      	adds	r5, #1
 80092a2:	e7f2      	b.n	800928a <__libc_init_array+0x1e>
 80092a4:	0800a7c0 	.word	0x0800a7c0
 80092a8:	0800a7c0 	.word	0x0800a7c0
 80092ac:	0800a7c0 	.word	0x0800a7c0
 80092b0:	0800a7c4 	.word	0x0800a7c4

080092b4 <memset>:
 80092b4:	4402      	add	r2, r0
 80092b6:	4603      	mov	r3, r0
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d100      	bne.n	80092be <memset+0xa>
 80092bc:	4770      	bx	lr
 80092be:	f803 1b01 	strb.w	r1, [r3], #1
 80092c2:	e7f9      	b.n	80092b8 <memset+0x4>

080092c4 <_puts_r>:
 80092c4:	b570      	push	{r4, r5, r6, lr}
 80092c6:	460e      	mov	r6, r1
 80092c8:	4605      	mov	r5, r0
 80092ca:	b118      	cbz	r0, 80092d4 <_puts_r+0x10>
 80092cc:	6983      	ldr	r3, [r0, #24]
 80092ce:	b90b      	cbnz	r3, 80092d4 <_puts_r+0x10>
 80092d0:	f000 fa40 	bl	8009754 <__sinit>
 80092d4:	69ab      	ldr	r3, [r5, #24]
 80092d6:	68ac      	ldr	r4, [r5, #8]
 80092d8:	b913      	cbnz	r3, 80092e0 <_puts_r+0x1c>
 80092da:	4628      	mov	r0, r5
 80092dc:	f000 fa3a 	bl	8009754 <__sinit>
 80092e0:	4b23      	ldr	r3, [pc, #140]	; (8009370 <_puts_r+0xac>)
 80092e2:	429c      	cmp	r4, r3
 80092e4:	d117      	bne.n	8009316 <_puts_r+0x52>
 80092e6:	686c      	ldr	r4, [r5, #4]
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	071b      	lsls	r3, r3, #28
 80092ec:	d51d      	bpl.n	800932a <_puts_r+0x66>
 80092ee:	6923      	ldr	r3, [r4, #16]
 80092f0:	b1db      	cbz	r3, 800932a <_puts_r+0x66>
 80092f2:	3e01      	subs	r6, #1
 80092f4:	68a3      	ldr	r3, [r4, #8]
 80092f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80092fa:	3b01      	subs	r3, #1
 80092fc:	60a3      	str	r3, [r4, #8]
 80092fe:	b9e9      	cbnz	r1, 800933c <_puts_r+0x78>
 8009300:	2b00      	cmp	r3, #0
 8009302:	da2e      	bge.n	8009362 <_puts_r+0x9e>
 8009304:	4622      	mov	r2, r4
 8009306:	210a      	movs	r1, #10
 8009308:	4628      	mov	r0, r5
 800930a:	f000 f873 	bl	80093f4 <__swbuf_r>
 800930e:	3001      	adds	r0, #1
 8009310:	d011      	beq.n	8009336 <_puts_r+0x72>
 8009312:	200a      	movs	r0, #10
 8009314:	e011      	b.n	800933a <_puts_r+0x76>
 8009316:	4b17      	ldr	r3, [pc, #92]	; (8009374 <_puts_r+0xb0>)
 8009318:	429c      	cmp	r4, r3
 800931a:	d101      	bne.n	8009320 <_puts_r+0x5c>
 800931c:	68ac      	ldr	r4, [r5, #8]
 800931e:	e7e3      	b.n	80092e8 <_puts_r+0x24>
 8009320:	4b15      	ldr	r3, [pc, #84]	; (8009378 <_puts_r+0xb4>)
 8009322:	429c      	cmp	r4, r3
 8009324:	bf08      	it	eq
 8009326:	68ec      	ldreq	r4, [r5, #12]
 8009328:	e7de      	b.n	80092e8 <_puts_r+0x24>
 800932a:	4621      	mov	r1, r4
 800932c:	4628      	mov	r0, r5
 800932e:	f000 f8b3 	bl	8009498 <__swsetup_r>
 8009332:	2800      	cmp	r0, #0
 8009334:	d0dd      	beq.n	80092f2 <_puts_r+0x2e>
 8009336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800933a:	bd70      	pop	{r4, r5, r6, pc}
 800933c:	2b00      	cmp	r3, #0
 800933e:	da04      	bge.n	800934a <_puts_r+0x86>
 8009340:	69a2      	ldr	r2, [r4, #24]
 8009342:	429a      	cmp	r2, r3
 8009344:	dc06      	bgt.n	8009354 <_puts_r+0x90>
 8009346:	290a      	cmp	r1, #10
 8009348:	d004      	beq.n	8009354 <_puts_r+0x90>
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	1c5a      	adds	r2, r3, #1
 800934e:	6022      	str	r2, [r4, #0]
 8009350:	7019      	strb	r1, [r3, #0]
 8009352:	e7cf      	b.n	80092f4 <_puts_r+0x30>
 8009354:	4622      	mov	r2, r4
 8009356:	4628      	mov	r0, r5
 8009358:	f000 f84c 	bl	80093f4 <__swbuf_r>
 800935c:	3001      	adds	r0, #1
 800935e:	d1c9      	bne.n	80092f4 <_puts_r+0x30>
 8009360:	e7e9      	b.n	8009336 <_puts_r+0x72>
 8009362:	6823      	ldr	r3, [r4, #0]
 8009364:	200a      	movs	r0, #10
 8009366:	1c5a      	adds	r2, r3, #1
 8009368:	6022      	str	r2, [r4, #0]
 800936a:	7018      	strb	r0, [r3, #0]
 800936c:	e7e5      	b.n	800933a <_puts_r+0x76>
 800936e:	bf00      	nop
 8009370:	0800a74c 	.word	0x0800a74c
 8009374:	0800a76c 	.word	0x0800a76c
 8009378:	0800a72c 	.word	0x0800a72c

0800937c <puts>:
 800937c:	4b02      	ldr	r3, [pc, #8]	; (8009388 <puts+0xc>)
 800937e:	4601      	mov	r1, r0
 8009380:	6818      	ldr	r0, [r3, #0]
 8009382:	f7ff bf9f 	b.w	80092c4 <_puts_r>
 8009386:	bf00      	nop
 8009388:	20000b64 	.word	0x20000b64

0800938c <sniprintf>:
 800938c:	b40c      	push	{r2, r3}
 800938e:	b530      	push	{r4, r5, lr}
 8009390:	4b17      	ldr	r3, [pc, #92]	; (80093f0 <sniprintf+0x64>)
 8009392:	1e0c      	subs	r4, r1, #0
 8009394:	b09d      	sub	sp, #116	; 0x74
 8009396:	681d      	ldr	r5, [r3, #0]
 8009398:	da08      	bge.n	80093ac <sniprintf+0x20>
 800939a:	238b      	movs	r3, #139	; 0x8b
 800939c:	602b      	str	r3, [r5, #0]
 800939e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093a2:	b01d      	add	sp, #116	; 0x74
 80093a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093a8:	b002      	add	sp, #8
 80093aa:	4770      	bx	lr
 80093ac:	f44f 7302 	mov.w	r3, #520	; 0x208
 80093b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80093b4:	bf14      	ite	ne
 80093b6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80093ba:	4623      	moveq	r3, r4
 80093bc:	9304      	str	r3, [sp, #16]
 80093be:	9307      	str	r3, [sp, #28]
 80093c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80093c4:	9002      	str	r0, [sp, #8]
 80093c6:	9006      	str	r0, [sp, #24]
 80093c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80093cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80093ce:	ab21      	add	r3, sp, #132	; 0x84
 80093d0:	a902      	add	r1, sp, #8
 80093d2:	4628      	mov	r0, r5
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	f000 fbad 	bl	8009b34 <_svfiprintf_r>
 80093da:	1c43      	adds	r3, r0, #1
 80093dc:	bfbc      	itt	lt
 80093de:	238b      	movlt	r3, #139	; 0x8b
 80093e0:	602b      	strlt	r3, [r5, #0]
 80093e2:	2c00      	cmp	r4, #0
 80093e4:	d0dd      	beq.n	80093a2 <sniprintf+0x16>
 80093e6:	9b02      	ldr	r3, [sp, #8]
 80093e8:	2200      	movs	r2, #0
 80093ea:	701a      	strb	r2, [r3, #0]
 80093ec:	e7d9      	b.n	80093a2 <sniprintf+0x16>
 80093ee:	bf00      	nop
 80093f0:	20000b64 	.word	0x20000b64

080093f4 <__swbuf_r>:
 80093f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f6:	460e      	mov	r6, r1
 80093f8:	4614      	mov	r4, r2
 80093fa:	4605      	mov	r5, r0
 80093fc:	b118      	cbz	r0, 8009406 <__swbuf_r+0x12>
 80093fe:	6983      	ldr	r3, [r0, #24]
 8009400:	b90b      	cbnz	r3, 8009406 <__swbuf_r+0x12>
 8009402:	f000 f9a7 	bl	8009754 <__sinit>
 8009406:	4b21      	ldr	r3, [pc, #132]	; (800948c <__swbuf_r+0x98>)
 8009408:	429c      	cmp	r4, r3
 800940a:	d12a      	bne.n	8009462 <__swbuf_r+0x6e>
 800940c:	686c      	ldr	r4, [r5, #4]
 800940e:	69a3      	ldr	r3, [r4, #24]
 8009410:	60a3      	str	r3, [r4, #8]
 8009412:	89a3      	ldrh	r3, [r4, #12]
 8009414:	071a      	lsls	r2, r3, #28
 8009416:	d52e      	bpl.n	8009476 <__swbuf_r+0x82>
 8009418:	6923      	ldr	r3, [r4, #16]
 800941a:	b363      	cbz	r3, 8009476 <__swbuf_r+0x82>
 800941c:	6923      	ldr	r3, [r4, #16]
 800941e:	6820      	ldr	r0, [r4, #0]
 8009420:	1ac0      	subs	r0, r0, r3
 8009422:	6963      	ldr	r3, [r4, #20]
 8009424:	b2f6      	uxtb	r6, r6
 8009426:	4283      	cmp	r3, r0
 8009428:	4637      	mov	r7, r6
 800942a:	dc04      	bgt.n	8009436 <__swbuf_r+0x42>
 800942c:	4621      	mov	r1, r4
 800942e:	4628      	mov	r0, r5
 8009430:	f000 f926 	bl	8009680 <_fflush_r>
 8009434:	bb28      	cbnz	r0, 8009482 <__swbuf_r+0x8e>
 8009436:	68a3      	ldr	r3, [r4, #8]
 8009438:	3b01      	subs	r3, #1
 800943a:	60a3      	str	r3, [r4, #8]
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	1c5a      	adds	r2, r3, #1
 8009440:	6022      	str	r2, [r4, #0]
 8009442:	701e      	strb	r6, [r3, #0]
 8009444:	6963      	ldr	r3, [r4, #20]
 8009446:	3001      	adds	r0, #1
 8009448:	4283      	cmp	r3, r0
 800944a:	d004      	beq.n	8009456 <__swbuf_r+0x62>
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	07db      	lsls	r3, r3, #31
 8009450:	d519      	bpl.n	8009486 <__swbuf_r+0x92>
 8009452:	2e0a      	cmp	r6, #10
 8009454:	d117      	bne.n	8009486 <__swbuf_r+0x92>
 8009456:	4621      	mov	r1, r4
 8009458:	4628      	mov	r0, r5
 800945a:	f000 f911 	bl	8009680 <_fflush_r>
 800945e:	b190      	cbz	r0, 8009486 <__swbuf_r+0x92>
 8009460:	e00f      	b.n	8009482 <__swbuf_r+0x8e>
 8009462:	4b0b      	ldr	r3, [pc, #44]	; (8009490 <__swbuf_r+0x9c>)
 8009464:	429c      	cmp	r4, r3
 8009466:	d101      	bne.n	800946c <__swbuf_r+0x78>
 8009468:	68ac      	ldr	r4, [r5, #8]
 800946a:	e7d0      	b.n	800940e <__swbuf_r+0x1a>
 800946c:	4b09      	ldr	r3, [pc, #36]	; (8009494 <__swbuf_r+0xa0>)
 800946e:	429c      	cmp	r4, r3
 8009470:	bf08      	it	eq
 8009472:	68ec      	ldreq	r4, [r5, #12]
 8009474:	e7cb      	b.n	800940e <__swbuf_r+0x1a>
 8009476:	4621      	mov	r1, r4
 8009478:	4628      	mov	r0, r5
 800947a:	f000 f80d 	bl	8009498 <__swsetup_r>
 800947e:	2800      	cmp	r0, #0
 8009480:	d0cc      	beq.n	800941c <__swbuf_r+0x28>
 8009482:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009486:	4638      	mov	r0, r7
 8009488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800948a:	bf00      	nop
 800948c:	0800a74c 	.word	0x0800a74c
 8009490:	0800a76c 	.word	0x0800a76c
 8009494:	0800a72c 	.word	0x0800a72c

08009498 <__swsetup_r>:
 8009498:	4b32      	ldr	r3, [pc, #200]	; (8009564 <__swsetup_r+0xcc>)
 800949a:	b570      	push	{r4, r5, r6, lr}
 800949c:	681d      	ldr	r5, [r3, #0]
 800949e:	4606      	mov	r6, r0
 80094a0:	460c      	mov	r4, r1
 80094a2:	b125      	cbz	r5, 80094ae <__swsetup_r+0x16>
 80094a4:	69ab      	ldr	r3, [r5, #24]
 80094a6:	b913      	cbnz	r3, 80094ae <__swsetup_r+0x16>
 80094a8:	4628      	mov	r0, r5
 80094aa:	f000 f953 	bl	8009754 <__sinit>
 80094ae:	4b2e      	ldr	r3, [pc, #184]	; (8009568 <__swsetup_r+0xd0>)
 80094b0:	429c      	cmp	r4, r3
 80094b2:	d10f      	bne.n	80094d4 <__swsetup_r+0x3c>
 80094b4:	686c      	ldr	r4, [r5, #4]
 80094b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094ba:	b29a      	uxth	r2, r3
 80094bc:	0715      	lsls	r5, r2, #28
 80094be:	d42c      	bmi.n	800951a <__swsetup_r+0x82>
 80094c0:	06d0      	lsls	r0, r2, #27
 80094c2:	d411      	bmi.n	80094e8 <__swsetup_r+0x50>
 80094c4:	2209      	movs	r2, #9
 80094c6:	6032      	str	r2, [r6, #0]
 80094c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094cc:	81a3      	strh	r3, [r4, #12]
 80094ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094d2:	e03e      	b.n	8009552 <__swsetup_r+0xba>
 80094d4:	4b25      	ldr	r3, [pc, #148]	; (800956c <__swsetup_r+0xd4>)
 80094d6:	429c      	cmp	r4, r3
 80094d8:	d101      	bne.n	80094de <__swsetup_r+0x46>
 80094da:	68ac      	ldr	r4, [r5, #8]
 80094dc:	e7eb      	b.n	80094b6 <__swsetup_r+0x1e>
 80094de:	4b24      	ldr	r3, [pc, #144]	; (8009570 <__swsetup_r+0xd8>)
 80094e0:	429c      	cmp	r4, r3
 80094e2:	bf08      	it	eq
 80094e4:	68ec      	ldreq	r4, [r5, #12]
 80094e6:	e7e6      	b.n	80094b6 <__swsetup_r+0x1e>
 80094e8:	0751      	lsls	r1, r2, #29
 80094ea:	d512      	bpl.n	8009512 <__swsetup_r+0x7a>
 80094ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094ee:	b141      	cbz	r1, 8009502 <__swsetup_r+0x6a>
 80094f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094f4:	4299      	cmp	r1, r3
 80094f6:	d002      	beq.n	80094fe <__swsetup_r+0x66>
 80094f8:	4630      	mov	r0, r6
 80094fa:	f000 fa19 	bl	8009930 <_free_r>
 80094fe:	2300      	movs	r3, #0
 8009500:	6363      	str	r3, [r4, #52]	; 0x34
 8009502:	89a3      	ldrh	r3, [r4, #12]
 8009504:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009508:	81a3      	strh	r3, [r4, #12]
 800950a:	2300      	movs	r3, #0
 800950c:	6063      	str	r3, [r4, #4]
 800950e:	6923      	ldr	r3, [r4, #16]
 8009510:	6023      	str	r3, [r4, #0]
 8009512:	89a3      	ldrh	r3, [r4, #12]
 8009514:	f043 0308 	orr.w	r3, r3, #8
 8009518:	81a3      	strh	r3, [r4, #12]
 800951a:	6923      	ldr	r3, [r4, #16]
 800951c:	b94b      	cbnz	r3, 8009532 <__swsetup_r+0x9a>
 800951e:	89a3      	ldrh	r3, [r4, #12]
 8009520:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009528:	d003      	beq.n	8009532 <__swsetup_r+0x9a>
 800952a:	4621      	mov	r1, r4
 800952c:	4630      	mov	r0, r6
 800952e:	f000 f9bf 	bl	80098b0 <__smakebuf_r>
 8009532:	89a2      	ldrh	r2, [r4, #12]
 8009534:	f012 0301 	ands.w	r3, r2, #1
 8009538:	d00c      	beq.n	8009554 <__swsetup_r+0xbc>
 800953a:	2300      	movs	r3, #0
 800953c:	60a3      	str	r3, [r4, #8]
 800953e:	6963      	ldr	r3, [r4, #20]
 8009540:	425b      	negs	r3, r3
 8009542:	61a3      	str	r3, [r4, #24]
 8009544:	6923      	ldr	r3, [r4, #16]
 8009546:	b953      	cbnz	r3, 800955e <__swsetup_r+0xc6>
 8009548:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800954c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009550:	d1ba      	bne.n	80094c8 <__swsetup_r+0x30>
 8009552:	bd70      	pop	{r4, r5, r6, pc}
 8009554:	0792      	lsls	r2, r2, #30
 8009556:	bf58      	it	pl
 8009558:	6963      	ldrpl	r3, [r4, #20]
 800955a:	60a3      	str	r3, [r4, #8]
 800955c:	e7f2      	b.n	8009544 <__swsetup_r+0xac>
 800955e:	2000      	movs	r0, #0
 8009560:	e7f7      	b.n	8009552 <__swsetup_r+0xba>
 8009562:	bf00      	nop
 8009564:	20000b64 	.word	0x20000b64
 8009568:	0800a74c 	.word	0x0800a74c
 800956c:	0800a76c 	.word	0x0800a76c
 8009570:	0800a72c 	.word	0x0800a72c

08009574 <__sflush_r>:
 8009574:	898a      	ldrh	r2, [r1, #12]
 8009576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800957a:	4605      	mov	r5, r0
 800957c:	0710      	lsls	r0, r2, #28
 800957e:	460c      	mov	r4, r1
 8009580:	d458      	bmi.n	8009634 <__sflush_r+0xc0>
 8009582:	684b      	ldr	r3, [r1, #4]
 8009584:	2b00      	cmp	r3, #0
 8009586:	dc05      	bgt.n	8009594 <__sflush_r+0x20>
 8009588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800958a:	2b00      	cmp	r3, #0
 800958c:	dc02      	bgt.n	8009594 <__sflush_r+0x20>
 800958e:	2000      	movs	r0, #0
 8009590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009596:	2e00      	cmp	r6, #0
 8009598:	d0f9      	beq.n	800958e <__sflush_r+0x1a>
 800959a:	2300      	movs	r3, #0
 800959c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095a0:	682f      	ldr	r7, [r5, #0]
 80095a2:	6a21      	ldr	r1, [r4, #32]
 80095a4:	602b      	str	r3, [r5, #0]
 80095a6:	d032      	beq.n	800960e <__sflush_r+0x9a>
 80095a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095aa:	89a3      	ldrh	r3, [r4, #12]
 80095ac:	075a      	lsls	r2, r3, #29
 80095ae:	d505      	bpl.n	80095bc <__sflush_r+0x48>
 80095b0:	6863      	ldr	r3, [r4, #4]
 80095b2:	1ac0      	subs	r0, r0, r3
 80095b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095b6:	b10b      	cbz	r3, 80095bc <__sflush_r+0x48>
 80095b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095ba:	1ac0      	subs	r0, r0, r3
 80095bc:	2300      	movs	r3, #0
 80095be:	4602      	mov	r2, r0
 80095c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095c2:	6a21      	ldr	r1, [r4, #32]
 80095c4:	4628      	mov	r0, r5
 80095c6:	47b0      	blx	r6
 80095c8:	1c43      	adds	r3, r0, #1
 80095ca:	89a3      	ldrh	r3, [r4, #12]
 80095cc:	d106      	bne.n	80095dc <__sflush_r+0x68>
 80095ce:	6829      	ldr	r1, [r5, #0]
 80095d0:	291d      	cmp	r1, #29
 80095d2:	d848      	bhi.n	8009666 <__sflush_r+0xf2>
 80095d4:	4a29      	ldr	r2, [pc, #164]	; (800967c <__sflush_r+0x108>)
 80095d6:	40ca      	lsrs	r2, r1
 80095d8:	07d6      	lsls	r6, r2, #31
 80095da:	d544      	bpl.n	8009666 <__sflush_r+0xf2>
 80095dc:	2200      	movs	r2, #0
 80095de:	6062      	str	r2, [r4, #4]
 80095e0:	04d9      	lsls	r1, r3, #19
 80095e2:	6922      	ldr	r2, [r4, #16]
 80095e4:	6022      	str	r2, [r4, #0]
 80095e6:	d504      	bpl.n	80095f2 <__sflush_r+0x7e>
 80095e8:	1c42      	adds	r2, r0, #1
 80095ea:	d101      	bne.n	80095f0 <__sflush_r+0x7c>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	b903      	cbnz	r3, 80095f2 <__sflush_r+0x7e>
 80095f0:	6560      	str	r0, [r4, #84]	; 0x54
 80095f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095f4:	602f      	str	r7, [r5, #0]
 80095f6:	2900      	cmp	r1, #0
 80095f8:	d0c9      	beq.n	800958e <__sflush_r+0x1a>
 80095fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095fe:	4299      	cmp	r1, r3
 8009600:	d002      	beq.n	8009608 <__sflush_r+0x94>
 8009602:	4628      	mov	r0, r5
 8009604:	f000 f994 	bl	8009930 <_free_r>
 8009608:	2000      	movs	r0, #0
 800960a:	6360      	str	r0, [r4, #52]	; 0x34
 800960c:	e7c0      	b.n	8009590 <__sflush_r+0x1c>
 800960e:	2301      	movs	r3, #1
 8009610:	4628      	mov	r0, r5
 8009612:	47b0      	blx	r6
 8009614:	1c41      	adds	r1, r0, #1
 8009616:	d1c8      	bne.n	80095aa <__sflush_r+0x36>
 8009618:	682b      	ldr	r3, [r5, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d0c5      	beq.n	80095aa <__sflush_r+0x36>
 800961e:	2b1d      	cmp	r3, #29
 8009620:	d001      	beq.n	8009626 <__sflush_r+0xb2>
 8009622:	2b16      	cmp	r3, #22
 8009624:	d101      	bne.n	800962a <__sflush_r+0xb6>
 8009626:	602f      	str	r7, [r5, #0]
 8009628:	e7b1      	b.n	800958e <__sflush_r+0x1a>
 800962a:	89a3      	ldrh	r3, [r4, #12]
 800962c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009630:	81a3      	strh	r3, [r4, #12]
 8009632:	e7ad      	b.n	8009590 <__sflush_r+0x1c>
 8009634:	690f      	ldr	r7, [r1, #16]
 8009636:	2f00      	cmp	r7, #0
 8009638:	d0a9      	beq.n	800958e <__sflush_r+0x1a>
 800963a:	0793      	lsls	r3, r2, #30
 800963c:	680e      	ldr	r6, [r1, #0]
 800963e:	bf08      	it	eq
 8009640:	694b      	ldreq	r3, [r1, #20]
 8009642:	600f      	str	r7, [r1, #0]
 8009644:	bf18      	it	ne
 8009646:	2300      	movne	r3, #0
 8009648:	eba6 0807 	sub.w	r8, r6, r7
 800964c:	608b      	str	r3, [r1, #8]
 800964e:	f1b8 0f00 	cmp.w	r8, #0
 8009652:	dd9c      	ble.n	800958e <__sflush_r+0x1a>
 8009654:	4643      	mov	r3, r8
 8009656:	463a      	mov	r2, r7
 8009658:	6a21      	ldr	r1, [r4, #32]
 800965a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800965c:	4628      	mov	r0, r5
 800965e:	47b0      	blx	r6
 8009660:	2800      	cmp	r0, #0
 8009662:	dc06      	bgt.n	8009672 <__sflush_r+0xfe>
 8009664:	89a3      	ldrh	r3, [r4, #12]
 8009666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800966a:	81a3      	strh	r3, [r4, #12]
 800966c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009670:	e78e      	b.n	8009590 <__sflush_r+0x1c>
 8009672:	4407      	add	r7, r0
 8009674:	eba8 0800 	sub.w	r8, r8, r0
 8009678:	e7e9      	b.n	800964e <__sflush_r+0xda>
 800967a:	bf00      	nop
 800967c:	20400001 	.word	0x20400001

08009680 <_fflush_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	690b      	ldr	r3, [r1, #16]
 8009684:	4605      	mov	r5, r0
 8009686:	460c      	mov	r4, r1
 8009688:	b1db      	cbz	r3, 80096c2 <_fflush_r+0x42>
 800968a:	b118      	cbz	r0, 8009694 <_fflush_r+0x14>
 800968c:	6983      	ldr	r3, [r0, #24]
 800968e:	b90b      	cbnz	r3, 8009694 <_fflush_r+0x14>
 8009690:	f000 f860 	bl	8009754 <__sinit>
 8009694:	4b0c      	ldr	r3, [pc, #48]	; (80096c8 <_fflush_r+0x48>)
 8009696:	429c      	cmp	r4, r3
 8009698:	d109      	bne.n	80096ae <_fflush_r+0x2e>
 800969a:	686c      	ldr	r4, [r5, #4]
 800969c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a0:	b17b      	cbz	r3, 80096c2 <_fflush_r+0x42>
 80096a2:	4621      	mov	r1, r4
 80096a4:	4628      	mov	r0, r5
 80096a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096aa:	f7ff bf63 	b.w	8009574 <__sflush_r>
 80096ae:	4b07      	ldr	r3, [pc, #28]	; (80096cc <_fflush_r+0x4c>)
 80096b0:	429c      	cmp	r4, r3
 80096b2:	d101      	bne.n	80096b8 <_fflush_r+0x38>
 80096b4:	68ac      	ldr	r4, [r5, #8]
 80096b6:	e7f1      	b.n	800969c <_fflush_r+0x1c>
 80096b8:	4b05      	ldr	r3, [pc, #20]	; (80096d0 <_fflush_r+0x50>)
 80096ba:	429c      	cmp	r4, r3
 80096bc:	bf08      	it	eq
 80096be:	68ec      	ldreq	r4, [r5, #12]
 80096c0:	e7ec      	b.n	800969c <_fflush_r+0x1c>
 80096c2:	2000      	movs	r0, #0
 80096c4:	bd38      	pop	{r3, r4, r5, pc}
 80096c6:	bf00      	nop
 80096c8:	0800a74c 	.word	0x0800a74c
 80096cc:	0800a76c 	.word	0x0800a76c
 80096d0:	0800a72c 	.word	0x0800a72c

080096d4 <std>:
 80096d4:	2300      	movs	r3, #0
 80096d6:	b510      	push	{r4, lr}
 80096d8:	4604      	mov	r4, r0
 80096da:	e9c0 3300 	strd	r3, r3, [r0]
 80096de:	6083      	str	r3, [r0, #8]
 80096e0:	8181      	strh	r1, [r0, #12]
 80096e2:	6643      	str	r3, [r0, #100]	; 0x64
 80096e4:	81c2      	strh	r2, [r0, #14]
 80096e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096ea:	6183      	str	r3, [r0, #24]
 80096ec:	4619      	mov	r1, r3
 80096ee:	2208      	movs	r2, #8
 80096f0:	305c      	adds	r0, #92	; 0x5c
 80096f2:	f7ff fddf 	bl	80092b4 <memset>
 80096f6:	4b05      	ldr	r3, [pc, #20]	; (800970c <std+0x38>)
 80096f8:	6263      	str	r3, [r4, #36]	; 0x24
 80096fa:	4b05      	ldr	r3, [pc, #20]	; (8009710 <std+0x3c>)
 80096fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80096fe:	4b05      	ldr	r3, [pc, #20]	; (8009714 <std+0x40>)
 8009700:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009702:	4b05      	ldr	r3, [pc, #20]	; (8009718 <std+0x44>)
 8009704:	6224      	str	r4, [r4, #32]
 8009706:	6323      	str	r3, [r4, #48]	; 0x30
 8009708:	bd10      	pop	{r4, pc}
 800970a:	bf00      	nop
 800970c:	0800a055 	.word	0x0800a055
 8009710:	0800a077 	.word	0x0800a077
 8009714:	0800a0af 	.word	0x0800a0af
 8009718:	0800a0d3 	.word	0x0800a0d3

0800971c <_cleanup_r>:
 800971c:	4901      	ldr	r1, [pc, #4]	; (8009724 <_cleanup_r+0x8>)
 800971e:	f000 b885 	b.w	800982c <_fwalk_reent>
 8009722:	bf00      	nop
 8009724:	08009681 	.word	0x08009681

08009728 <__sfmoreglue>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	1e4a      	subs	r2, r1, #1
 800972c:	2568      	movs	r5, #104	; 0x68
 800972e:	4355      	muls	r5, r2
 8009730:	460e      	mov	r6, r1
 8009732:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009736:	f000 f949 	bl	80099cc <_malloc_r>
 800973a:	4604      	mov	r4, r0
 800973c:	b140      	cbz	r0, 8009750 <__sfmoreglue+0x28>
 800973e:	2100      	movs	r1, #0
 8009740:	e9c0 1600 	strd	r1, r6, [r0]
 8009744:	300c      	adds	r0, #12
 8009746:	60a0      	str	r0, [r4, #8]
 8009748:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800974c:	f7ff fdb2 	bl	80092b4 <memset>
 8009750:	4620      	mov	r0, r4
 8009752:	bd70      	pop	{r4, r5, r6, pc}

08009754 <__sinit>:
 8009754:	6983      	ldr	r3, [r0, #24]
 8009756:	b510      	push	{r4, lr}
 8009758:	4604      	mov	r4, r0
 800975a:	bb33      	cbnz	r3, 80097aa <__sinit+0x56>
 800975c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009760:	6503      	str	r3, [r0, #80]	; 0x50
 8009762:	4b12      	ldr	r3, [pc, #72]	; (80097ac <__sinit+0x58>)
 8009764:	4a12      	ldr	r2, [pc, #72]	; (80097b0 <__sinit+0x5c>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6282      	str	r2, [r0, #40]	; 0x28
 800976a:	4298      	cmp	r0, r3
 800976c:	bf04      	itt	eq
 800976e:	2301      	moveq	r3, #1
 8009770:	6183      	streq	r3, [r0, #24]
 8009772:	f000 f81f 	bl	80097b4 <__sfp>
 8009776:	6060      	str	r0, [r4, #4]
 8009778:	4620      	mov	r0, r4
 800977a:	f000 f81b 	bl	80097b4 <__sfp>
 800977e:	60a0      	str	r0, [r4, #8]
 8009780:	4620      	mov	r0, r4
 8009782:	f000 f817 	bl	80097b4 <__sfp>
 8009786:	2200      	movs	r2, #0
 8009788:	60e0      	str	r0, [r4, #12]
 800978a:	2104      	movs	r1, #4
 800978c:	6860      	ldr	r0, [r4, #4]
 800978e:	f7ff ffa1 	bl	80096d4 <std>
 8009792:	2201      	movs	r2, #1
 8009794:	2109      	movs	r1, #9
 8009796:	68a0      	ldr	r0, [r4, #8]
 8009798:	f7ff ff9c 	bl	80096d4 <std>
 800979c:	2202      	movs	r2, #2
 800979e:	2112      	movs	r1, #18
 80097a0:	68e0      	ldr	r0, [r4, #12]
 80097a2:	f7ff ff97 	bl	80096d4 <std>
 80097a6:	2301      	movs	r3, #1
 80097a8:	61a3      	str	r3, [r4, #24]
 80097aa:	bd10      	pop	{r4, pc}
 80097ac:	0800a728 	.word	0x0800a728
 80097b0:	0800971d 	.word	0x0800971d

080097b4 <__sfp>:
 80097b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b6:	4b1b      	ldr	r3, [pc, #108]	; (8009824 <__sfp+0x70>)
 80097b8:	681e      	ldr	r6, [r3, #0]
 80097ba:	69b3      	ldr	r3, [r6, #24]
 80097bc:	4607      	mov	r7, r0
 80097be:	b913      	cbnz	r3, 80097c6 <__sfp+0x12>
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7ff ffc7 	bl	8009754 <__sinit>
 80097c6:	3648      	adds	r6, #72	; 0x48
 80097c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097cc:	3b01      	subs	r3, #1
 80097ce:	d503      	bpl.n	80097d8 <__sfp+0x24>
 80097d0:	6833      	ldr	r3, [r6, #0]
 80097d2:	b133      	cbz	r3, 80097e2 <__sfp+0x2e>
 80097d4:	6836      	ldr	r6, [r6, #0]
 80097d6:	e7f7      	b.n	80097c8 <__sfp+0x14>
 80097d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097dc:	b16d      	cbz	r5, 80097fa <__sfp+0x46>
 80097de:	3468      	adds	r4, #104	; 0x68
 80097e0:	e7f4      	b.n	80097cc <__sfp+0x18>
 80097e2:	2104      	movs	r1, #4
 80097e4:	4638      	mov	r0, r7
 80097e6:	f7ff ff9f 	bl	8009728 <__sfmoreglue>
 80097ea:	6030      	str	r0, [r6, #0]
 80097ec:	2800      	cmp	r0, #0
 80097ee:	d1f1      	bne.n	80097d4 <__sfp+0x20>
 80097f0:	230c      	movs	r3, #12
 80097f2:	603b      	str	r3, [r7, #0]
 80097f4:	4604      	mov	r4, r0
 80097f6:	4620      	mov	r0, r4
 80097f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097fa:	4b0b      	ldr	r3, [pc, #44]	; (8009828 <__sfp+0x74>)
 80097fc:	6665      	str	r5, [r4, #100]	; 0x64
 80097fe:	e9c4 5500 	strd	r5, r5, [r4]
 8009802:	60a5      	str	r5, [r4, #8]
 8009804:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009808:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800980c:	2208      	movs	r2, #8
 800980e:	4629      	mov	r1, r5
 8009810:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009814:	f7ff fd4e 	bl	80092b4 <memset>
 8009818:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800981c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009820:	e7e9      	b.n	80097f6 <__sfp+0x42>
 8009822:	bf00      	nop
 8009824:	0800a728 	.word	0x0800a728
 8009828:	ffff0001 	.word	0xffff0001

0800982c <_fwalk_reent>:
 800982c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009830:	4680      	mov	r8, r0
 8009832:	4689      	mov	r9, r1
 8009834:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009838:	2600      	movs	r6, #0
 800983a:	b914      	cbnz	r4, 8009842 <_fwalk_reent+0x16>
 800983c:	4630      	mov	r0, r6
 800983e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009842:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009846:	3f01      	subs	r7, #1
 8009848:	d501      	bpl.n	800984e <_fwalk_reent+0x22>
 800984a:	6824      	ldr	r4, [r4, #0]
 800984c:	e7f5      	b.n	800983a <_fwalk_reent+0xe>
 800984e:	89ab      	ldrh	r3, [r5, #12]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d907      	bls.n	8009864 <_fwalk_reent+0x38>
 8009854:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009858:	3301      	adds	r3, #1
 800985a:	d003      	beq.n	8009864 <_fwalk_reent+0x38>
 800985c:	4629      	mov	r1, r5
 800985e:	4640      	mov	r0, r8
 8009860:	47c8      	blx	r9
 8009862:	4306      	orrs	r6, r0
 8009864:	3568      	adds	r5, #104	; 0x68
 8009866:	e7ee      	b.n	8009846 <_fwalk_reent+0x1a>

08009868 <__swhatbuf_r>:
 8009868:	b570      	push	{r4, r5, r6, lr}
 800986a:	460e      	mov	r6, r1
 800986c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009870:	2900      	cmp	r1, #0
 8009872:	b096      	sub	sp, #88	; 0x58
 8009874:	4614      	mov	r4, r2
 8009876:	461d      	mov	r5, r3
 8009878:	da07      	bge.n	800988a <__swhatbuf_r+0x22>
 800987a:	2300      	movs	r3, #0
 800987c:	602b      	str	r3, [r5, #0]
 800987e:	89b3      	ldrh	r3, [r6, #12]
 8009880:	061a      	lsls	r2, r3, #24
 8009882:	d410      	bmi.n	80098a6 <__swhatbuf_r+0x3e>
 8009884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009888:	e00e      	b.n	80098a8 <__swhatbuf_r+0x40>
 800988a:	466a      	mov	r2, sp
 800988c:	f000 fc48 	bl	800a120 <_fstat_r>
 8009890:	2800      	cmp	r0, #0
 8009892:	dbf2      	blt.n	800987a <__swhatbuf_r+0x12>
 8009894:	9a01      	ldr	r2, [sp, #4]
 8009896:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800989a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800989e:	425a      	negs	r2, r3
 80098a0:	415a      	adcs	r2, r3
 80098a2:	602a      	str	r2, [r5, #0]
 80098a4:	e7ee      	b.n	8009884 <__swhatbuf_r+0x1c>
 80098a6:	2340      	movs	r3, #64	; 0x40
 80098a8:	2000      	movs	r0, #0
 80098aa:	6023      	str	r3, [r4, #0]
 80098ac:	b016      	add	sp, #88	; 0x58
 80098ae:	bd70      	pop	{r4, r5, r6, pc}

080098b0 <__smakebuf_r>:
 80098b0:	898b      	ldrh	r3, [r1, #12]
 80098b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098b4:	079d      	lsls	r5, r3, #30
 80098b6:	4606      	mov	r6, r0
 80098b8:	460c      	mov	r4, r1
 80098ba:	d507      	bpl.n	80098cc <__smakebuf_r+0x1c>
 80098bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098c0:	6023      	str	r3, [r4, #0]
 80098c2:	6123      	str	r3, [r4, #16]
 80098c4:	2301      	movs	r3, #1
 80098c6:	6163      	str	r3, [r4, #20]
 80098c8:	b002      	add	sp, #8
 80098ca:	bd70      	pop	{r4, r5, r6, pc}
 80098cc:	ab01      	add	r3, sp, #4
 80098ce:	466a      	mov	r2, sp
 80098d0:	f7ff ffca 	bl	8009868 <__swhatbuf_r>
 80098d4:	9900      	ldr	r1, [sp, #0]
 80098d6:	4605      	mov	r5, r0
 80098d8:	4630      	mov	r0, r6
 80098da:	f000 f877 	bl	80099cc <_malloc_r>
 80098de:	b948      	cbnz	r0, 80098f4 <__smakebuf_r+0x44>
 80098e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098e4:	059a      	lsls	r2, r3, #22
 80098e6:	d4ef      	bmi.n	80098c8 <__smakebuf_r+0x18>
 80098e8:	f023 0303 	bic.w	r3, r3, #3
 80098ec:	f043 0302 	orr.w	r3, r3, #2
 80098f0:	81a3      	strh	r3, [r4, #12]
 80098f2:	e7e3      	b.n	80098bc <__smakebuf_r+0xc>
 80098f4:	4b0d      	ldr	r3, [pc, #52]	; (800992c <__smakebuf_r+0x7c>)
 80098f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80098f8:	89a3      	ldrh	r3, [r4, #12]
 80098fa:	6020      	str	r0, [r4, #0]
 80098fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009900:	81a3      	strh	r3, [r4, #12]
 8009902:	9b00      	ldr	r3, [sp, #0]
 8009904:	6163      	str	r3, [r4, #20]
 8009906:	9b01      	ldr	r3, [sp, #4]
 8009908:	6120      	str	r0, [r4, #16]
 800990a:	b15b      	cbz	r3, 8009924 <__smakebuf_r+0x74>
 800990c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009910:	4630      	mov	r0, r6
 8009912:	f000 fc17 	bl	800a144 <_isatty_r>
 8009916:	b128      	cbz	r0, 8009924 <__smakebuf_r+0x74>
 8009918:	89a3      	ldrh	r3, [r4, #12]
 800991a:	f023 0303 	bic.w	r3, r3, #3
 800991e:	f043 0301 	orr.w	r3, r3, #1
 8009922:	81a3      	strh	r3, [r4, #12]
 8009924:	89a3      	ldrh	r3, [r4, #12]
 8009926:	431d      	orrs	r5, r3
 8009928:	81a5      	strh	r5, [r4, #12]
 800992a:	e7cd      	b.n	80098c8 <__smakebuf_r+0x18>
 800992c:	0800971d 	.word	0x0800971d

08009930 <_free_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4605      	mov	r5, r0
 8009934:	2900      	cmp	r1, #0
 8009936:	d045      	beq.n	80099c4 <_free_r+0x94>
 8009938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800993c:	1f0c      	subs	r4, r1, #4
 800993e:	2b00      	cmp	r3, #0
 8009940:	bfb8      	it	lt
 8009942:	18e4      	addlt	r4, r4, r3
 8009944:	f000 fc44 	bl	800a1d0 <__malloc_lock>
 8009948:	4a1f      	ldr	r2, [pc, #124]	; (80099c8 <_free_r+0x98>)
 800994a:	6813      	ldr	r3, [r2, #0]
 800994c:	4610      	mov	r0, r2
 800994e:	b933      	cbnz	r3, 800995e <_free_r+0x2e>
 8009950:	6063      	str	r3, [r4, #4]
 8009952:	6014      	str	r4, [r2, #0]
 8009954:	4628      	mov	r0, r5
 8009956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800995a:	f000 bc3a 	b.w	800a1d2 <__malloc_unlock>
 800995e:	42a3      	cmp	r3, r4
 8009960:	d90c      	bls.n	800997c <_free_r+0x4c>
 8009962:	6821      	ldr	r1, [r4, #0]
 8009964:	1862      	adds	r2, r4, r1
 8009966:	4293      	cmp	r3, r2
 8009968:	bf04      	itt	eq
 800996a:	681a      	ldreq	r2, [r3, #0]
 800996c:	685b      	ldreq	r3, [r3, #4]
 800996e:	6063      	str	r3, [r4, #4]
 8009970:	bf04      	itt	eq
 8009972:	1852      	addeq	r2, r2, r1
 8009974:	6022      	streq	r2, [r4, #0]
 8009976:	6004      	str	r4, [r0, #0]
 8009978:	e7ec      	b.n	8009954 <_free_r+0x24>
 800997a:	4613      	mov	r3, r2
 800997c:	685a      	ldr	r2, [r3, #4]
 800997e:	b10a      	cbz	r2, 8009984 <_free_r+0x54>
 8009980:	42a2      	cmp	r2, r4
 8009982:	d9fa      	bls.n	800997a <_free_r+0x4a>
 8009984:	6819      	ldr	r1, [r3, #0]
 8009986:	1858      	adds	r0, r3, r1
 8009988:	42a0      	cmp	r0, r4
 800998a:	d10b      	bne.n	80099a4 <_free_r+0x74>
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	4401      	add	r1, r0
 8009990:	1858      	adds	r0, r3, r1
 8009992:	4282      	cmp	r2, r0
 8009994:	6019      	str	r1, [r3, #0]
 8009996:	d1dd      	bne.n	8009954 <_free_r+0x24>
 8009998:	6810      	ldr	r0, [r2, #0]
 800999a:	6852      	ldr	r2, [r2, #4]
 800999c:	605a      	str	r2, [r3, #4]
 800999e:	4401      	add	r1, r0
 80099a0:	6019      	str	r1, [r3, #0]
 80099a2:	e7d7      	b.n	8009954 <_free_r+0x24>
 80099a4:	d902      	bls.n	80099ac <_free_r+0x7c>
 80099a6:	230c      	movs	r3, #12
 80099a8:	602b      	str	r3, [r5, #0]
 80099aa:	e7d3      	b.n	8009954 <_free_r+0x24>
 80099ac:	6820      	ldr	r0, [r4, #0]
 80099ae:	1821      	adds	r1, r4, r0
 80099b0:	428a      	cmp	r2, r1
 80099b2:	bf04      	itt	eq
 80099b4:	6811      	ldreq	r1, [r2, #0]
 80099b6:	6852      	ldreq	r2, [r2, #4]
 80099b8:	6062      	str	r2, [r4, #4]
 80099ba:	bf04      	itt	eq
 80099bc:	1809      	addeq	r1, r1, r0
 80099be:	6021      	streq	r1, [r4, #0]
 80099c0:	605c      	str	r4, [r3, #4]
 80099c2:	e7c7      	b.n	8009954 <_free_r+0x24>
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	bf00      	nop
 80099c8:	20000c00 	.word	0x20000c00

080099cc <_malloc_r>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	1ccd      	adds	r5, r1, #3
 80099d0:	f025 0503 	bic.w	r5, r5, #3
 80099d4:	3508      	adds	r5, #8
 80099d6:	2d0c      	cmp	r5, #12
 80099d8:	bf38      	it	cc
 80099da:	250c      	movcc	r5, #12
 80099dc:	2d00      	cmp	r5, #0
 80099de:	4606      	mov	r6, r0
 80099e0:	db01      	blt.n	80099e6 <_malloc_r+0x1a>
 80099e2:	42a9      	cmp	r1, r5
 80099e4:	d903      	bls.n	80099ee <_malloc_r+0x22>
 80099e6:	230c      	movs	r3, #12
 80099e8:	6033      	str	r3, [r6, #0]
 80099ea:	2000      	movs	r0, #0
 80099ec:	bd70      	pop	{r4, r5, r6, pc}
 80099ee:	f000 fbef 	bl	800a1d0 <__malloc_lock>
 80099f2:	4a21      	ldr	r2, [pc, #132]	; (8009a78 <_malloc_r+0xac>)
 80099f4:	6814      	ldr	r4, [r2, #0]
 80099f6:	4621      	mov	r1, r4
 80099f8:	b991      	cbnz	r1, 8009a20 <_malloc_r+0x54>
 80099fa:	4c20      	ldr	r4, [pc, #128]	; (8009a7c <_malloc_r+0xb0>)
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	b91b      	cbnz	r3, 8009a08 <_malloc_r+0x3c>
 8009a00:	4630      	mov	r0, r6
 8009a02:	f000 fb17 	bl	800a034 <_sbrk_r>
 8009a06:	6020      	str	r0, [r4, #0]
 8009a08:	4629      	mov	r1, r5
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f000 fb12 	bl	800a034 <_sbrk_r>
 8009a10:	1c43      	adds	r3, r0, #1
 8009a12:	d124      	bne.n	8009a5e <_malloc_r+0x92>
 8009a14:	230c      	movs	r3, #12
 8009a16:	6033      	str	r3, [r6, #0]
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f000 fbda 	bl	800a1d2 <__malloc_unlock>
 8009a1e:	e7e4      	b.n	80099ea <_malloc_r+0x1e>
 8009a20:	680b      	ldr	r3, [r1, #0]
 8009a22:	1b5b      	subs	r3, r3, r5
 8009a24:	d418      	bmi.n	8009a58 <_malloc_r+0x8c>
 8009a26:	2b0b      	cmp	r3, #11
 8009a28:	d90f      	bls.n	8009a4a <_malloc_r+0x7e>
 8009a2a:	600b      	str	r3, [r1, #0]
 8009a2c:	50cd      	str	r5, [r1, r3]
 8009a2e:	18cc      	adds	r4, r1, r3
 8009a30:	4630      	mov	r0, r6
 8009a32:	f000 fbce 	bl	800a1d2 <__malloc_unlock>
 8009a36:	f104 000b 	add.w	r0, r4, #11
 8009a3a:	1d23      	adds	r3, r4, #4
 8009a3c:	f020 0007 	bic.w	r0, r0, #7
 8009a40:	1ac3      	subs	r3, r0, r3
 8009a42:	d0d3      	beq.n	80099ec <_malloc_r+0x20>
 8009a44:	425a      	negs	r2, r3
 8009a46:	50e2      	str	r2, [r4, r3]
 8009a48:	e7d0      	b.n	80099ec <_malloc_r+0x20>
 8009a4a:	428c      	cmp	r4, r1
 8009a4c:	684b      	ldr	r3, [r1, #4]
 8009a4e:	bf16      	itet	ne
 8009a50:	6063      	strne	r3, [r4, #4]
 8009a52:	6013      	streq	r3, [r2, #0]
 8009a54:	460c      	movne	r4, r1
 8009a56:	e7eb      	b.n	8009a30 <_malloc_r+0x64>
 8009a58:	460c      	mov	r4, r1
 8009a5a:	6849      	ldr	r1, [r1, #4]
 8009a5c:	e7cc      	b.n	80099f8 <_malloc_r+0x2c>
 8009a5e:	1cc4      	adds	r4, r0, #3
 8009a60:	f024 0403 	bic.w	r4, r4, #3
 8009a64:	42a0      	cmp	r0, r4
 8009a66:	d005      	beq.n	8009a74 <_malloc_r+0xa8>
 8009a68:	1a21      	subs	r1, r4, r0
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f000 fae2 	bl	800a034 <_sbrk_r>
 8009a70:	3001      	adds	r0, #1
 8009a72:	d0cf      	beq.n	8009a14 <_malloc_r+0x48>
 8009a74:	6025      	str	r5, [r4, #0]
 8009a76:	e7db      	b.n	8009a30 <_malloc_r+0x64>
 8009a78:	20000c00 	.word	0x20000c00
 8009a7c:	20000c04 	.word	0x20000c04

08009a80 <__ssputs_r>:
 8009a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a84:	688e      	ldr	r6, [r1, #8]
 8009a86:	429e      	cmp	r6, r3
 8009a88:	4682      	mov	sl, r0
 8009a8a:	460c      	mov	r4, r1
 8009a8c:	4690      	mov	r8, r2
 8009a8e:	4699      	mov	r9, r3
 8009a90:	d837      	bhi.n	8009b02 <__ssputs_r+0x82>
 8009a92:	898a      	ldrh	r2, [r1, #12]
 8009a94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a98:	d031      	beq.n	8009afe <__ssputs_r+0x7e>
 8009a9a:	6825      	ldr	r5, [r4, #0]
 8009a9c:	6909      	ldr	r1, [r1, #16]
 8009a9e:	1a6f      	subs	r7, r5, r1
 8009aa0:	6965      	ldr	r5, [r4, #20]
 8009aa2:	2302      	movs	r3, #2
 8009aa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009aa8:	fb95 f5f3 	sdiv	r5, r5, r3
 8009aac:	f109 0301 	add.w	r3, r9, #1
 8009ab0:	443b      	add	r3, r7
 8009ab2:	429d      	cmp	r5, r3
 8009ab4:	bf38      	it	cc
 8009ab6:	461d      	movcc	r5, r3
 8009ab8:	0553      	lsls	r3, r2, #21
 8009aba:	d530      	bpl.n	8009b1e <__ssputs_r+0x9e>
 8009abc:	4629      	mov	r1, r5
 8009abe:	f7ff ff85 	bl	80099cc <_malloc_r>
 8009ac2:	4606      	mov	r6, r0
 8009ac4:	b950      	cbnz	r0, 8009adc <__ssputs_r+0x5c>
 8009ac6:	230c      	movs	r3, #12
 8009ac8:	f8ca 3000 	str.w	r3, [sl]
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ad2:	81a3      	strh	r3, [r4, #12]
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009adc:	463a      	mov	r2, r7
 8009ade:	6921      	ldr	r1, [r4, #16]
 8009ae0:	f000 fb52 	bl	800a188 <memcpy>
 8009ae4:	89a3      	ldrh	r3, [r4, #12]
 8009ae6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aee:	81a3      	strh	r3, [r4, #12]
 8009af0:	6126      	str	r6, [r4, #16]
 8009af2:	6165      	str	r5, [r4, #20]
 8009af4:	443e      	add	r6, r7
 8009af6:	1bed      	subs	r5, r5, r7
 8009af8:	6026      	str	r6, [r4, #0]
 8009afa:	60a5      	str	r5, [r4, #8]
 8009afc:	464e      	mov	r6, r9
 8009afe:	454e      	cmp	r6, r9
 8009b00:	d900      	bls.n	8009b04 <__ssputs_r+0x84>
 8009b02:	464e      	mov	r6, r9
 8009b04:	4632      	mov	r2, r6
 8009b06:	4641      	mov	r1, r8
 8009b08:	6820      	ldr	r0, [r4, #0]
 8009b0a:	f000 fb48 	bl	800a19e <memmove>
 8009b0e:	68a3      	ldr	r3, [r4, #8]
 8009b10:	1b9b      	subs	r3, r3, r6
 8009b12:	60a3      	str	r3, [r4, #8]
 8009b14:	6823      	ldr	r3, [r4, #0]
 8009b16:	441e      	add	r6, r3
 8009b18:	6026      	str	r6, [r4, #0]
 8009b1a:	2000      	movs	r0, #0
 8009b1c:	e7dc      	b.n	8009ad8 <__ssputs_r+0x58>
 8009b1e:	462a      	mov	r2, r5
 8009b20:	f000 fb58 	bl	800a1d4 <_realloc_r>
 8009b24:	4606      	mov	r6, r0
 8009b26:	2800      	cmp	r0, #0
 8009b28:	d1e2      	bne.n	8009af0 <__ssputs_r+0x70>
 8009b2a:	6921      	ldr	r1, [r4, #16]
 8009b2c:	4650      	mov	r0, sl
 8009b2e:	f7ff feff 	bl	8009930 <_free_r>
 8009b32:	e7c8      	b.n	8009ac6 <__ssputs_r+0x46>

08009b34 <_svfiprintf_r>:
 8009b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b38:	461d      	mov	r5, r3
 8009b3a:	898b      	ldrh	r3, [r1, #12]
 8009b3c:	061f      	lsls	r7, r3, #24
 8009b3e:	b09d      	sub	sp, #116	; 0x74
 8009b40:	4680      	mov	r8, r0
 8009b42:	460c      	mov	r4, r1
 8009b44:	4616      	mov	r6, r2
 8009b46:	d50f      	bpl.n	8009b68 <_svfiprintf_r+0x34>
 8009b48:	690b      	ldr	r3, [r1, #16]
 8009b4a:	b96b      	cbnz	r3, 8009b68 <_svfiprintf_r+0x34>
 8009b4c:	2140      	movs	r1, #64	; 0x40
 8009b4e:	f7ff ff3d 	bl	80099cc <_malloc_r>
 8009b52:	6020      	str	r0, [r4, #0]
 8009b54:	6120      	str	r0, [r4, #16]
 8009b56:	b928      	cbnz	r0, 8009b64 <_svfiprintf_r+0x30>
 8009b58:	230c      	movs	r3, #12
 8009b5a:	f8c8 3000 	str.w	r3, [r8]
 8009b5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b62:	e0c8      	b.n	8009cf6 <_svfiprintf_r+0x1c2>
 8009b64:	2340      	movs	r3, #64	; 0x40
 8009b66:	6163      	str	r3, [r4, #20]
 8009b68:	2300      	movs	r3, #0
 8009b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b6c:	2320      	movs	r3, #32
 8009b6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b72:	2330      	movs	r3, #48	; 0x30
 8009b74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b78:	9503      	str	r5, [sp, #12]
 8009b7a:	f04f 0b01 	mov.w	fp, #1
 8009b7e:	4637      	mov	r7, r6
 8009b80:	463d      	mov	r5, r7
 8009b82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009b86:	b10b      	cbz	r3, 8009b8c <_svfiprintf_r+0x58>
 8009b88:	2b25      	cmp	r3, #37	; 0x25
 8009b8a:	d13e      	bne.n	8009c0a <_svfiprintf_r+0xd6>
 8009b8c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009b90:	d00b      	beq.n	8009baa <_svfiprintf_r+0x76>
 8009b92:	4653      	mov	r3, sl
 8009b94:	4632      	mov	r2, r6
 8009b96:	4621      	mov	r1, r4
 8009b98:	4640      	mov	r0, r8
 8009b9a:	f7ff ff71 	bl	8009a80 <__ssputs_r>
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	f000 80a4 	beq.w	8009cec <_svfiprintf_r+0x1b8>
 8009ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba6:	4453      	add	r3, sl
 8009ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8009baa:	783b      	ldrb	r3, [r7, #0]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	f000 809d 	beq.w	8009cec <_svfiprintf_r+0x1b8>
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009bb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bbc:	9304      	str	r3, [sp, #16]
 8009bbe:	9307      	str	r3, [sp, #28]
 8009bc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bc4:	931a      	str	r3, [sp, #104]	; 0x68
 8009bc6:	462f      	mov	r7, r5
 8009bc8:	2205      	movs	r2, #5
 8009bca:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009bce:	4850      	ldr	r0, [pc, #320]	; (8009d10 <_svfiprintf_r+0x1dc>)
 8009bd0:	f7f6 fb26 	bl	8000220 <memchr>
 8009bd4:	9b04      	ldr	r3, [sp, #16]
 8009bd6:	b9d0      	cbnz	r0, 8009c0e <_svfiprintf_r+0xda>
 8009bd8:	06d9      	lsls	r1, r3, #27
 8009bda:	bf44      	itt	mi
 8009bdc:	2220      	movmi	r2, #32
 8009bde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009be2:	071a      	lsls	r2, r3, #28
 8009be4:	bf44      	itt	mi
 8009be6:	222b      	movmi	r2, #43	; 0x2b
 8009be8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009bec:	782a      	ldrb	r2, [r5, #0]
 8009bee:	2a2a      	cmp	r2, #42	; 0x2a
 8009bf0:	d015      	beq.n	8009c1e <_svfiprintf_r+0xea>
 8009bf2:	9a07      	ldr	r2, [sp, #28]
 8009bf4:	462f      	mov	r7, r5
 8009bf6:	2000      	movs	r0, #0
 8009bf8:	250a      	movs	r5, #10
 8009bfa:	4639      	mov	r1, r7
 8009bfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c00:	3b30      	subs	r3, #48	; 0x30
 8009c02:	2b09      	cmp	r3, #9
 8009c04:	d94d      	bls.n	8009ca2 <_svfiprintf_r+0x16e>
 8009c06:	b1b8      	cbz	r0, 8009c38 <_svfiprintf_r+0x104>
 8009c08:	e00f      	b.n	8009c2a <_svfiprintf_r+0xf6>
 8009c0a:	462f      	mov	r7, r5
 8009c0c:	e7b8      	b.n	8009b80 <_svfiprintf_r+0x4c>
 8009c0e:	4a40      	ldr	r2, [pc, #256]	; (8009d10 <_svfiprintf_r+0x1dc>)
 8009c10:	1a80      	subs	r0, r0, r2
 8009c12:	fa0b f000 	lsl.w	r0, fp, r0
 8009c16:	4318      	orrs	r0, r3
 8009c18:	9004      	str	r0, [sp, #16]
 8009c1a:	463d      	mov	r5, r7
 8009c1c:	e7d3      	b.n	8009bc6 <_svfiprintf_r+0x92>
 8009c1e:	9a03      	ldr	r2, [sp, #12]
 8009c20:	1d11      	adds	r1, r2, #4
 8009c22:	6812      	ldr	r2, [r2, #0]
 8009c24:	9103      	str	r1, [sp, #12]
 8009c26:	2a00      	cmp	r2, #0
 8009c28:	db01      	blt.n	8009c2e <_svfiprintf_r+0xfa>
 8009c2a:	9207      	str	r2, [sp, #28]
 8009c2c:	e004      	b.n	8009c38 <_svfiprintf_r+0x104>
 8009c2e:	4252      	negs	r2, r2
 8009c30:	f043 0302 	orr.w	r3, r3, #2
 8009c34:	9207      	str	r2, [sp, #28]
 8009c36:	9304      	str	r3, [sp, #16]
 8009c38:	783b      	ldrb	r3, [r7, #0]
 8009c3a:	2b2e      	cmp	r3, #46	; 0x2e
 8009c3c:	d10c      	bne.n	8009c58 <_svfiprintf_r+0x124>
 8009c3e:	787b      	ldrb	r3, [r7, #1]
 8009c40:	2b2a      	cmp	r3, #42	; 0x2a
 8009c42:	d133      	bne.n	8009cac <_svfiprintf_r+0x178>
 8009c44:	9b03      	ldr	r3, [sp, #12]
 8009c46:	1d1a      	adds	r2, r3, #4
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	9203      	str	r2, [sp, #12]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bfb8      	it	lt
 8009c50:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009c54:	3702      	adds	r7, #2
 8009c56:	9305      	str	r3, [sp, #20]
 8009c58:	4d2e      	ldr	r5, [pc, #184]	; (8009d14 <_svfiprintf_r+0x1e0>)
 8009c5a:	7839      	ldrb	r1, [r7, #0]
 8009c5c:	2203      	movs	r2, #3
 8009c5e:	4628      	mov	r0, r5
 8009c60:	f7f6 fade 	bl	8000220 <memchr>
 8009c64:	b138      	cbz	r0, 8009c76 <_svfiprintf_r+0x142>
 8009c66:	2340      	movs	r3, #64	; 0x40
 8009c68:	1b40      	subs	r0, r0, r5
 8009c6a:	fa03 f000 	lsl.w	r0, r3, r0
 8009c6e:	9b04      	ldr	r3, [sp, #16]
 8009c70:	4303      	orrs	r3, r0
 8009c72:	3701      	adds	r7, #1
 8009c74:	9304      	str	r3, [sp, #16]
 8009c76:	7839      	ldrb	r1, [r7, #0]
 8009c78:	4827      	ldr	r0, [pc, #156]	; (8009d18 <_svfiprintf_r+0x1e4>)
 8009c7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c7e:	2206      	movs	r2, #6
 8009c80:	1c7e      	adds	r6, r7, #1
 8009c82:	f7f6 facd 	bl	8000220 <memchr>
 8009c86:	2800      	cmp	r0, #0
 8009c88:	d038      	beq.n	8009cfc <_svfiprintf_r+0x1c8>
 8009c8a:	4b24      	ldr	r3, [pc, #144]	; (8009d1c <_svfiprintf_r+0x1e8>)
 8009c8c:	bb13      	cbnz	r3, 8009cd4 <_svfiprintf_r+0x1a0>
 8009c8e:	9b03      	ldr	r3, [sp, #12]
 8009c90:	3307      	adds	r3, #7
 8009c92:	f023 0307 	bic.w	r3, r3, #7
 8009c96:	3308      	adds	r3, #8
 8009c98:	9303      	str	r3, [sp, #12]
 8009c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c9c:	444b      	add	r3, r9
 8009c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009ca0:	e76d      	b.n	8009b7e <_svfiprintf_r+0x4a>
 8009ca2:	fb05 3202 	mla	r2, r5, r2, r3
 8009ca6:	2001      	movs	r0, #1
 8009ca8:	460f      	mov	r7, r1
 8009caa:	e7a6      	b.n	8009bfa <_svfiprintf_r+0xc6>
 8009cac:	2300      	movs	r3, #0
 8009cae:	3701      	adds	r7, #1
 8009cb0:	9305      	str	r3, [sp, #20]
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	250a      	movs	r5, #10
 8009cb6:	4638      	mov	r0, r7
 8009cb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cbc:	3a30      	subs	r2, #48	; 0x30
 8009cbe:	2a09      	cmp	r2, #9
 8009cc0:	d903      	bls.n	8009cca <_svfiprintf_r+0x196>
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d0c8      	beq.n	8009c58 <_svfiprintf_r+0x124>
 8009cc6:	9105      	str	r1, [sp, #20]
 8009cc8:	e7c6      	b.n	8009c58 <_svfiprintf_r+0x124>
 8009cca:	fb05 2101 	mla	r1, r5, r1, r2
 8009cce:	2301      	movs	r3, #1
 8009cd0:	4607      	mov	r7, r0
 8009cd2:	e7f0      	b.n	8009cb6 <_svfiprintf_r+0x182>
 8009cd4:	ab03      	add	r3, sp, #12
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	4622      	mov	r2, r4
 8009cda:	4b11      	ldr	r3, [pc, #68]	; (8009d20 <_svfiprintf_r+0x1ec>)
 8009cdc:	a904      	add	r1, sp, #16
 8009cde:	4640      	mov	r0, r8
 8009ce0:	f3af 8000 	nop.w
 8009ce4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009ce8:	4681      	mov	r9, r0
 8009cea:	d1d6      	bne.n	8009c9a <_svfiprintf_r+0x166>
 8009cec:	89a3      	ldrh	r3, [r4, #12]
 8009cee:	065b      	lsls	r3, r3, #25
 8009cf0:	f53f af35 	bmi.w	8009b5e <_svfiprintf_r+0x2a>
 8009cf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cf6:	b01d      	add	sp, #116	; 0x74
 8009cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cfc:	ab03      	add	r3, sp, #12
 8009cfe:	9300      	str	r3, [sp, #0]
 8009d00:	4622      	mov	r2, r4
 8009d02:	4b07      	ldr	r3, [pc, #28]	; (8009d20 <_svfiprintf_r+0x1ec>)
 8009d04:	a904      	add	r1, sp, #16
 8009d06:	4640      	mov	r0, r8
 8009d08:	f000 f882 	bl	8009e10 <_printf_i>
 8009d0c:	e7ea      	b.n	8009ce4 <_svfiprintf_r+0x1b0>
 8009d0e:	bf00      	nop
 8009d10:	0800a78c 	.word	0x0800a78c
 8009d14:	0800a792 	.word	0x0800a792
 8009d18:	0800a796 	.word	0x0800a796
 8009d1c:	00000000 	.word	0x00000000
 8009d20:	08009a81 	.word	0x08009a81

08009d24 <_printf_common>:
 8009d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d28:	4691      	mov	r9, r2
 8009d2a:	461f      	mov	r7, r3
 8009d2c:	688a      	ldr	r2, [r1, #8]
 8009d2e:	690b      	ldr	r3, [r1, #16]
 8009d30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d34:	4293      	cmp	r3, r2
 8009d36:	bfb8      	it	lt
 8009d38:	4613      	movlt	r3, r2
 8009d3a:	f8c9 3000 	str.w	r3, [r9]
 8009d3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d42:	4606      	mov	r6, r0
 8009d44:	460c      	mov	r4, r1
 8009d46:	b112      	cbz	r2, 8009d4e <_printf_common+0x2a>
 8009d48:	3301      	adds	r3, #1
 8009d4a:	f8c9 3000 	str.w	r3, [r9]
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	0699      	lsls	r1, r3, #26
 8009d52:	bf42      	ittt	mi
 8009d54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009d58:	3302      	addmi	r3, #2
 8009d5a:	f8c9 3000 	strmi.w	r3, [r9]
 8009d5e:	6825      	ldr	r5, [r4, #0]
 8009d60:	f015 0506 	ands.w	r5, r5, #6
 8009d64:	d107      	bne.n	8009d76 <_printf_common+0x52>
 8009d66:	f104 0a19 	add.w	sl, r4, #25
 8009d6a:	68e3      	ldr	r3, [r4, #12]
 8009d6c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d70:	1a9b      	subs	r3, r3, r2
 8009d72:	42ab      	cmp	r3, r5
 8009d74:	dc28      	bgt.n	8009dc8 <_printf_common+0xa4>
 8009d76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009d7a:	6822      	ldr	r2, [r4, #0]
 8009d7c:	3300      	adds	r3, #0
 8009d7e:	bf18      	it	ne
 8009d80:	2301      	movne	r3, #1
 8009d82:	0692      	lsls	r2, r2, #26
 8009d84:	d42d      	bmi.n	8009de2 <_printf_common+0xbe>
 8009d86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d8a:	4639      	mov	r1, r7
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	47c0      	blx	r8
 8009d90:	3001      	adds	r0, #1
 8009d92:	d020      	beq.n	8009dd6 <_printf_common+0xb2>
 8009d94:	6823      	ldr	r3, [r4, #0]
 8009d96:	68e5      	ldr	r5, [r4, #12]
 8009d98:	f8d9 2000 	ldr.w	r2, [r9]
 8009d9c:	f003 0306 	and.w	r3, r3, #6
 8009da0:	2b04      	cmp	r3, #4
 8009da2:	bf08      	it	eq
 8009da4:	1aad      	subeq	r5, r5, r2
 8009da6:	68a3      	ldr	r3, [r4, #8]
 8009da8:	6922      	ldr	r2, [r4, #16]
 8009daa:	bf0c      	ite	eq
 8009dac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009db0:	2500      	movne	r5, #0
 8009db2:	4293      	cmp	r3, r2
 8009db4:	bfc4      	itt	gt
 8009db6:	1a9b      	subgt	r3, r3, r2
 8009db8:	18ed      	addgt	r5, r5, r3
 8009dba:	f04f 0900 	mov.w	r9, #0
 8009dbe:	341a      	adds	r4, #26
 8009dc0:	454d      	cmp	r5, r9
 8009dc2:	d11a      	bne.n	8009dfa <_printf_common+0xd6>
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	e008      	b.n	8009dda <_printf_common+0xb6>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	4652      	mov	r2, sl
 8009dcc:	4639      	mov	r1, r7
 8009dce:	4630      	mov	r0, r6
 8009dd0:	47c0      	blx	r8
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	d103      	bne.n	8009dde <_printf_common+0xba>
 8009dd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dde:	3501      	adds	r5, #1
 8009de0:	e7c3      	b.n	8009d6a <_printf_common+0x46>
 8009de2:	18e1      	adds	r1, r4, r3
 8009de4:	1c5a      	adds	r2, r3, #1
 8009de6:	2030      	movs	r0, #48	; 0x30
 8009de8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009dec:	4422      	add	r2, r4
 8009dee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009df2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009df6:	3302      	adds	r3, #2
 8009df8:	e7c5      	b.n	8009d86 <_printf_common+0x62>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4622      	mov	r2, r4
 8009dfe:	4639      	mov	r1, r7
 8009e00:	4630      	mov	r0, r6
 8009e02:	47c0      	blx	r8
 8009e04:	3001      	adds	r0, #1
 8009e06:	d0e6      	beq.n	8009dd6 <_printf_common+0xb2>
 8009e08:	f109 0901 	add.w	r9, r9, #1
 8009e0c:	e7d8      	b.n	8009dc0 <_printf_common+0x9c>
	...

08009e10 <_printf_i>:
 8009e10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009e18:	460c      	mov	r4, r1
 8009e1a:	7e09      	ldrb	r1, [r1, #24]
 8009e1c:	b085      	sub	sp, #20
 8009e1e:	296e      	cmp	r1, #110	; 0x6e
 8009e20:	4617      	mov	r7, r2
 8009e22:	4606      	mov	r6, r0
 8009e24:	4698      	mov	r8, r3
 8009e26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e28:	f000 80b3 	beq.w	8009f92 <_printf_i+0x182>
 8009e2c:	d822      	bhi.n	8009e74 <_printf_i+0x64>
 8009e2e:	2963      	cmp	r1, #99	; 0x63
 8009e30:	d036      	beq.n	8009ea0 <_printf_i+0x90>
 8009e32:	d80a      	bhi.n	8009e4a <_printf_i+0x3a>
 8009e34:	2900      	cmp	r1, #0
 8009e36:	f000 80b9 	beq.w	8009fac <_printf_i+0x19c>
 8009e3a:	2958      	cmp	r1, #88	; 0x58
 8009e3c:	f000 8083 	beq.w	8009f46 <_printf_i+0x136>
 8009e40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009e48:	e032      	b.n	8009eb0 <_printf_i+0xa0>
 8009e4a:	2964      	cmp	r1, #100	; 0x64
 8009e4c:	d001      	beq.n	8009e52 <_printf_i+0x42>
 8009e4e:	2969      	cmp	r1, #105	; 0x69
 8009e50:	d1f6      	bne.n	8009e40 <_printf_i+0x30>
 8009e52:	6820      	ldr	r0, [r4, #0]
 8009e54:	6813      	ldr	r3, [r2, #0]
 8009e56:	0605      	lsls	r5, r0, #24
 8009e58:	f103 0104 	add.w	r1, r3, #4
 8009e5c:	d52a      	bpl.n	8009eb4 <_printf_i+0xa4>
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	6011      	str	r1, [r2, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	da03      	bge.n	8009e6e <_printf_i+0x5e>
 8009e66:	222d      	movs	r2, #45	; 0x2d
 8009e68:	425b      	negs	r3, r3
 8009e6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009e6e:	486f      	ldr	r0, [pc, #444]	; (800a02c <_printf_i+0x21c>)
 8009e70:	220a      	movs	r2, #10
 8009e72:	e039      	b.n	8009ee8 <_printf_i+0xd8>
 8009e74:	2973      	cmp	r1, #115	; 0x73
 8009e76:	f000 809d 	beq.w	8009fb4 <_printf_i+0x1a4>
 8009e7a:	d808      	bhi.n	8009e8e <_printf_i+0x7e>
 8009e7c:	296f      	cmp	r1, #111	; 0x6f
 8009e7e:	d020      	beq.n	8009ec2 <_printf_i+0xb2>
 8009e80:	2970      	cmp	r1, #112	; 0x70
 8009e82:	d1dd      	bne.n	8009e40 <_printf_i+0x30>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	f043 0320 	orr.w	r3, r3, #32
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	e003      	b.n	8009e96 <_printf_i+0x86>
 8009e8e:	2975      	cmp	r1, #117	; 0x75
 8009e90:	d017      	beq.n	8009ec2 <_printf_i+0xb2>
 8009e92:	2978      	cmp	r1, #120	; 0x78
 8009e94:	d1d4      	bne.n	8009e40 <_printf_i+0x30>
 8009e96:	2378      	movs	r3, #120	; 0x78
 8009e98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e9c:	4864      	ldr	r0, [pc, #400]	; (800a030 <_printf_i+0x220>)
 8009e9e:	e055      	b.n	8009f4c <_printf_i+0x13c>
 8009ea0:	6813      	ldr	r3, [r2, #0]
 8009ea2:	1d19      	adds	r1, r3, #4
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	6011      	str	r1, [r2, #0]
 8009ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009eac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e08c      	b.n	8009fce <_printf_i+0x1be>
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6011      	str	r1, [r2, #0]
 8009eb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009ebc:	bf18      	it	ne
 8009ebe:	b21b      	sxthne	r3, r3
 8009ec0:	e7cf      	b.n	8009e62 <_printf_i+0x52>
 8009ec2:	6813      	ldr	r3, [r2, #0]
 8009ec4:	6825      	ldr	r5, [r4, #0]
 8009ec6:	1d18      	adds	r0, r3, #4
 8009ec8:	6010      	str	r0, [r2, #0]
 8009eca:	0628      	lsls	r0, r5, #24
 8009ecc:	d501      	bpl.n	8009ed2 <_printf_i+0xc2>
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	e002      	b.n	8009ed8 <_printf_i+0xc8>
 8009ed2:	0668      	lsls	r0, r5, #25
 8009ed4:	d5fb      	bpl.n	8009ece <_printf_i+0xbe>
 8009ed6:	881b      	ldrh	r3, [r3, #0]
 8009ed8:	4854      	ldr	r0, [pc, #336]	; (800a02c <_printf_i+0x21c>)
 8009eda:	296f      	cmp	r1, #111	; 0x6f
 8009edc:	bf14      	ite	ne
 8009ede:	220a      	movne	r2, #10
 8009ee0:	2208      	moveq	r2, #8
 8009ee2:	2100      	movs	r1, #0
 8009ee4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ee8:	6865      	ldr	r5, [r4, #4]
 8009eea:	60a5      	str	r5, [r4, #8]
 8009eec:	2d00      	cmp	r5, #0
 8009eee:	f2c0 8095 	blt.w	800a01c <_printf_i+0x20c>
 8009ef2:	6821      	ldr	r1, [r4, #0]
 8009ef4:	f021 0104 	bic.w	r1, r1, #4
 8009ef8:	6021      	str	r1, [r4, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d13d      	bne.n	8009f7a <_printf_i+0x16a>
 8009efe:	2d00      	cmp	r5, #0
 8009f00:	f040 808e 	bne.w	800a020 <_printf_i+0x210>
 8009f04:	4665      	mov	r5, ip
 8009f06:	2a08      	cmp	r2, #8
 8009f08:	d10b      	bne.n	8009f22 <_printf_i+0x112>
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	07db      	lsls	r3, r3, #31
 8009f0e:	d508      	bpl.n	8009f22 <_printf_i+0x112>
 8009f10:	6923      	ldr	r3, [r4, #16]
 8009f12:	6862      	ldr	r2, [r4, #4]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	bfde      	ittt	le
 8009f18:	2330      	movle	r3, #48	; 0x30
 8009f1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f1e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009f22:	ebac 0305 	sub.w	r3, ip, r5
 8009f26:	6123      	str	r3, [r4, #16]
 8009f28:	f8cd 8000 	str.w	r8, [sp]
 8009f2c:	463b      	mov	r3, r7
 8009f2e:	aa03      	add	r2, sp, #12
 8009f30:	4621      	mov	r1, r4
 8009f32:	4630      	mov	r0, r6
 8009f34:	f7ff fef6 	bl	8009d24 <_printf_common>
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d14d      	bne.n	8009fd8 <_printf_i+0x1c8>
 8009f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f40:	b005      	add	sp, #20
 8009f42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f46:	4839      	ldr	r0, [pc, #228]	; (800a02c <_printf_i+0x21c>)
 8009f48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009f4c:	6813      	ldr	r3, [r2, #0]
 8009f4e:	6821      	ldr	r1, [r4, #0]
 8009f50:	1d1d      	adds	r5, r3, #4
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	6015      	str	r5, [r2, #0]
 8009f56:	060a      	lsls	r2, r1, #24
 8009f58:	d50b      	bpl.n	8009f72 <_printf_i+0x162>
 8009f5a:	07ca      	lsls	r2, r1, #31
 8009f5c:	bf44      	itt	mi
 8009f5e:	f041 0120 	orrmi.w	r1, r1, #32
 8009f62:	6021      	strmi	r1, [r4, #0]
 8009f64:	b91b      	cbnz	r3, 8009f6e <_printf_i+0x15e>
 8009f66:	6822      	ldr	r2, [r4, #0]
 8009f68:	f022 0220 	bic.w	r2, r2, #32
 8009f6c:	6022      	str	r2, [r4, #0]
 8009f6e:	2210      	movs	r2, #16
 8009f70:	e7b7      	b.n	8009ee2 <_printf_i+0xd2>
 8009f72:	064d      	lsls	r5, r1, #25
 8009f74:	bf48      	it	mi
 8009f76:	b29b      	uxthmi	r3, r3
 8009f78:	e7ef      	b.n	8009f5a <_printf_i+0x14a>
 8009f7a:	4665      	mov	r5, ip
 8009f7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f80:	fb02 3311 	mls	r3, r2, r1, r3
 8009f84:	5cc3      	ldrb	r3, [r0, r3]
 8009f86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	2900      	cmp	r1, #0
 8009f8e:	d1f5      	bne.n	8009f7c <_printf_i+0x16c>
 8009f90:	e7b9      	b.n	8009f06 <_printf_i+0xf6>
 8009f92:	6813      	ldr	r3, [r2, #0]
 8009f94:	6825      	ldr	r5, [r4, #0]
 8009f96:	6961      	ldr	r1, [r4, #20]
 8009f98:	1d18      	adds	r0, r3, #4
 8009f9a:	6010      	str	r0, [r2, #0]
 8009f9c:	0628      	lsls	r0, r5, #24
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	d501      	bpl.n	8009fa6 <_printf_i+0x196>
 8009fa2:	6019      	str	r1, [r3, #0]
 8009fa4:	e002      	b.n	8009fac <_printf_i+0x19c>
 8009fa6:	066a      	lsls	r2, r5, #25
 8009fa8:	d5fb      	bpl.n	8009fa2 <_printf_i+0x192>
 8009faa:	8019      	strh	r1, [r3, #0]
 8009fac:	2300      	movs	r3, #0
 8009fae:	6123      	str	r3, [r4, #16]
 8009fb0:	4665      	mov	r5, ip
 8009fb2:	e7b9      	b.n	8009f28 <_printf_i+0x118>
 8009fb4:	6813      	ldr	r3, [r2, #0]
 8009fb6:	1d19      	adds	r1, r3, #4
 8009fb8:	6011      	str	r1, [r2, #0]
 8009fba:	681d      	ldr	r5, [r3, #0]
 8009fbc:	6862      	ldr	r2, [r4, #4]
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	f7f6 f92d 	bl	8000220 <memchr>
 8009fc6:	b108      	cbz	r0, 8009fcc <_printf_i+0x1bc>
 8009fc8:	1b40      	subs	r0, r0, r5
 8009fca:	6060      	str	r0, [r4, #4]
 8009fcc:	6863      	ldr	r3, [r4, #4]
 8009fce:	6123      	str	r3, [r4, #16]
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fd6:	e7a7      	b.n	8009f28 <_printf_i+0x118>
 8009fd8:	6923      	ldr	r3, [r4, #16]
 8009fda:	462a      	mov	r2, r5
 8009fdc:	4639      	mov	r1, r7
 8009fde:	4630      	mov	r0, r6
 8009fe0:	47c0      	blx	r8
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	d0aa      	beq.n	8009f3c <_printf_i+0x12c>
 8009fe6:	6823      	ldr	r3, [r4, #0]
 8009fe8:	079b      	lsls	r3, r3, #30
 8009fea:	d413      	bmi.n	800a014 <_printf_i+0x204>
 8009fec:	68e0      	ldr	r0, [r4, #12]
 8009fee:	9b03      	ldr	r3, [sp, #12]
 8009ff0:	4298      	cmp	r0, r3
 8009ff2:	bfb8      	it	lt
 8009ff4:	4618      	movlt	r0, r3
 8009ff6:	e7a3      	b.n	8009f40 <_printf_i+0x130>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	464a      	mov	r2, r9
 8009ffc:	4639      	mov	r1, r7
 8009ffe:	4630      	mov	r0, r6
 800a000:	47c0      	blx	r8
 800a002:	3001      	adds	r0, #1
 800a004:	d09a      	beq.n	8009f3c <_printf_i+0x12c>
 800a006:	3501      	adds	r5, #1
 800a008:	68e3      	ldr	r3, [r4, #12]
 800a00a:	9a03      	ldr	r2, [sp, #12]
 800a00c:	1a9b      	subs	r3, r3, r2
 800a00e:	42ab      	cmp	r3, r5
 800a010:	dcf2      	bgt.n	8009ff8 <_printf_i+0x1e8>
 800a012:	e7eb      	b.n	8009fec <_printf_i+0x1dc>
 800a014:	2500      	movs	r5, #0
 800a016:	f104 0919 	add.w	r9, r4, #25
 800a01a:	e7f5      	b.n	800a008 <_printf_i+0x1f8>
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d1ac      	bne.n	8009f7a <_printf_i+0x16a>
 800a020:	7803      	ldrb	r3, [r0, #0]
 800a022:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a026:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a02a:	e76c      	b.n	8009f06 <_printf_i+0xf6>
 800a02c:	0800a79d 	.word	0x0800a79d
 800a030:	0800a7ae 	.word	0x0800a7ae

0800a034 <_sbrk_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4c06      	ldr	r4, [pc, #24]	; (800a050 <_sbrk_r+0x1c>)
 800a038:	2300      	movs	r3, #0
 800a03a:	4605      	mov	r5, r0
 800a03c:	4608      	mov	r0, r1
 800a03e:	6023      	str	r3, [r4, #0]
 800a040:	f7f8 faa6 	bl	8002590 <_sbrk>
 800a044:	1c43      	adds	r3, r0, #1
 800a046:	d102      	bne.n	800a04e <_sbrk_r+0x1a>
 800a048:	6823      	ldr	r3, [r4, #0]
 800a04a:	b103      	cbz	r3, 800a04e <_sbrk_r+0x1a>
 800a04c:	602b      	str	r3, [r5, #0]
 800a04e:	bd38      	pop	{r3, r4, r5, pc}
 800a050:	20001068 	.word	0x20001068

0800a054 <__sread>:
 800a054:	b510      	push	{r4, lr}
 800a056:	460c      	mov	r4, r1
 800a058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a05c:	f000 f8e0 	bl	800a220 <_read_r>
 800a060:	2800      	cmp	r0, #0
 800a062:	bfab      	itete	ge
 800a064:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a066:	89a3      	ldrhlt	r3, [r4, #12]
 800a068:	181b      	addge	r3, r3, r0
 800a06a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a06e:	bfac      	ite	ge
 800a070:	6563      	strge	r3, [r4, #84]	; 0x54
 800a072:	81a3      	strhlt	r3, [r4, #12]
 800a074:	bd10      	pop	{r4, pc}

0800a076 <__swrite>:
 800a076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a07a:	461f      	mov	r7, r3
 800a07c:	898b      	ldrh	r3, [r1, #12]
 800a07e:	05db      	lsls	r3, r3, #23
 800a080:	4605      	mov	r5, r0
 800a082:	460c      	mov	r4, r1
 800a084:	4616      	mov	r6, r2
 800a086:	d505      	bpl.n	800a094 <__swrite+0x1e>
 800a088:	2302      	movs	r3, #2
 800a08a:	2200      	movs	r2, #0
 800a08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a090:	f000 f868 	bl	800a164 <_lseek_r>
 800a094:	89a3      	ldrh	r3, [r4, #12]
 800a096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a09a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a09e:	81a3      	strh	r3, [r4, #12]
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	463b      	mov	r3, r7
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0aa:	f000 b817 	b.w	800a0dc <_write_r>

0800a0ae <__sseek>:
 800a0ae:	b510      	push	{r4, lr}
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b6:	f000 f855 	bl	800a164 <_lseek_r>
 800a0ba:	1c43      	adds	r3, r0, #1
 800a0bc:	89a3      	ldrh	r3, [r4, #12]
 800a0be:	bf15      	itete	ne
 800a0c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800a0c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a0c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a0ca:	81a3      	strheq	r3, [r4, #12]
 800a0cc:	bf18      	it	ne
 800a0ce:	81a3      	strhne	r3, [r4, #12]
 800a0d0:	bd10      	pop	{r4, pc}

0800a0d2 <__sclose>:
 800a0d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0d6:	f000 b813 	b.w	800a100 <_close_r>
	...

0800a0dc <_write_r>:
 800a0dc:	b538      	push	{r3, r4, r5, lr}
 800a0de:	4c07      	ldr	r4, [pc, #28]	; (800a0fc <_write_r+0x20>)
 800a0e0:	4605      	mov	r5, r0
 800a0e2:	4608      	mov	r0, r1
 800a0e4:	4611      	mov	r1, r2
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	6022      	str	r2, [r4, #0]
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	f7f7 fe9b 	bl	8001e26 <_write>
 800a0f0:	1c43      	adds	r3, r0, #1
 800a0f2:	d102      	bne.n	800a0fa <_write_r+0x1e>
 800a0f4:	6823      	ldr	r3, [r4, #0]
 800a0f6:	b103      	cbz	r3, 800a0fa <_write_r+0x1e>
 800a0f8:	602b      	str	r3, [r5, #0]
 800a0fa:	bd38      	pop	{r3, r4, r5, pc}
 800a0fc:	20001068 	.word	0x20001068

0800a100 <_close_r>:
 800a100:	b538      	push	{r3, r4, r5, lr}
 800a102:	4c06      	ldr	r4, [pc, #24]	; (800a11c <_close_r+0x1c>)
 800a104:	2300      	movs	r3, #0
 800a106:	4605      	mov	r5, r0
 800a108:	4608      	mov	r0, r1
 800a10a:	6023      	str	r3, [r4, #0]
 800a10c:	f7f8 fa0b 	bl	8002526 <_close>
 800a110:	1c43      	adds	r3, r0, #1
 800a112:	d102      	bne.n	800a11a <_close_r+0x1a>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	b103      	cbz	r3, 800a11a <_close_r+0x1a>
 800a118:	602b      	str	r3, [r5, #0]
 800a11a:	bd38      	pop	{r3, r4, r5, pc}
 800a11c:	20001068 	.word	0x20001068

0800a120 <_fstat_r>:
 800a120:	b538      	push	{r3, r4, r5, lr}
 800a122:	4c07      	ldr	r4, [pc, #28]	; (800a140 <_fstat_r+0x20>)
 800a124:	2300      	movs	r3, #0
 800a126:	4605      	mov	r5, r0
 800a128:	4608      	mov	r0, r1
 800a12a:	4611      	mov	r1, r2
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	f7f8 fa06 	bl	800253e <_fstat>
 800a132:	1c43      	adds	r3, r0, #1
 800a134:	d102      	bne.n	800a13c <_fstat_r+0x1c>
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	b103      	cbz	r3, 800a13c <_fstat_r+0x1c>
 800a13a:	602b      	str	r3, [r5, #0]
 800a13c:	bd38      	pop	{r3, r4, r5, pc}
 800a13e:	bf00      	nop
 800a140:	20001068 	.word	0x20001068

0800a144 <_isatty_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	4c06      	ldr	r4, [pc, #24]	; (800a160 <_isatty_r+0x1c>)
 800a148:	2300      	movs	r3, #0
 800a14a:	4605      	mov	r5, r0
 800a14c:	4608      	mov	r0, r1
 800a14e:	6023      	str	r3, [r4, #0]
 800a150:	f7f8 fa05 	bl	800255e <_isatty>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	d102      	bne.n	800a15e <_isatty_r+0x1a>
 800a158:	6823      	ldr	r3, [r4, #0]
 800a15a:	b103      	cbz	r3, 800a15e <_isatty_r+0x1a>
 800a15c:	602b      	str	r3, [r5, #0]
 800a15e:	bd38      	pop	{r3, r4, r5, pc}
 800a160:	20001068 	.word	0x20001068

0800a164 <_lseek_r>:
 800a164:	b538      	push	{r3, r4, r5, lr}
 800a166:	4c07      	ldr	r4, [pc, #28]	; (800a184 <_lseek_r+0x20>)
 800a168:	4605      	mov	r5, r0
 800a16a:	4608      	mov	r0, r1
 800a16c:	4611      	mov	r1, r2
 800a16e:	2200      	movs	r2, #0
 800a170:	6022      	str	r2, [r4, #0]
 800a172:	461a      	mov	r2, r3
 800a174:	f7f8 f9fe 	bl	8002574 <_lseek>
 800a178:	1c43      	adds	r3, r0, #1
 800a17a:	d102      	bne.n	800a182 <_lseek_r+0x1e>
 800a17c:	6823      	ldr	r3, [r4, #0]
 800a17e:	b103      	cbz	r3, 800a182 <_lseek_r+0x1e>
 800a180:	602b      	str	r3, [r5, #0]
 800a182:	bd38      	pop	{r3, r4, r5, pc}
 800a184:	20001068 	.word	0x20001068

0800a188 <memcpy>:
 800a188:	b510      	push	{r4, lr}
 800a18a:	1e43      	subs	r3, r0, #1
 800a18c:	440a      	add	r2, r1
 800a18e:	4291      	cmp	r1, r2
 800a190:	d100      	bne.n	800a194 <memcpy+0xc>
 800a192:	bd10      	pop	{r4, pc}
 800a194:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a19c:	e7f7      	b.n	800a18e <memcpy+0x6>

0800a19e <memmove>:
 800a19e:	4288      	cmp	r0, r1
 800a1a0:	b510      	push	{r4, lr}
 800a1a2:	eb01 0302 	add.w	r3, r1, r2
 800a1a6:	d807      	bhi.n	800a1b8 <memmove+0x1a>
 800a1a8:	1e42      	subs	r2, r0, #1
 800a1aa:	4299      	cmp	r1, r3
 800a1ac:	d00a      	beq.n	800a1c4 <memmove+0x26>
 800a1ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1b2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a1b6:	e7f8      	b.n	800a1aa <memmove+0xc>
 800a1b8:	4283      	cmp	r3, r0
 800a1ba:	d9f5      	bls.n	800a1a8 <memmove+0xa>
 800a1bc:	1881      	adds	r1, r0, r2
 800a1be:	1ad2      	subs	r2, r2, r3
 800a1c0:	42d3      	cmn	r3, r2
 800a1c2:	d100      	bne.n	800a1c6 <memmove+0x28>
 800a1c4:	bd10      	pop	{r4, pc}
 800a1c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a1ce:	e7f7      	b.n	800a1c0 <memmove+0x22>

0800a1d0 <__malloc_lock>:
 800a1d0:	4770      	bx	lr

0800a1d2 <__malloc_unlock>:
 800a1d2:	4770      	bx	lr

0800a1d4 <_realloc_r>:
 800a1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1d6:	4607      	mov	r7, r0
 800a1d8:	4614      	mov	r4, r2
 800a1da:	460e      	mov	r6, r1
 800a1dc:	b921      	cbnz	r1, 800a1e8 <_realloc_r+0x14>
 800a1de:	4611      	mov	r1, r2
 800a1e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a1e4:	f7ff bbf2 	b.w	80099cc <_malloc_r>
 800a1e8:	b922      	cbnz	r2, 800a1f4 <_realloc_r+0x20>
 800a1ea:	f7ff fba1 	bl	8009930 <_free_r>
 800a1ee:	4625      	mov	r5, r4
 800a1f0:	4628      	mov	r0, r5
 800a1f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1f4:	f000 f826 	bl	800a244 <_malloc_usable_size_r>
 800a1f8:	42a0      	cmp	r0, r4
 800a1fa:	d20f      	bcs.n	800a21c <_realloc_r+0x48>
 800a1fc:	4621      	mov	r1, r4
 800a1fe:	4638      	mov	r0, r7
 800a200:	f7ff fbe4 	bl	80099cc <_malloc_r>
 800a204:	4605      	mov	r5, r0
 800a206:	2800      	cmp	r0, #0
 800a208:	d0f2      	beq.n	800a1f0 <_realloc_r+0x1c>
 800a20a:	4631      	mov	r1, r6
 800a20c:	4622      	mov	r2, r4
 800a20e:	f7ff ffbb 	bl	800a188 <memcpy>
 800a212:	4631      	mov	r1, r6
 800a214:	4638      	mov	r0, r7
 800a216:	f7ff fb8b 	bl	8009930 <_free_r>
 800a21a:	e7e9      	b.n	800a1f0 <_realloc_r+0x1c>
 800a21c:	4635      	mov	r5, r6
 800a21e:	e7e7      	b.n	800a1f0 <_realloc_r+0x1c>

0800a220 <_read_r>:
 800a220:	b538      	push	{r3, r4, r5, lr}
 800a222:	4c07      	ldr	r4, [pc, #28]	; (800a240 <_read_r+0x20>)
 800a224:	4605      	mov	r5, r0
 800a226:	4608      	mov	r0, r1
 800a228:	4611      	mov	r1, r2
 800a22a:	2200      	movs	r2, #0
 800a22c:	6022      	str	r2, [r4, #0]
 800a22e:	461a      	mov	r2, r3
 800a230:	f7f8 f95c 	bl	80024ec <_read>
 800a234:	1c43      	adds	r3, r0, #1
 800a236:	d102      	bne.n	800a23e <_read_r+0x1e>
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	b103      	cbz	r3, 800a23e <_read_r+0x1e>
 800a23c:	602b      	str	r3, [r5, #0]
 800a23e:	bd38      	pop	{r3, r4, r5, pc}
 800a240:	20001068 	.word	0x20001068

0800a244 <_malloc_usable_size_r>:
 800a244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a248:	1f18      	subs	r0, r3, #4
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	bfbc      	itt	lt
 800a24e:	580b      	ldrlt	r3, [r1, r0]
 800a250:	18c0      	addlt	r0, r0, r3
 800a252:	4770      	bx	lr

0800a254 <_init>:
 800a254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a256:	bf00      	nop
 800a258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a25a:	bc08      	pop	{r3}
 800a25c:	469e      	mov	lr, r3
 800a25e:	4770      	bx	lr

0800a260 <_fini>:
 800a260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a262:	bf00      	nop
 800a264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a266:	bc08      	pop	{r3}
 800a268:	469e      	mov	lr, r3
 800a26a:	4770      	bx	lr
