<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Block_Diagram_UART_Lite_axi_timer_0_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_axi_uartlite_0_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_lmb_bram_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_mdm_1_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_util_vector_logic_0_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_dlmb_v10_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_ilmb_v10_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Block_Diagram_UART_Lite_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_clk_wiz_1_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_smartconnect_0_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_smartconnect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_microblaze_0_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_Diagram_UART_Lite_axi_gpio_0_0_synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/Block_Diagram_UART_Lite_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Block_Diagram_UART_Lite_axi_timer_0_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_axi_uartlite_0_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_lmb_bram_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_mdm_1_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_util_vector_logic_0_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_dlmb_v10_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_ilmb_v10_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_clk_wiz_1_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_smartconnect_0_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_microblaze_0_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="Block_Diagram_UART_Lite_axi_gpio_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

