# UART---Project
This is a simple UART protocol implemented in Verilog HDL .....  But not like every other repositories , here you can find a complete working of combined transmitter and receiver.... After receiver an Asynchronous FIFO is used to convert data to system clock domain as an industry level application...  
