$date
	Sun Oct 23 07:35:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#882731
b1000 !
1"
#882734
b1000 &
b1000 %
1$
#882735
0"
#882738
b100 &
b100 %
#882742
b10 &
b10 %
#882746
b1 &
b1 %
1#
#882750
b0 &
0#
b0 %
0$
#1877619
b111 !
1"
#1877622
b111 &
b111 %
1$
#1877623
0"
#1877626
b10110 &
b10110 %
#1877630
b1011 &
b1011 %
#1877634
b100010 &
b100010 %
#1877638
b10001 &
b10001 %
#1877642
b110100 &
b110100 %
#1877646
b11010 &
b11010 %
#1877650
b1101 &
b1101 %
#1877654
b101000 &
b101000 %
#1877658
b10100 &
b10100 %
#1877662
b1010 &
b1010 %
#1877666
b101 &
b101 %
#1877670
b10000 &
b10000 %
#1877674
b1000 &
b1000 %
#1877678
b100 &
b100 %
#1877682
b10 &
b10 %
#1877686
b1 &
1#
b1 %
#1877690
b0 &
b0 %
0#
0$
#2944152
b11010 !
1"
#2944154
b11010 &
b11010 %
1$
#2944155
0"
#2944158
b1101 &
b1101 %
#2944162
b101000 &
b101000 %
#2944166
b10100 &
b10100 %
#2944170
b1010 &
b1010 %
#2944174
b101 &
b101 %
#2944178
b10000 &
b10000 %
#2944182
b1000 &
b1000 %
#2944186
b100 &
b100 %
#2944190
b10 &
b10 %
#2944194
b1 &
b1 %
1#
#2944198
b0 &
0#
b0 %
0$
#4500012
