+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.7.0                                            |
|  Created on: Mon Mar 18 10:04:18 2024                               |
|  Run ID: d38c234a2b012315                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
-----------------------------------------------------------------------------
|       PHV Group        | Containers Used |  Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |   (% used)   |                |
-----------------------------------------------------------------------------
|         0 (32)         |    4 (25.00%)   | 128 (25.00%) |      512       |
|         1 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         2 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         3 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    4 (6.25%)    | 128 (6.25%)  |      2048      |
|                        |                 |              |                |
|         4 (8)          |    2 (12.50%)   | 14 (10.94%)  |      128       |
|         5 (8)          |    2 (12.50%)   |  11 (8.59%)  |      128       |
|         6 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    4 (6.25%)    |  25 (4.88%)  |      512       |
|                        |                 |              |                |
|         8 (16)         |    8 (50.00%)   | 104 (40.62%) |      256       |
|         9 (16)         |    2 (12.50%)   |  25 (9.77%)  |      256       |
|        10 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |   10 (10.42%)   | 129 (8.40%)  |      1536      |
|                        |                 |              |                |
|       14 (32) T        |    5 (31.25%)   | 160 (31.25%) |      512       |
|       15 (32) T        |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    5 (15.62%)   | 160 (15.62%) |      1024      |
|                        |                 |              |                |
|        16 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|        17 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    0 (0.00%)    |  0 (0.00%)   |      256       |
|                        |                 |              |                |
|       18 (16) T        |    4 (25.00%)   | 64 (25.00%)  |      256       |
|       19 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|       20 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |    4 (8.33%)    |  64 (8.33%)  |      768       |
|                        |                 |              |                |
|       MAU total        |    18 (8.04%)   | 282 (6.88%)  |      4096      |
|     Tagalong total     |    9 (8.04%)    | 224 (10.94%) |      2048      |
|     Overall total      |    27 (8.04%)   | 506 (8.24%)  |      6144      |
-----------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = hdr.cpu_metadata.switch_id[31:0] (deparsed)
  32-bit PHV 0 (ingress): phv0[31:0] = hdr.lldp.switch_id[31:0] (deparsed)
  32-bit PHV 1 (ingress): phv1[31:0] = meta.switch_id[31:0]
  32-bit PHV 2 (ingress): phv2[31:0] = hdr.ethernet.dstAddr[31:0] (deparsed)
  32-bit PHV 3 (ingress): phv3[31:0] = meta.r[31:0]
  >> 4 in ingress and 0 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.cpu_metadata.fromCpu[7:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[5:3] = flag_0[2:0]
  8-bit PHV 65 (ingress): phv65[2:2] = hdr.lldp.$valid[0:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[1:1] = hdr.cpu_metadata.$valid[0:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 2 in ingress and 0 in egress

Allocations in Group 5 8 bits
  8-bit PHV 80 (egress): phv80[7:0] = hdr.cpu_metadata.fromCpu[7:0] (deparsed)
  8-bit PHV 81 (egress): phv81[2:2] = hdr.lldp.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[1:1] = hdr.cpu_metadata.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 0 in ingress and 2 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[15:0] = hdr.cpu_metadata.origEtherType[15:0] (deparsed)
  16-bit PHV 128 (ingress): phv128[15:0] = hdr.lldp.port_id[15:0] (deparsed)
  16-bit PHV 129 (ingress): phv129[15:0] = hdr.ethernet.etherType[15:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[8:0] = ig_intr_md.ingress_port[8:0]
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.cpu_metadata.srcPort[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[5:0] = meta.shift_len[5:0]
  16-bit PHV 133 (ingress): phv133[15:0] = ig_intr_md_for_tm.mcast_grp_a[15:0] (deparsed)
  16-bit PHV 134 (ingress): phv134[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  16-bit PHV 135 (ingress): phv135[15:0] = hdr.ethernet.dstAddr[47:32] (deparsed)
  >> 8 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0]
  16-bit PHV 145 (egress): phv145[15:0] = hdr.lldp.port_id[15:0] (deparsed)
  >> 0 in ingress and 2 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (ingress): phv256[31:0] = hdr.ethernet.srcAddr[47:16] (tagalong capable) (deparsed)
  32-bit PHV 260 (egress): phv260[31:16] = hdr.cpu_metadata.origEtherType[15:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (egress): phv260[31:0] = hdr.lldp.switch_id[31:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (egress): phv260[15:0] = hdr.cpu_metadata.srcPort[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (egress): phv261[31:0] = hdr.ethernet.srcAddr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (egress): phv262[31:0] = hdr.ethernet.dstAddr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (egress): phv263[31:0] = hdr.cpu_metadata.switch_id[31:0] (tagalong capable) (deparsed)
  >> 1 in ingress and 4 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (ingress): phv320[15:0] = hdr.ethernet.srcAddr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 326 (egress): phv326[15:0] = hdr.ethernet.etherType[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (egress): phv327[15:0] = hdr.ethernet.srcAddr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 328 (egress): phv328[15:0] = hdr.ethernet.dstAddr[47:32] (tagalong capable) (deparsed)
  >> 1 in ingress and 3 in egress


Final POV layout (ingress):

Final POV layout (egress):
