
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Thu Mar 13 20:27:47 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Mar 13 20:28:55 2025
viaInitial ends at Thu Mar 13 20:28:55 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.31min, fe_real=1.17min, fe_mem=467.4M) ***
*** Begin netlist parsing (mem=467.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22685 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22685 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22687 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22687 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22689 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22689 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 476.395M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=476.4M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 19173 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 543.227M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:19.8, real=0:01:11, peak res=296.6M, current mem=666.3M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=311.9M, current mem=683.5M)
Current (total cpu=0:00:19.9, real=0:01:11, peak res=311.9M, current mem=683.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          135  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1909 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
19176 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
19176 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 1 bottom 1 left 1 right 1} -width {top 2 bottom 2 left 2 right 2} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 857.4M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 15 -spacing 2 -layer M5 -width 1 -nets { VSS VDD } -direction horizontal -start 30 -stop 600

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 28 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 858.4M) ***
<CMD> setObjFPlanBox Instance kmem_instance 50 200 250 375
<CMD> setObjFPlanBox Instance qmem_instance 50 400 250 600
<CMD> setObjFPlanBox Instance psum_mem_instance 350 25 550 225
<CMD> addRing -nets {VDD VSS} -type block_rings -around each_block -layer {top M1 bottom M1 left M2 right M2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (46.00, 396.83) (215.80, 397.83)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (42.50, 192.50) (219.30, 192.70)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (42.50, 393.83) (219.30, 394.83)
The power planner created 20 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 858.4M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst psum_mem_instance -verbose -overrid
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Thu Mar 13 20:29:03 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1552.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 129 used
Read in 131 components
  128 core components: 128 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 270 logical pins
Read in 1 blockages
Read in 270 nets
Read in 2 special nets, 2 routed
Read in 262 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (513.300, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (213.300, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (513.300, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (213.300, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (513.300, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (513.300, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (512.200, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (349.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (347.900, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (347.900, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (213.300, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (213.300, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (212.200, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (49.000, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.900, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.900, 198.835), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 644  open: 530
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 587
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1705.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 135 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Mar 13 20:29:05 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu Mar 13 20:29:05 2025

sroute post-processing starts at Thu Mar 13 20:29:05 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu Mar 13 20:29:05 2025
sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 23.41 megs
sroute: Total Peak Memory used = 881.80 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -fixedPin 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [86] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 884.8M).
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -fixedPin 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 884.8M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    270 |    270 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    270 |    270 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.8M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 530 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=885.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> flipOrRotateObject -rotate R90 -name qmem_instance
<CMD> flipOrRotateObject -rotate R90 -name kmem_instance
<CMD> flipOrRotateObject -rotate R90 -name psum_mem_instance
<CMD> flipOrRotateObject -rotate R90 -name psum_mem_instance
<CMD> flipOrRotateObject -flip MY -name psum_mem_instance
<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8930 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1124.79 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1124.8M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.3) (Real : 0:00:05.0) (mem : 1124.8M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 337 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :      5 instances of type 'INVD2' removed
*       :      7 instances of type 'INVD1' removed
*       :     15 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     11 instances of type 'CKND2' removed
*       :    159 instances of type 'CKBD4' removed
*       :     13 instances of type 'CKBD2' removed
*       :     22 instances of type 'CKBD1' removed
*       :      7 instances of type 'BUFFD8' removed
*       :      1 instance  of type 'BUFFD6' removed
*       :      7 instances of type 'BUFFD4' removed
*       :     72 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD1' removed
*       :      9 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=18842 (0 fixed + 18842 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=21381 #term=70386 #term/net=3.29, #fixedIo=0, #floatIo=0, #fixedPin=244, #floatPin=0
stdCell: 18842 single + 0 double + 0 multi
Total standard cell length = 44.5782 (mm), area = 0.0802 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.344.
Density for the design = 0.344.
       = stdcell_area 222891 sites (80241 um^2) / alloc_area 648475 sites (233451 um^2).
Pin Density = 0.07974.
            = total # of pins 70386 / total area 882660.
=== lastAutoLevel = 10 
End delay calculation. (MEM=1143.87 CPU=0:00:02.2 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.331e+05 (1.06e+05 1.27e+05)
              Est.  stn bbox = 2.506e+05 (1.15e+05 1.35e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1143.9M
Iteration  2: Total net bbox = 2.331e+05 (1.06e+05 1.27e+05)
              Est.  stn bbox = 2.506e+05 (1.15e+05 1.35e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1143.9M
Iteration  3: Total net bbox = 2.210e+05 (1.22e+05 9.93e+04)
              Est.  stn bbox = 2.528e+05 (1.42e+05 1.10e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1143.9M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1255.7 CPU=0:00:02.3 REAL=0:00:03.0)
Iteration  4: Total net bbox = 2.427e+05 (1.22e+05 1.21e+05)
              Est.  stn bbox = 2.798e+05 (1.46e+05 1.34e+05)
              cpu = 0:00:23.4 real = 0:00:23.0 mem = 1294.2M
Iteration  5: Total net bbox = 2.427e+05 (1.22e+05 1.21e+05)
              Est.  stn bbox = 2.798e+05 (1.46e+05 1.34e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.2M
Iteration  6: Total net bbox = 3.149e+05 (1.29e+05 1.85e+05)
              Est.  stn bbox = 3.658e+05 (1.56e+05 2.10e+05)
              cpu = 0:00:18.1 real = 0:00:19.0 mem = 1294.2M
Iteration  7: Total net bbox = 3.469e+05 (1.49e+05 1.98e+05)
              Est.  stn bbox = 3.978e+05 (1.75e+05 2.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.2M
Iteration  8: Total net bbox = 3.469e+05 (1.49e+05 1.98e+05)
              Est.  stn bbox = 3.978e+05 (1.75e+05 2.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.2M
Iteration  9: Total net bbox = 4.192e+05 (1.99e+05 2.20e+05)
              Est.  stn bbox = 4.868e+05 (2.34e+05 2.52e+05)
              cpu = 0:00:32.7 real = 0:00:32.0 mem = 1294.2M
Iteration 10: Total net bbox = 4.192e+05 (1.99e+05 2.20e+05)
              Est.  stn bbox = 4.868e+05 (2.34e+05 2.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.2M
Iteration 11: Total net bbox = 4.172e+05 (2.01e+05 2.16e+05)
              Est.  stn bbox = 4.844e+05 (2.36e+05 2.49e+05)
              cpu = 0:00:18.9 real = 0:00:19.0 mem = 1294.2M
Iteration 12: Total net bbox = 4.172e+05 (2.01e+05 2.16e+05)
              Est.  stn bbox = 4.844e+05 (2.36e+05 2.49e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.2M
Iteration 13: Total net bbox = 4.212e+05 (2.05e+05 2.17e+05)
              Est.  stn bbox = 4.881e+05 (2.39e+05 2.49e+05)
              cpu = 0:00:26.4 real = 0:00:26.0 mem = 1318.1M
Iteration 14: Total net bbox = 4.212e+05 (2.05e+05 2.17e+05)
              Est.  stn bbox = 4.881e+05 (2.39e+05 2.49e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.1M
Iteration 15: Total net bbox = 4.234e+05 (2.07e+05 2.16e+05)
              Est.  stn bbox = 4.882e+05 (2.41e+05 2.47e+05)
              cpu = 0:00:30.4 real = 0:00:31.0 mem = 1320.4M
Iteration 16: Total net bbox = 4.234e+05 (2.07e+05 2.16e+05)
              Est.  stn bbox = 4.882e+05 (2.41e+05 2.47e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1320.4M
Finished Global Placement (cpu=0:02:32, real=0:02:33, mem=1320.4M)
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:11 mem=1154.9M) ***
Total net bbox length = 4.234e+05 (2.070e+05 2.164e+05) (ext = 4.117e+04)
Move report: Detail placement moves 18842 insts, mean move: 1.12 um, max move: 31.69 um
	Max move on inst (U181): (347.56, 154.67) --> (320.60, 159.40)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1158.0MB
Summary Report:
Instances move: 18842 (out of 18842 movable)
Mean displacement: 1.12 um
Max displacement: 31.69 um (Instance: U181) (347.563, 154.673) -> (320.6, 159.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
Total net bbox length = 4.159e+05 (1.977e+05 2.182e+05) (ext = 4.114e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1158.0MB
*** Finished refinePlace (0:03:15 mem=1158.0M) ***
*** Finished Initial Placement (cpu=0:02:40, real=0:02:40, mem=1158.0M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21381  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21381 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21381 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.16% V. EstWL: 4.603500e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.14% H + 0.11% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 69612
[NR-eagl] Layer2(M2)(V) length: 1.594389e+05um, number of vias: 97016
[NR-eagl] Layer3(M3)(H) length: 1.674331e+05um, number of vias: 6358
[NR-eagl] Layer4(M4)(V) length: 6.120055e+04um, number of vias: 2193
[NR-eagl] Layer5(M5)(H) length: 5.043908e+04um, number of vias: 935
[NR-eagl] Layer6(M6)(V) length: 2.588182e+04um, number of vias: 100
[NR-eagl] Layer7(M7)(H) length: 3.999500e+03um, number of vias: 83
[NR-eagl] Layer8(M8)(V) length: 2.397800e+03um, number of vias: 0
[NR-eagl] Total length: 4.707907e+05um, number of vias: 176297
[NR-eagl] End Peak syMemory usage = 1160.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.86 seconds
**placeDesign ... cpu = 0: 2:46, real = 0: 2:47, mem = 1157.4M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1167.4M, totSessionCpu=0:03:17 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1167.4M)
Extraction called for design 'core' of instances=18845 and nets=21566 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1167.414M)
** Profile ** Start :  cpu=0:00:00.0, mem=1167.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1167.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1264.76 CPU=0:00:02.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 1264.8M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:03:22 mem=1264.8M)
** Profile ** Overall slacks :  cpu=0:00:04.0, mem=1264.8M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1264.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -14.120 |
|           TNS (ns):| -3857.6 |
|    Violating Paths:|  3457   |
|          All Paths:|  3795   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    142 (142)     |   -0.428   |    142 (142)     |
|   max_tran     |    152 (3701)    |   -7.591   |    152 (3701)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.455%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1264.8M
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1209.5M, totSessionCpu=0:03:22 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1211.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1211.5M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18845

Instance distribution across the VT partitions:

 LVT : inst = 7000 (37.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7000 (37.1%)

 HVT : inst = 11842 (62.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 11842 (62.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  21439
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.70MB/945.70MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.00MB/946.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.03MB/946.03MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT)
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 10%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 20%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 30%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 40%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 50%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 60%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 70%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 80%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 90%

Finished Levelizing
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT)

Starting Activity Propagation
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 10%
2025-Mar-13 20:32:36 (2025-Mar-14 03:32:36 GMT): 20%

Finished Activity Propagation
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=947.00MB/947.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT)
 ... Calculating leakage power
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT): 10%
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT): 20%
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT): 30%
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT): 40%

Finished Calculating power
2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=947.16MB/947.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=947.16MB/947.16MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=947.19MB/947.19MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 20:32:37 (2025-Mar-14 03:32:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.77770222
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1559       20.04
Macro                                  0           0
IO                                     0           0
Combinational                     0.6218       79.96
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7777         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7777         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Total Cap: 	1.40339e-10 F
* 		Total instances in design: 18845
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.777702 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18842 cells ( 100.000000%) , 0.777702 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=947.21MB/947.21MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -14.220 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.774 mW
Resizable instances =  18842 (100.0%), leakage = 0.774 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7000 (37.1%), lkg = 0.251 mW (32.4%)
   -ve slk =   6988 (37.1%), lkg = 0.251 mW (32.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  11842 (62.8%), lkg = 0.523 mW (67.6%)
   -ve slk =  11201 (59.4%), lkg = 0.516 mW (66.6%)

OptMgr: Begin forced downsizing
OptMgr: 6667 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1274.65 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1274.6M) ***
OptMgr: Design WNS: -14.220 ns
OptMgr: 1929 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -14.220 ns

Design leakage power (state independent) = 0.714 mW
Resizable instances =  18842 (100.0%), leakage = 0.714 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3071 (16.3%), lkg = 0.123 mW (17.2%)
   -ve slk =   3070 (16.3%), lkg = 0.123 mW (17.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15771 (83.7%), lkg = 0.591 mW (82.8%)
   -ve slk =  15120 (80.2%), lkg = 0.584 mW (81.8%)


Summary: cell sizing

 4738 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4738       4738

    1 instances changed cell type from        AN2D1   to    CKAN2D0
   18 instances changed cell type from       AN2XD1   to    CKAN2D0
  219 instances changed cell type from       AO21D1   to     AO21D0
    2 instances changed cell type from      AOI21D1   to    AOI21D0
    5 instances changed cell type from      CKAN2D1   to    CKAN2D0
  328 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  159 instances changed cell type from      CKND2D1   to    CKND2D0
  167 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   50 instances changed cell type from       IND2D1   to     IND2D0
  149 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
   40 instances changed cell type from       INR2D2   to    INR2XD1
   26 instances changed cell type from      INR2XD0   to     INR2D0
  149 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from      IOA21D1   to    IOA21D0
    4 instances changed cell type from     MOAI22D1   to   MOAI22D0
   10 instances changed cell type from        ND2D0   to    CKND2D0
   78 instances changed cell type from        ND2D1   to    CKND2D0
   86 instances changed cell type from        ND2D2   to    CKND2D2
   18 instances changed cell type from        ND2D3   to    CKND2D3
   26 instances changed cell type from        ND2D4   to    CKND2D4
    2 instances changed cell type from        ND2D8   to    CKND2D8
    1 instances changed cell type from        ND4D1   to      ND4D0
   35 instances changed cell type from        NR2D1   to      NR2D0
   17 instances changed cell type from        NR2D2   to     NR2XD1
   18 instances changed cell type from       NR2XD0   to      NR2D0
    6 instances changed cell type from       OA21D1   to     OA21D0
   20 instances changed cell type from      OAI21D1   to    OAI21D0
  915 instances changed cell type from      OAI22D1   to    OAI22D0
   33 instances changed cell type from        OR2D1   to      OR2D0
    3 instances changed cell type from       OR2XD1   to      OR2D0
 2108 instances changed cell type from       XNR2D1   to     XNR2D0
   39 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4738



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=964.29MB/964.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=964.29MB/964.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=964.29MB/964.29MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT)
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 10%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 20%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 30%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 40%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 50%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 60%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 70%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 80%
2025-Mar-13 20:32:45 (2025-Mar-14 03:32:45 GMT): 90%

Finished Levelizing
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT)

Starting Activity Propagation
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT)
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT): 10%
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT): 20%

Finished Activity Propagation
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=966.12MB/966.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT)
 ... Calculating leakage power
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT): 10%
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT): 20%
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT): 30%
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT): 40%

Finished Calculating power
2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=966.12MB/966.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=966.12MB/966.12MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=966.12MB/966.12MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 20:32:46 (2025-Mar-14 03:32:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.71775169
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1559       21.72
Macro                                  0           0
IO                                     0           0
Combinational                     0.5619       78.28
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7178         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7178         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Total Cap: 	1.3673e-10 F
* 		Total instances in design: 18845
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.717752 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18842 cells ( 100.000000%) , 0.717752 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=966.89MB/966.89MB)

OptMgr: Leakage power optimization took: 11 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1398.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1398.4M)

Dont care observability instance removal run...
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U11 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U22 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U65 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U521 (NR3D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U523 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U524 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U525 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U528 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U529 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U532 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U534 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U535 (INR4D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U537 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U539 (INR2D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U540 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U541 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U542 (INR2D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U543 (INR3D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U544 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U545 (OAI31D0)
Dont care observability instance removal limited due to other irremovable instances...
CPU of dont care observability instance removal run : 0:00:00.2 (mem :1398.4M)

Removed instances... 
	-Remove inst sfp_instance/U2129 (MUX2ND0) 
	-Remove inst sfp_instance/U2127 (MUX2ND0) 
	-Remove inst sfp_instance/U2126 (NR2D0) 
	-Remove inst sfp_instance/U2125 (MUX2ND0) 
	-Remove inst sfp_instance/U2077 (CKXOR2D0) 
	-Remove inst sfp_instance/U2068 (CKXOR2D0) 
	-Remove inst sfp_instance/U2067 (AOI21D0) 
	-Remove inst sfp_instance/U1497 (OA21D0) 
	-Remove inst sfp_instance/U1282 (AOI21D0) 
	-Remove inst sfp_instance/U1273 (OA21D0) 
	-Remove inst sfp_instance/U1268 (AOI21D0) 
	-Remove inst sfp_instance/U1262 (OA21D0) 
	-Remove inst sfp_instance/U1259 (AOI21D0) 
	-Remove inst sfp_instance/U1248 (OA21D0) 
	-Remove inst sfp_instance/U1004 (AOI21D0) 
	-Remove inst sfp_instance/U998 (NR2D0) 
	-Remove inst sfp_instance/U994 (NR2D0) 
	-Remove inst sfp_instance/U992 (INVD0) 
	-Remove inst sfp_instance/U991 (CKND2D0) 
	-Remove inst sfp_instance/U987 (NR2D0) 
	-Remove inst sfp_instance/U984 (NR2D0) 
	-Remove inst sfp_instance/U980 (NR2D0) 
	-Remove inst sfp_instance/U975 (NR2D0) 
	-Remove inst sfp_instance/U966 (NR2D0) 
	-Remove inst sfp_instance/U954 (NR2D0) 
	-Remove inst sfp_instance/U951 (NR2D0) 
	-Remove inst sfp_instance/U728 (NR2D0) 
	-Remove inst sfp_instance/U113 (NR2D0) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_0_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_1_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_2_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_3_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_4_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_5_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_6_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_7_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_8_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_9_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_10_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_11_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_12_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_13_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_14_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_15_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_16_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_17_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_18_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_19_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_8_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_9_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_10_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_11_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_12_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_13_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_14_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_15_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_16_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_17_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_18_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U151 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U150 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U149 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U148 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U147 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U146 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U145 (MAOI22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U144 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U143 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U142 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U141 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U140 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U139 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U138 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U137 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U136 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U135 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U134 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U133 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U132 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U131 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U130 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U129 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U128 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U127 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U126 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U125 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U124 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U123 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U122 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U121 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U120 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U119 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U118 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U117 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U116 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U115 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U114 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U113 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U112 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U111 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U110 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U109 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U108 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U107 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U106 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U105 (AOI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U104 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U103 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U102 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U101 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U100 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U99 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U98 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U97 (NR3D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U96 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U95 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U94 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U93 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U92 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U91 (OAI22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U90 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U89 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U88 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U87 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U86 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U85 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U84 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U83 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U82 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U81 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U80 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U79 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U78 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U77 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U76 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U75 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U74 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U73 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U72 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U71 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U70 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U69 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U68 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U67 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U66 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U65 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U64 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U63 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U62 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U61 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U60 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U59 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U58 (AOI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U57 (AOI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U56 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U55 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U54 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U53 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U52 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U51 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U50 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U49 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U48 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U47 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U46 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U45 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U44 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U43 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U42 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U41 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U40 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U39 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U38 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U37 (AOI221D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U36 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U35 (OAI221D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U34 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U33 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U32 (OAI211D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U31 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U30 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U29 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U28 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U27 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U26 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U25 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U24 (ND2D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U23 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U22 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U21 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U20 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U19 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U18 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U17 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U16 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U15 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U14 (CKND2D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U13 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U11 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U10 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U8 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U7 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U6 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U5 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U148 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U147 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U146 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U145 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U144 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U143 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U142 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U141 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U140 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U139 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U138 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U137 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U136 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U135 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U134 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U133 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U132 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U131 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U130 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U129 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U128 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U127 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U126 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U125 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U124 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U123 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U122 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U121 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U120 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U119 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U118 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U117 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U116 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U115 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U114 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U113 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U112 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U111 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U110 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U109 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U108 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U107 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U52 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U51 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U50 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U49 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U48 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U47 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U46 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U45 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U36 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U15 (INVD0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U5 (OR2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U4 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U3 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_ (EDFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U152 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U151 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U150 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U149 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U148 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U147 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U146 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U145 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U144 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U143 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U142 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U141 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U140 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U139 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U138 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U137 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U136 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U135 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U134 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U133 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U132 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U131 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U130 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U129 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U128 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U127 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U126 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U125 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U124 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U123 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U122 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U121 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U120 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U119 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U118 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U117 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U116 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U115 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U114 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U113 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U112 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U111 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U110 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U109 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U108 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U107 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U106 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U105 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U104 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U103 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U102 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U101 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U100 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U99 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U98 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U97 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U96 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U95 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U94 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U93 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U92 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U91 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U90 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U89 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U88 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U87 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U86 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U85 (IOA21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U84 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U83 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U82 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U81 (AOI221D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U80 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U79 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U78 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U77 (IND3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U76 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U75 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U74 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U73 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U72 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U71 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U70 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U69 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U68 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U67 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U66 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U65 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U64 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U63 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U62 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U61 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U60 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U59 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U58 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U57 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U56 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U55 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U54 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U53 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U52 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U51 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U50 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U49 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U48 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U47 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U46 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U45 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U44 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U43 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U42 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U41 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U40 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U39 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U38 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U37 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U36 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U35 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U34 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U33 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U32 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U31 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U30 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U29 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U28 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U27 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U26 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U25 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U24 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U23 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U22 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U21 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U20 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U19 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U18 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U17 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U16 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U15 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U14 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U13 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U12 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U11 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U10 (OAI31D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U9 (AOI32D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U8 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U7 (NR4D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U6 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U5 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U4 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U3 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/load_ready_q_reg (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_ (DFD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1303 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1302 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1301 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1300 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1299 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1298 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1297 (XNR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1295 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1294 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1293 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1292 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1291 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1290 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1289 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1288 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1287 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1286 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1285 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1284 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1283 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1282 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1281 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1280 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1279 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1278 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1277 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1276 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1275 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1274 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1273 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1272 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1271 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1270 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1269 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1268 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1267 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1266 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1265 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1263 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1260 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1259 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1258 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1257 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1256 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1255 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1254 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1250 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1248 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1247 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1246 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1245 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1244 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1243 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1242 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1241 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1240 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1239 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1238 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1237 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1236 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1235 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1234 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1233 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1232 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1230 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1229 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1228 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1227 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1226 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1225 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1224 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1223 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1222 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1221 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1220 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1219 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1218 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1217 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1216 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1215 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1214 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1213 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1212 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1211 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1210 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1209 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1208 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1207 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1206 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1205 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1204 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1203 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1202 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1201 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1200 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1199 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1198 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1197 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1196 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1195 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1193 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1192 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1191 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1190 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1189 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1188 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1187 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1185 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1184 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1183 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1182 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1181 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1180 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1179 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1178 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1177 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1176 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1175 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1174 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1173 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1172 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1171 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1170 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1169 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1168 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1167 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1166 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1165 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1164 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1163 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1162 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1161 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1160 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1159 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1158 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1157 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1156 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1155 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1154 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1153 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1152 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1151 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1150 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1149 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1148 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1147 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1146 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1145 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1144 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1143 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1142 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1141 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1140 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1139 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1138 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1137 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1136 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1135 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1134 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1133 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1132 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1131 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1130 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1129 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1128 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1127 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1126 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1125 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1124 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1123 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1122 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1121 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1120 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1119 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1118 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1117 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1116 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1115 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1114 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1113 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1112 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1111 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1110 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1109 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1108 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1107 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1106 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1105 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1104 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1103 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1102 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1101 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1100 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1099 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1098 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1097 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1096 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1095 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1094 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1093 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1092 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1091 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1090 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1089 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1088 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1087 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1086 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1085 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1084 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1083 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1082 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1081 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1080 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1079 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1078 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1077 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1076 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1075 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1074 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1073 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1072 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1071 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1070 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1069 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1068 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1067 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1066 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1065 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1064 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1063 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1062 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1061 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1060 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1059 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1058 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1057 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1056 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1055 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1054 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1053 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1052 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1051 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1050 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1049 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1048 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1047 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1046 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1045 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1044 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1043 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1042 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1041 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1040 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1039 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1038 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1037 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1036 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1035 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1034 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1033 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1032 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1031 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1030 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1029 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1028 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1027 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1026 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1025 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1024 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1023 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1022 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1021 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1020 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1019 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1018 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1017 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1016 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1015 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1014 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1013 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1012 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1011 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1010 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1009 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1008 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1007 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1006 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1004 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1003 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1002 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1001 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1000 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U999 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U998 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U997 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U996 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U995 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U994 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U993 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U992 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U991 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U990 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U989 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U988 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U987 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U986 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U985 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U984 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U983 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U982 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U981 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U980 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U979 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U978 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U977 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U976 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U975 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U974 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U973 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U972 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U971 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U970 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U969 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U968 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U967 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U965 (HA1D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U964 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U963 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U962 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U960 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U958 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U957 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U956 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U955 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U954 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U953 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U952 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U951 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U950 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U949 (MOAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U948 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U947 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U946 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U945 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U944 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U943 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U942 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U941 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U940 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U939 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U938 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U937 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U936 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U935 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U934 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U933 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U932 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U931 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U930 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U929 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U928 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U927 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U926 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U925 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U924 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U923 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U922 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U921 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U920 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U919 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U918 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U917 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U916 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U915 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U914 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U913 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U911 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U909 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U908 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U907 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U905 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U904 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U903 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U902 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U901 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U899 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U898 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U897 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U896 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U895 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U894 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U893 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U892 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U891 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U890 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U889 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U888 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U887 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U886 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U885 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U884 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U882 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U880 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U879 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U878 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U877 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U876 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U875 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U874 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U873 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U872 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U871 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U870 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U869 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U868 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U867 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U866 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U865 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U864 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U863 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U862 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U861 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U860 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U859 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U858 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U857 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U856 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U855 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U854 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U853 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U852 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U851 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U850 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U849 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U848 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U846 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U845 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U844 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U842 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U841 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U840 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U839 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U838 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U837 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U836 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U835 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U834 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U833 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U832 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U831 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U830 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U829 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U828 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U827 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U826 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U825 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U824 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U823 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U822 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U821 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U820 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U819 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U818 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U817 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U816 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U815 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U814 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U812 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U811 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U810 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U809 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U808 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U807 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U806 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U805 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U804 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U803 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U802 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U801 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U800 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U799 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U798 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U797 (IND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U796 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U795 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U794 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U793 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U792 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U791 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U790 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U789 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U788 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U787 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U786 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U785 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U784 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U783 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U782 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U780 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U779 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U778 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U776 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U775 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U774 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U773 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U772 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U771 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U770 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U769 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U768 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U767 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U766 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U765 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U764 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U763 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U762 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U761 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U760 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U759 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U758 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U757 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U756 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U755 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U754 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U752 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U751 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U750 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U749 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U748 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U747 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U746 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U745 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U744 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U743 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U742 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U741 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U740 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U738 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U737 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U736 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U735 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U734 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U733 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U732 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U731 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U730 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U729 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U728 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U727 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U726 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U725 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U724 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U723 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U721 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U720 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U719 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U718 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U717 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U716 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U715 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U714 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U713 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U712 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U711 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U710 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U709 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U708 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U707 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U706 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U705 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U704 (IND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U703 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U701 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U700 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U699 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U698 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U697 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U696 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U695 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U694 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U693 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U692 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U691 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U690 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U689 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U688 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U687 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U686 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U685 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U684 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U683 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U682 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U681 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U680 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U679 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U678 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U677 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U676 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U675 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U674 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U673 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U672 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U671 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U670 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U669 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U668 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U667 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U666 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U665 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U664 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U663 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U662 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U661 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U660 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U659 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U658 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U657 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U656 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U655 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U654 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U653 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U652 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U651 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U650 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U649 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U648 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U646 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U644 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U643 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U642 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U641 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U640 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U639 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U638 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U637 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U636 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U635 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U634 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U633 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U632 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U631 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U630 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U629 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U628 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U626 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U625 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U624 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U623 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U622 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U621 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U620 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U619 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U617 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U616 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U614 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U613 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U612 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U611 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U610 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U609 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U608 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U607 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U606 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U605 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U604 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U603 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U602 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U601 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U600 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U599 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U598 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U597 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U596 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U595 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U594 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U593 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U592 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U591 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U590 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U589 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U588 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U587 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U586 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U585 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U584 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U583 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U582 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U580 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U579 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U578 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U577 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U576 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U575 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U574 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U573 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U572 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U571 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U570 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U569 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U568 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U567 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U566 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U565 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U564 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U563 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U562 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U561 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U560 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U559 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U558 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U557 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U556 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U555 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U554 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U553 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U552 (CKAN2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U551 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U550 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U549 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U547 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U546 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U545 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U544 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U543 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U542 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U541 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U540 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U539 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U538 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U537 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U536 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U535 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U533 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U532 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U529 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U528 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U527 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U524 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U522 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U521 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U520 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U519 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U518 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U517 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U514 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U513 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U512 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U511 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U510 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U509 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U508 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U506 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U505 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U504 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U503 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U502 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U501 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U500 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U499 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U498 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U496 (FA1D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U495 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U494 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U493 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U492 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U491 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U490 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U489 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U488 (IOA21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U485 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U484 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U483 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U482 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U481 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U480 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U479 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U478 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U477 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U476 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U475 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U474 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U473 (XNR3D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U472 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U471 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U469 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U467 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U465 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U464 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U463 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U462 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U461 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U460 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U459 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U458 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U457 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U456 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U455 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U454 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U452 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U451 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U450 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U449 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U447 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U446 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U445 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U444 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U443 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U442 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U441 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U440 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U439 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U438 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U437 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U436 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U435 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U434 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U433 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U432 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U431 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U430 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U429 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U428 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U427 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U426 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U425 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U424 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U423 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U422 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U421 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U420 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U419 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U418 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U417 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U416 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U415 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U414 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U413 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U412 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U411 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U410 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U409 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U408 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U407 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U406 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U405 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U404 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U403 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U402 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U401 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U400 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U399 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U398 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U397 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U396 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U395 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U394 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U393 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U392 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U391 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U390 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U389 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U388 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U387 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U386 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U385 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U383 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U382 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U381 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U380 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U379 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U378 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U377 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U376 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U375 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U374 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U373 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U372 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U371 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U370 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U369 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U368 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U367 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U366 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U365 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U364 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U363 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U362 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U361 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U360 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U359 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U358 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U357 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U356 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U354 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U353 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U352 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U351 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U350 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U349 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U348 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U347 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U346 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U345 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U344 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U343 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U342 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U341 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U340 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U338 (ND3D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U337 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U336 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U335 (IND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U334 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U333 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U332 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U331 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U330 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U329 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U328 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U327 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U326 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U325 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U324 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U323 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U322 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U321 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U320 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U318 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U317 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U316 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U315 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U314 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U313 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U312 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U311 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U310 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U309 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U308 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U307 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U306 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U305 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U303 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U302 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U301 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U300 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U299 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U298 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U297 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U296 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U295 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U294 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U293 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U292 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U291 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U290 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U289 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U288 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U287 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U286 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U285 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U284 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U283 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U282 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U281 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U280 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U278 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U277 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U276 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U275 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U274 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U272 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U271 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U270 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U269 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U268 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U267 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U266 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U265 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U264 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U263 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U260 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U259 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U258 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U257 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U256 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U255 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U254 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U250 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U248 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U247 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U246 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U245 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U244 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U243 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U242 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U241 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U240 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U239 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U238 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U237 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U236 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U235 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U234 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U233 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U232 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U230 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U229 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U228 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U227 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U226 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U225 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U224 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U223 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U222 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U221 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U220 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U219 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U218 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U216 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U215 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U214 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U213 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U212 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U211 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U210 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U209 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U208 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U207 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U206 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U205 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U204 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U203 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U202 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U201 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U200 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U199 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U198 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U197 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U196 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U195 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U194 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U193 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U192 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U191 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U190 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U189 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U188 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U187 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U186 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U185 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U184 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U183 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U182 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U181 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U180 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U179 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U178 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U177 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U176 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U175 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U174 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U173 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U172 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U171 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U170 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U169 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U168 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U167 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U166 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U164 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U163 (XOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U162 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U161 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U160 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U159 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U158 (CKND3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U157 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U156 (CKND3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U155 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U154 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U152 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U151 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U150 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U149 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U148 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U147 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U146 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U145 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U143 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U142 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U141 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U140 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U139 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U138 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U137 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U136 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U135 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U134 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U133 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U132 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U131 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U130 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U129 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U128 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U127 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U126 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U125 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U124 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U123 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U122 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U121 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U120 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U119 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U118 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U117 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U116 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U115 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U114 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U113 (INVD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U112 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U111 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U110 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U109 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U108 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U107 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U106 (INVD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U105 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U104 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U103 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U102 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U101 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U100 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U99 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U98 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U97 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U96 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U95 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U94 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U93 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U92 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U91 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U90 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U88 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U87 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U85 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U84 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U83 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U81 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U79 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U78 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U77 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U76 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U74 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U73 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U72 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U71 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U70 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U68 (INR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U67 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U65 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U64 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U63 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U62 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U61 (INR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U60 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U59 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U58 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U57 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U56 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U55 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U54 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U53 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U52 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U51 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U50 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U49 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U47 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U46 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U45 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U44 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U43 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U42 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U41 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U40 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U39 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U38 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U37 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U36 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U35 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U34 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U32 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U31 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U30 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U29 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U28 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U27 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U26 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U25 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U23 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U21 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U20 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U18 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U17 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U15 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U14 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U13 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U12 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U11 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U10 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U9 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U8 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U7 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U6 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U5 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U4 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1328 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1327 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1326 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1325 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1320 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1319 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1312 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1311 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1310 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1309 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1308 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1307 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1306 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1304 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1303 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1302 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1301 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1300 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1299 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1298 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1297 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1296 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1295 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1294 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1293 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1292 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1291 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1290 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1289 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1288 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1287 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1286 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1285 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1284 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1283 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1282 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1281 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1280 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1278 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1276 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1275 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1274 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1273 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1272 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1271 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1270 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1269 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1268 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1267 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1266 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1265 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1264 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1263 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1260 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1259 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1258 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1257 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1256 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1255 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1254 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1250 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1248 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1247 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1246 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1245 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1244 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1243 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1242 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1241 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1240 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1239 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1238 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1237 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1236 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1235 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1234 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1233 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1232 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1231 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1230 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1229 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1228 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1227 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1226 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1225 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1224 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1223 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1222 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1221 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1220 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1219 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1218 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1217 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1216 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1215 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1214 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1213 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1212 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1211 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1210 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1209 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1208 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1207 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1206 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1205 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1204 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1203 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1202 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1201 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1200 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1199 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1198 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1197 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1196 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1195 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1193 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1192 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1191 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1190 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1189 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1188 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1187 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1186 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1185 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1184 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1183 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1182 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1181 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1180 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1179 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1178 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1177 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1176 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1175 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1174 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1173 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1172 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1171 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1170 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1169 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1168 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1167 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1166 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1165 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1164 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1163 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1162 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1161 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1160 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1159 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1157 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1156 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155 (INVD2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1059 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1058 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1043 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1042 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U989 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U988 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U987 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U986 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U985 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U984 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U983 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U982 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U981 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U980 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U979 (MOAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U978 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U977 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U976 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U975 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U974 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U973 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U972 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U971 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U970 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U969 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U968 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U967 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U966 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U965 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U964 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U963 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U962 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U960 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U958 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U957 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U956 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U955 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U954 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U953 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U952 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U951 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U950 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U949 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U948 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U947 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U946 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U945 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U944 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U943 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U942 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U941 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U940 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U939 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U938 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U937 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U936 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U935 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U934 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U933 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U932 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U931 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U930 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U929 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U928 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U927 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U926 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U925 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U924 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U923 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U922 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U921 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U920 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U919 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U918 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U917 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U916 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U915 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U914 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U913 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U911 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U909 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U908 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U907 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U905 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U904 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U903 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U902 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U901 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U899 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U898 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U897 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U896 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U895 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U894 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U893 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U892 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U891 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U890 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U889 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U888 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U887 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U886 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U885 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U884 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U882 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U880 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U879 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U878 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U877 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U876 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U875 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U874 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U873 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U871 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U870 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U869 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U868 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U866 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U865 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U859 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U858 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U857 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U856 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U854 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U853 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U852 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U851 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U850 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U849 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U848 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U816 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U815 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U814 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U812 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U802 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U800 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U799 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U798 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U797 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U796 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U795 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U794 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U793 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U792 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U783 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U782 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U779 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U778 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U773 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U772 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U696 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U650 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U597 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U513 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U512 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U509 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U507 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U506 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U505 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U504 (CKAN2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U503 (CKAN2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U499 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U498 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U497 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U496 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U495 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U494 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U492 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U490 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U485 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U482 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U481 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U479 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U475 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U474 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U470 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U469 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U468 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U467 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U466 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U460 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U459 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U458 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U457 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U456 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U454 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U446 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U444 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U443 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U439 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U438 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U437 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U436 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U435 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U434 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U430 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U429 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U428 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U427 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U426 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U425 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U423 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U422 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U421 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U419 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U418 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U417 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U416 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U415 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U414 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U413 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U412 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U411 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U410 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U409 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U408 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U407 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U406 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U403 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U402 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U401 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U399 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U396 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U395 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U394 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U393 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U392 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U389 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U388 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U387 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U386 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U385 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U384 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U383 (ND3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U382 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U381 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U380 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U378 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U377 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U376 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U375 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U374 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U373 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U371 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U363 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U351 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U348 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U347 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U346 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U343 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U342 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U341 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U340 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U339 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U338 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U337 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U336 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U335 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U334 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U333 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U332 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U330 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U328 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U327 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U325 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U324 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U323 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U322 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U309 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U308 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U307 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U306 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U302 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U301 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U299 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U298 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U297 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U293 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U291 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U289 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U287 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U284 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U283 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U281 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U280 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U279 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U278 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U277 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U276 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U242 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U241 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U240 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U237 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U232 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U229 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U209 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U204 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U198 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U192 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U190 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U189 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U188 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U187 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U184 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U183 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U180 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U179 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U178 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U177 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U173 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U172 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U171 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U170 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U169 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U168 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U167 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U166 (AN2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U165 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U164 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U163 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U162 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U148 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U146 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U145 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U142 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U136 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U133 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U132 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U131 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U129 (HA1D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U127 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U126 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U125 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U123 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U122 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U121 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U119 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U115 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U114 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U111 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U110 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U108 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U107 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U106 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U101 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U99 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U98 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U95 (OAI22D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U93 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U92 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U91 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U90 (INVD2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U89 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U74 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U73 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U71 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U69 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U66 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U65 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U64 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U60 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U57 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U53 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U49 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U47 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U43 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U42 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U37 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U36 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U35 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U34 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U32 (XNR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U31 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U30 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U29 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U28 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U27 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U26 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U25 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U23 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U21 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U20 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U19 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U18 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U15 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U12 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U11 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U10 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U8 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U7 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U6 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U5 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U4 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
	-Remove inst U110 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
	-Remove inst U109 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
	-Remove inst U108 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
	-Remove inst U107 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
	-Remove inst U106 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
	-Remove inst U105 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
	-Remove inst U104 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
	-Remove inst U103 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
	-Remove inst U102 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
	-Remove inst U101 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
	-Remove inst U100 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
	-Remove inst U99 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U20 (MUX2D0) 
	-Remove inst U98 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
	-Remove inst U97 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
	-Remove inst U96 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
	-Remove inst U95 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
	-Remove inst U94 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
	-Remove inst U93 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
	-Remove inst U92 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
	-Remove inst U91 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
	-Remove inst U90 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
	-Remove inst U89 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
	-Remove inst U88 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
	-Remove inst U87 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U8 (MUX2D0) 
	-Remove inst U86 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U6 (MUX2D0) 
	-Remove inst U85 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U2 (MUX2D0) 
	-Remove inst U84 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 (MUX2D0) 
	-Remove inst U83 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
	-Remove inst U82 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U4 (MUX2D0) 
	-Remove inst U81 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U3 (MUX2D0) 
	-Remove inst U80 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U7 (MUX2D0) 
	-Remove inst U79 (AO22D0) 

Replaced instances... 

Removed 2918 instances
	CPU for removing db instances : 0:00:00.3 (mem :1398.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1398.4M)
CPU of: netlist preparation :0:00:00.5 (mem :1398.4M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1398.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 966 out of 15924 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 11286
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -14.120  TNS Slack -5785.065 Density 27.16
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    27.16%|        -| -14.120|-5785.065|   0:00:00.0| 1479.4M|
|    27.16%|        0| -14.120|-5785.065|   0:00:01.0| 1479.4M|
|    27.16%|        2| -14.120|-5785.065|   0:00:00.0| 1479.4M|
|    26.90%|      559| -14.120|-5752.474|   0:00:04.0| 1479.4M|
|    26.90%|        3| -14.120|-5752.474|   0:00:00.0| 1479.4M|
|    26.90%|        0| -14.120|-5752.474|   0:00:00.0| 1479.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -14.120  TNS Slack -5752.474 Density 26.90
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1322.62M, totSessionCpu=0:03:47).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    26.90%|        -| -14.120|-5752.474|   0:00:00.0| 1456.2M|
|    26.90%|        -| -14.120|-5752.474|   0:00:00.0| 1456.2M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1456.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   217   |  3534   |   202   |    202  |     0   |     0   |     0   |     0   | -14.12 |          0|          0|          0|  26.90  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -11.82 |         73|          0|        186|  27.00  |   0:00:03.0|    1475.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -11.82 |          0|          0|          0|  27.00  |   0:00:00.0|    1475.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1475.4M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1324.6M, totSessionCpu=0:03:55 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -11.819  TNS Slack -2821.459 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -11.819|-2821.459|    27.00%|   0:00:00.0| 1471.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -10.531|-2713.375|    27.09%|   0:00:10.0| 1541.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -10.531|-2665.062|    27.21%|   0:00:05.0| 1541.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -10.531|-2665.062|    27.21%|   0:00:00.0| 1541.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -7.770|-1918.316|    27.53%|   0:00:21.0| 1541.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.748|-1917.611|    27.57%|   0:00:08.0| 1532.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.748|-1917.510|    27.59%|   0:00:02.0| 1532.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.748|-1917.510|    27.59%|   0:00:01.0| 1532.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.905|-1760.066|    27.91%|   0:00:09.0| 1532.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.885|-1759.277|    27.91%|   0:00:06.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.885|-1759.196|    27.92%|   0:00:01.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.885|-1759.196|    27.92%|   0:00:01.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.279|-1691.168|    28.21%|   0:00:05.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.279|-1691.151|    28.22%|   0:00:05.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.279|-1691.151|    28.22%|   0:00:01.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.279|-1691.151|    28.22%|   0:00:01.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.185|-1671.673|    28.34%|   0:00:03.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.185|-1671.673|    28.34%|   0:00:03.0| 1551.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:23 real=0:01:22 mem=1551.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:23 real=0:01:22 mem=1551.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -6.185  TNS Slack -1671.673 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -6.185
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -6.185  TNS Slack -1671.673 Density 28.34
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    28.34%|        -|  -6.185|-1671.673|   0:00:00.0| 1519.0M|
|    28.34%|       16|  -6.185|-1671.360|   0:00:02.0| 1520.7M|
|    28.34%|        0|  -6.185|-1671.360|   0:00:00.0| 1520.7M|
|    28.33%|        5|  -6.185|-1671.404|   0:00:01.0| 1520.7M|
|    28.21%|      433|  -6.167|-1670.376|   0:00:04.0| 1520.7M|
|    28.20%|       10|  -6.167|-1670.351|   0:00:00.0| 1520.7M|
|    28.20%|        0|  -6.167|-1670.351|   0:00:00.0| 1520.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -6.167  TNS Slack -1670.351 Density 28.20
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.6) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=1371.93M, totSessionCpu=0:05:33).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1371.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18358  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18356 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18356 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.15% V. EstWL: 4.063734e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.09% V
[NR-eagl] End Peak syMemory usage = 1393.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.44 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 2.89, normalized total congestion hotspot area = 2.89 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (326.80 10.00 370.00 53.20)
*** Starting refinePlace (0:05:34 mem=1393.7M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 16166 insts, mean move: 6.75 um, max move: 246.80 um
	Max move on inst (sfp_instance/U1524): (492.80, 184.60) --> (346.80, 83.80)
	Runtime: CPU: 0:00:46.0 REAL: 0:00:46.0 MEM: 1474.3MB
Move report: Detail placement moves 3966 insts, mean move: 1.75 um, max move: 30.00 um
	Max move on inst (mac_array_instance/FE_OFC420_q_temp_408_): (448.40, 299.80) --> (478.40, 299.80)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1474.3MB
Summary Report:
Instances move: 16109 (out of 16239 movable)
Mean displacement: 6.76 um
Max displacement: 253.40 um (Instance: sfp_instance/U1524) (492.8, 184.6) -> (340.2, 83.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OA21D0
Runtime: CPU: 0:00:48.0 REAL: 0:00:48.0 MEM: 1474.3MB
*** Finished refinePlace (0:06:22 mem=1474.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18358  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18358 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18358 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.16% V. EstWL: 4.029318e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.12% V
Local HotSpot Analysis: normalized max congestion hotspot area = 1.31, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Start repairing congestion with level 3.
Iteration 10: Total net bbox = 3.392e+05 (1.72e+05 1.67e+05)
              Est.  stn bbox = 3.899e+05 (2.00e+05 1.90e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1474.3M
Iteration 11: Total net bbox = 3.467e+05 (1.75e+05 1.72e+05)
              Est.  stn bbox = 3.975e+05 (2.03e+05 1.95e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1474.3M
Iteration 12: Total net bbox = 3.470e+05 (1.75e+05 1.72e+05)
              Est.  stn bbox = 3.978e+05 (2.03e+05 1.95e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1474.3M
*** Starting refinePlace (0:06:31 mem=1474.3M) ***
Total net bbox length = 3.756e+05 (1.906e+05 1.850e+05) (ext = 4.064e+04)
Move report: Detail placement moves 16239 insts, mean move: 0.83 um, max move: 19.66 um
	Max move on inst (mac_array_instance/FE_OFC419_q_temp_109_): (104.57, 194.97) --> (123.80, 195.40)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1474.3MB
Summary Report:
Instances move: 16239 (out of 16239 movable)
Mean displacement: 0.83 um
Max displacement: 19.66 um (Instance: mac_array_instance/FE_OFC419_q_temp_109_) (104.572, 194.971) -> (123.8, 195.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 3.684e+05 (1.820e+05 1.863e+05) (ext = 4.063e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1474.3MB
*** Finished refinePlace (0:06:33 mem=1474.3M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18358  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18358 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18358 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.16% V. EstWL: 4.058712e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.10% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 59210
[NR-eagl] Layer2(M2)(V) length: 1.351083e+05um, number of vias: 82038
[NR-eagl] Layer3(M3)(H) length: 1.503930e+05um, number of vias: 5519
[NR-eagl] Layer4(M4)(V) length: 4.995060e+04um, number of vias: 2082
[NR-eagl] Layer5(M5)(H) length: 4.810889e+04um, number of vias: 928
[NR-eagl] Layer6(M6)(V) length: 2.538338e+04um, number of vias: 92
[NR-eagl] Layer7(M7)(H) length: 3.462199e+03um, number of vias: 76
[NR-eagl] Layer8(M8)(V) length: 2.199860e+03um, number of vias: 0
[NR-eagl] Total length: 4.146062e+05um, number of vias: 149945
End of congRepair (cpu=0:00:11.6, real=0:00:12.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1351.0M)
Extraction called for design 'core' of instances=16242 and nets=21881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1350.996M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:18, real = 0:03:17, mem = 1348.1M, totSessionCpu=0:06:35 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1426.18 CPU=0:00:02.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1426.2M) ***
*** Timing NOT met, worst failing slack is -6.174
*** Check timing (0:00:03.1)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -6.174 TNS Slack -1694.467 Density 28.20
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.174|   -6.174|-1690.797|-1694.467|    28.20%|   0:00:00.0| 1502.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.071|   -6.071|-1688.462|-1692.133|    28.20%|   0:00:00.0| 1502.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.010|   -6.010|-1687.702|-1691.372|    28.20%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.956|   -5.956|-1686.057|-1689.727|    28.20%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.925|   -5.925|-1684.390|-1688.061|    28.20%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.910|   -5.910|-1682.957|-1686.630|    28.20%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.855|   -5.855|-1681.480|-1685.152|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.813|   -5.813|-1678.885|-1682.558|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.792|   -5.792|-1676.489|-1680.161|    28.21%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.779|   -5.779|-1675.907|-1679.579|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.754|   -5.754|-1674.670|-1678.343|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.742|   -5.742|-1673.251|-1676.924|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.729|   -5.729|-1671.829|-1675.502|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.701|   -5.701|-1669.584|-1673.257|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.697|   -5.697|-1669.103|-1672.775|    28.21%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.685|   -5.685|-1667.857|-1671.531|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.659|   -5.659|-1666.745|-1670.419|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.659|   -5.659|-1665.382|-1669.057|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.653|   -5.653|-1665.246|-1668.921|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.641|   -5.641|-1664.629|-1668.304|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.637|   -5.637|-1663.908|-1667.583|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.623|   -5.623|-1663.480|-1667.154|    28.22%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.612|   -5.612|-1662.415|-1666.090|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.609|   -5.609|-1661.879|-1665.553|    28.22%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.587|   -5.587|-1661.202|-1664.877|    28.23%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.587|   -5.587|-1659.905|-1663.580|    28.23%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.587|   -5.587|-1659.465|-1663.140|    28.23%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.576|   -5.576|-1659.249|-1662.924|    28.23%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.576|   -5.576|-1658.301|-1661.975|    28.24%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.565|   -5.565|-1658.083|-1661.757|    28.24%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.565|   -5.565|-1657.622|-1661.297|    28.24%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.565|   -5.565|-1657.398|-1661.073|    28.24%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.552|   -5.552|-1657.134|-1660.809|    28.24%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.552|   -5.552|-1656.104|-1659.778|    28.24%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.542|   -5.542|-1655.925|-1659.600|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.536|   -5.536|-1655.145|-1658.820|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.523|   -5.523|-1654.608|-1658.282|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.521|   -5.521|-1654.256|-1657.930|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.519|   -5.519|-1654.224|-1657.899|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.519|   -5.519|-1653.859|-1657.533|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.514|   -5.514|-1653.759|-1657.433|    28.25%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.508|   -5.508|-1653.220|-1656.894|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.499|   -5.499|-1652.345|-1656.020|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.498|   -5.498|-1652.170|-1655.844|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.494|   -5.494|-1652.070|-1655.745|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.490|   -5.490|-1651.339|-1655.013|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.490|   -5.490|-1651.137|-1654.811|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.463|   -5.463|-1650.007|-1653.681|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.463|   -5.463|-1649.113|-1652.788|    28.26%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.452|   -5.452|-1648.364|-1652.038|    28.27%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.452|   -5.452|-1647.688|-1651.362|    28.27%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.443|   -5.443|-1647.510|-1651.184|    28.27%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.443|   -5.443|-1647.074|-1650.749|    28.27%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.441|   -5.441|-1646.792|-1650.467|    28.27%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.424|   -5.424|-1646.348|-1650.022|    28.27%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.405|   -5.405|-1644.731|-1648.405|    28.28%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.392|   -5.392|-1642.912|-1646.586|    28.28%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.387|   -5.387|-1642.040|-1645.715|    28.28%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.387|   -5.387|-1640.995|-1644.670|    28.29%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.379|   -5.379|-1640.749|-1644.423|    28.29%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.373|   -5.373|-1639.898|-1643.573|    28.29%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.360|   -5.360|-1639.468|-1643.143|    28.29%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.360|   -5.360|-1638.052|-1641.727|    28.30%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.337|   -5.337|-1637.055|-1640.729|    28.30%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.326|   -5.326|-1635.781|-1639.455|    28.30%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.311|   -5.311|-1635.017|-1638.692|    28.30%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.298|   -5.298|-1633.693|-1637.368|    28.30%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.294|   -5.294|-1632.949|-1636.624|    28.31%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.293|   -5.293|-1632.305|-1635.980|    28.31%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.284|   -5.284|-1632.106|-1635.781|    28.31%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.284|   -5.284|-1631.672|-1635.347|    28.31%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.284|   -5.284|-1631.119|-1634.794|    28.31%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.270|   -5.270|-1630.897|-1634.572|    28.31%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.255|   -5.255|-1628.868|-1632.542|    28.32%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.247|   -5.247|-1628.188|-1631.863|    28.32%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.247|   -5.247|-1626.847|-1630.522|    28.32%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -5.241|   -5.241|-1626.715|-1630.390|    28.33%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.241|   -5.241|-1626.681|-1630.356|    28.33%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.241|   -5.241|-1626.609|-1630.284|    28.33%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.241|   -5.241|-1625.868|-1629.542|    28.33%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.241|   -5.241|-1625.026|-1628.701|    28.33%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.241|   -5.241|-1625.008|-1628.683|    28.34%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.241|   -5.241|-1624.094|-1627.781|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -5.241|   -5.241|-1623.243|-1626.930|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -5.241|   -5.241|-1623.239|-1626.927|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -5.241|   -5.241|-1622.930|-1626.617|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -5.241|   -5.241|-1622.798|-1626.485|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -5.241|   -5.241|-1622.724|-1626.411|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -5.241|   -5.241|-1622.243|-1625.930|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -5.241|   -5.241|-1621.831|-1625.519|    28.35%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -5.241|   -5.241|-1621.204|-1624.897|    28.36%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1620.885|-1624.578|    28.36%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1619.789|-1623.482|    28.36%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.241|   -5.241|-1619.307|-1623.000|    28.37%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.241|   -5.241|-1619.161|-1622.854|    28.37%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.241|   -5.241|-1618.848|-1622.541|    28.37%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.241|   -5.241|-1618.287|-1621.980|    28.37%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -5.241|   -5.241|-1618.004|-1621.697|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -5.241|   -5.241|-1617.765|-1621.458|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1617.609|-1621.302|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -5.241|   -5.241|-1617.155|-1620.848|    28.38%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -5.241|   -5.241|-1617.061|-1620.754|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -5.241|   -5.241|-1616.640|-1620.333|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1616.284|-1619.977|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1616.172|-1619.865|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1615.934|-1619.627|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1615.509|-1619.202|    28.38%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1614.950|-1618.643|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -5.241|   -5.241|-1614.492|-1618.185|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1614.128|-1617.822|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1613.779|-1617.472|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1613.623|-1617.316|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1612.955|-1616.649|    28.39%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1612.801|-1616.494|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -5.241|   -5.241|-1612.721|-1616.414|    28.39%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -5.241|   -5.241|-1612.352|-1616.045|    28.40%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -5.241|   -5.241|-1612.141|-1615.834|    28.40%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -5.241|   -5.241|-1611.716|-1615.409|    28.40%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -5.241|   -5.241|-1611.694|-1615.387|    28.40%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -5.241|   -5.241|-1611.682|-1615.375|    28.40%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -5.241|   -5.241|-1611.057|-1614.750|    28.40%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -5.241|   -5.241|-1610.783|-1614.476|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -5.241|   -5.241|-1610.634|-1614.327|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -5.239|   -5.239|-1610.609|-1614.302|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -5.238|   -5.238|-1610.598|-1614.291|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -5.235|   -5.235|-1610.350|-1614.044|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -5.235|   -5.235|-1609.799|-1613.492|    28.41%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -5.235|   -5.235|-1609.650|-1613.343|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -5.235|   -5.235|-1609.479|-1613.172|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -5.235|   -5.235|-1608.256|-1611.949|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -5.235|   -5.235|-1608.062|-1611.756|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -5.235|   -5.235|-1607.301|-1610.994|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -5.235|   -5.235|-1607.179|-1610.872|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -5.235|   -5.235|-1606.938|-1610.631|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -5.235|   -5.235|-1606.830|-1610.523|    28.41%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -5.235|   -5.235|-1606.483|-1610.176|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -5.235|   -5.235|-1606.082|-1609.775|    28.42%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -5.235|   -5.235|-1606.080|-1609.774|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.235|   -5.235|-1605.967|-1609.660|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.235|   -5.235|-1605.826|-1609.519|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.235|   -5.235|-1605.711|-1609.404|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.235|   -5.235|-1605.049|-1608.743|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -5.234|   -5.234|-1605.039|-1608.733|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -5.234|   -5.234|-1604.715|-1608.408|    28.42%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -5.234|   -5.234|-1604.507|-1608.200|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -5.234|   -5.234|-1604.497|-1608.190|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -5.234|   -5.234|-1604.325|-1608.018|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -5.234|   -5.234|-1604.283|-1607.976|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -5.235|   -5.235|-1604.223|-1607.916|    28.43%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -5.235|   -5.235|-1604.062|-1607.755|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -5.235|   -5.235|-1602.716|-1606.409|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -5.235|   -5.235|-1602.342|-1606.035|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -5.235|   -5.235|-1602.152|-1605.845|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -5.235|   -5.235|-1601.529|-1605.222|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -5.235|   -5.235|-1601.502|-1605.196|    28.43%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -5.237|   -5.237|-1600.399|-1604.092|    28.44%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
|  -5.237|   -5.237|-1600.170|-1603.863|    28.44%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
|  -5.237|   -5.237|-1600.135|-1603.828|    28.44%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -5.237|   -5.237|-1600.068|-1603.762|    28.44%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -5.237|   -5.237|-1599.606|-1603.299|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -5.237|   -5.237|-1599.090|-1602.783|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -5.237|   -5.237|-1599.081|-1602.774|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -5.237|   -5.237|-1598.478|-1602.171|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -5.237|   -5.237|-1598.371|-1602.064|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -5.237|   -5.237|-1598.200|-1601.893|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -5.237|   -5.237|-1597.777|-1601.470|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -5.237|   -5.237|-1597.524|-1601.217|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -5.237|   -5.237|-1597.520|-1601.213|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -5.237|   -5.237|-1597.043|-1600.736|    28.44%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
|  -5.237|   -5.237|-1596.687|-1600.380|    28.44%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
|  -5.237|   -5.237|-1596.331|-1600.024|    28.45%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -5.237|   -5.237|-1595.829|-1599.522|    28.45%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -5.237|   -5.237|-1595.818|-1599.511|    28.45%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -5.237|   -5.237|-1595.548|-1599.241|    28.45%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -5.237|   -5.237|-1595.531|-1599.224|    28.45%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -5.237|   -5.237|-1595.436|-1599.129|    28.46%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -5.237|   -5.237|-1595.321|-1599.014|    28.46%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -5.237|   -5.237|-1595.197|-1598.890|    28.46%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -5.237|   -5.237|-1594.886|-1598.579|    28.46%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -5.237|   -5.237|-1594.531|-1598.224|    28.46%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -5.237|   -5.237|-1594.357|-1598.050|    28.46%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -5.237|   -5.237|-1594.026|-1597.719|    28.46%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -5.237|   -5.237|-1593.947|-1597.640|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -5.237|   -5.237|-1593.928|-1597.621|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -5.237|   -5.237|-1593.779|-1597.472|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -5.237|   -5.237|-1593.490|-1597.183|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -5.237|   -5.237|-1593.100|-1596.793|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1592.964|-1596.657|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1592.905|-1596.599|    28.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -5.238|   -5.238|-1592.855|-1596.548|    28.48%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -5.238|   -5.238|-1592.741|-1596.434|    28.48%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -5.238|   -5.238|-1592.584|-1596.277|    28.48%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -5.238|   -5.238|-1592.246|-1595.939|    28.48%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -5.238|   -5.238|-1592.211|-1595.904|    28.48%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -5.238|   -5.238|-1591.990|-1595.683|    28.48%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -5.238|   -5.238|-1591.837|-1595.530|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -5.238|   -5.238|-1591.571|-1595.264|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -5.238|   -5.238|-1591.353|-1595.046|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -5.238|   -5.238|-1591.304|-1594.997|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1591.231|-1594.924|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -5.238|   -5.238|-1591.120|-1594.813|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -5.238|   -5.238|-1591.052|-1594.745|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -5.238|   -5.238|-1591.041|-1594.734|    28.49%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -5.238|   -5.238|-1590.649|-1594.342|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -5.238|   -5.238|-1590.523|-1594.216|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -5.238|   -5.238|-1590.328|-1594.021|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -5.238|   -5.238|-1590.235|-1593.929|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -5.238|   -5.238|-1590.177|-1593.871|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -5.238|   -5.238|-1590.174|-1593.867|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -5.238|   -5.238|-1590.124|-1593.817|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -5.238|   -5.238|-1590.026|-1593.719|    28.50%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1589.633|-1593.326|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -5.238|   -5.238|-1589.593|-1593.286|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -5.238|   -5.238|-1589.589|-1593.282|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -5.238|   -5.238|-1589.475|-1593.168|    28.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -5.238|   -5.238|-1589.361|-1593.054|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -5.238|   -5.238|-1589.235|-1592.928|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -5.238|   -5.238|-1588.662|-1592.355|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -5.238|   -5.238|-1588.631|-1592.324|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -5.238|   -5.238|-1588.587|-1592.280|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1588.546|-1592.239|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1588.438|-1592.131|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -5.238|   -5.238|-1588.413|-1592.106|    28.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1587.548|-1591.241|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -5.238|   -5.238|-1587.309|-1591.002|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -5.238|   -5.238|-1586.846|-1590.539|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
|  -5.238|   -5.238|-1586.714|-1590.407|    28.52%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
|  -5.238|   -5.238|-1585.903|-1589.596|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1585.837|-1589.530|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1585.653|-1589.346|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1585.420|-1589.113|    28.52%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.238|   -5.238|-1585.335|-1589.028|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.238|   -5.238|-1585.053|-1588.746|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.238|   -5.238|-1584.979|-1588.672|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.238|   -5.238|-1584.417|-1588.110|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1584.220|-1587.913|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1583.906|-1587.599|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1583.323|-1587.016|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1582.910|-1586.603|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1582.415|-1586.108|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1582.065|-1585.758|    28.53%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
|  -5.238|   -5.238|-1581.533|-1585.226|    28.53%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
|  -5.238|   -5.238|-1581.397|-1585.090|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -5.238|   -5.238|-1580.935|-1584.629|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1580.676|-1584.369|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1580.249|-1583.942|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1579.850|-1583.543|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1579.659|-1583.352|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1579.630|-1583.323|    28.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.238|   -5.238|-1579.490|-1583.183|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.238|   -5.238|-1579.437|-1583.130|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.238|   -5.238|-1579.431|-1583.124|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.238|   -5.238|-1579.404|-1583.098|    28.55%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -5.238|   -5.238|-1579.357|-1583.050|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -5.238|   -5.238|-1579.347|-1583.040|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -5.238|   -5.238|-1579.330|-1583.023|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
|  -5.238|   -5.238|-1579.329|-1583.022|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
|  -5.238|   -5.238|-1579.268|-1582.962|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -5.238|   -5.238|-1579.209|-1582.902|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -5.238|   -5.238|-1579.199|-1582.892|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -5.238|   -5.238|-1579.172|-1582.865|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
|  -5.238|   -5.238|-1579.168|-1582.861|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
|  -5.238|   -5.238|-1579.132|-1582.825|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -5.238|   -5.238|-1566.890|-1570.583|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1562.139|-1565.832|    28.55%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1548.378|-1552.071|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1544.075|-1547.768|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1535.671|-1539.364|    28.55%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1528.224|-1531.917|    28.55%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1519.679|-1523.372|    28.56%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -5.238|   -5.238|-1512.222|-1515.915|    28.56%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1501.500|-1505.193|    28.56%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.238|   -5.238|-1497.251|-1500.945|    28.56%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
|  -5.238|   -5.238|-1491.180|-1494.874|    28.57%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
|  -5.238|   -5.238|-1486.408|-1490.101|    28.57%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
|  -5.238|   -5.238|-1482.005|-1485.698|    28.59%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1479.729|-1483.422|    28.59%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1477.504|-1481.197|    28.59%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1471.049|-1474.743|    28.60%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1467.453|-1471.146|    28.60%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1464.834|-1468.527|    28.61%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -5.238|   -5.238|-1461.204|-1464.897|    28.62%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -5.238|   -5.238|-1457.219|-1460.912|    28.63%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1455.473|-1459.167|    28.63%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1453.409|-1457.103|    28.65%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1450.435|-1454.129|    28.65%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1449.612|-1453.306|    28.66%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -5.238|   -5.238|-1446.310|-1450.004|    28.67%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1445.770|-1449.463|    28.67%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1445.094|-1448.788|    28.67%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1444.744|-1448.437|    28.68%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1441.695|-1445.389|    28.69%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_19_/D   |
|  -5.238|   -5.238|-1438.357|-1442.051|    28.69%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_19_/D   |
|  -5.238|   -5.238|-1436.015|-1439.709|    28.70%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1434.683|-1438.377|    28.71%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1433.915|-1437.609|    28.71%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1430.976|-1434.671|    28.72%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_19_/D   |
|  -5.238|   -5.238|-1428.361|-1432.056|    28.73%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -5.238|   -5.238|-1426.234|-1429.928|    28.74%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -5.238|   -5.238|-1424.874|-1428.568|    28.76%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -5.238|   -5.238|-1424.145|-1427.839|    28.76%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -5.238|   -5.238|-1422.964|-1426.659|    28.77%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1419.047|-1422.742|    28.80%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1414.640|-1418.335|    28.81%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1410.953|-1414.648|    28.83%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1408.744|-1412.439|    28.84%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1404.075|-1407.771|    28.87%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1400.701|-1404.397|    28.91%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1397.337|-1401.033|    28.94%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1394.692|-1398.389|    28.97%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1393.215|-1396.911|    28.98%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1389.889|-1393.586|    29.02%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1387.263|-1390.960|    29.04%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -5.238|   -5.238|-1383.674|-1387.371|    29.08%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -5.238|   -5.238|-1382.176|-1385.874|    29.10%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -5.238|   -5.238|-1379.388|-1383.087|    29.13%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1377.623|-1381.322|    29.15%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1375.857|-1379.556|    29.18%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -5.238|   -5.238|-1374.182|-1377.881|    29.20%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1374.094|-1377.793|    29.20%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -5.238|   -5.238|-1372.228|-1375.927|    29.23%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -5.238|   -5.238|-1370.646|-1374.345|    29.25%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -5.238|   -5.238|-1368.278|-1371.977|    29.26%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1363.136|-1366.835|    29.28%|   0:00:02.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1362.483|-1366.182|    29.30%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1361.273|-1364.972|    29.31%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1361.217|-1364.916|    29.31%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1360.043|-1363.742|    29.35%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1356.330|-1360.029|    29.37%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1356.312|-1360.011|    29.37%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1354.422|-1358.121|    29.39%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1354.283|-1357.982|    29.40%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1352.347|-1356.047|    29.43%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1350.277|-1353.976|    29.45%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1349.412|-1353.111|    29.49%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1348.758|-1352.457|    29.52%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -5.238|   -5.238|-1347.217|-1350.917|    29.53%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1346.823|-1350.523|    29.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1346.729|-1350.429|    29.54%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1346.645|-1350.345|    29.54%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1345.550|-1349.250|    29.56%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1345.020|-1348.720|    29.57%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1342.460|-1346.160|    29.59%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1342.446|-1346.145|    29.59%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1342.151|-1345.851|    29.60%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1341.494|-1345.194|    29.63%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -5.238|   -5.238|-1340.111|-1343.811|    29.65%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1339.841|-1343.541|    29.67%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1338.512|-1342.212|    29.71%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1335.951|-1339.651|    29.72%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1335.354|-1339.054|    29.73%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1333.938|-1337.639|    29.78%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1333.325|-1337.025|    29.81%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1333.251|-1336.951|    29.81%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1332.279|-1335.979|    29.81%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1330.748|-1334.448|    29.87%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1330.073|-1333.774|    29.87%|   0:00:02.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1330.030|-1333.731|    29.87%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1329.438|-1333.138|    29.91%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1329.069|-1332.770|    29.92%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1328.388|-1332.089|    29.93%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1328.357|-1332.057|    29.93%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1328.306|-1332.006|    29.95%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -5.238|   -5.238|-1327.078|-1330.778|    29.96%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -5.238|   -5.238|-1327.073|-1330.774|    29.96%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -5.238|   -5.238|-1326.619|-1330.319|    30.00%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -5.238|   -5.238|-1326.143|-1329.843|    30.00%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -5.238|   -5.238|-1325.987|-1329.687|    30.01%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -5.238|   -5.238|-1325.607|-1329.307|    30.02%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -5.238|   -5.238|-1324.280|-1327.980|    30.05%|   0:00:02.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1323.761|-1327.461|    30.05%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1323.167|-1326.867|    30.09%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1323.090|-1326.790|    30.09%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1321.564|-1325.265|    30.09%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1320.845|-1324.546|    30.10%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1320.829|-1324.530|    30.12%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -5.238|   -5.238|-1320.005|-1323.705|    30.12%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.835|-1323.535|    30.13%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.653|-1323.353|    30.16%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.400|-1323.100|    30.17%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.330|-1323.030|    30.18%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.323|-1323.023|    30.18%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.269|-1322.969|    30.18%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1319.250|-1322.950|    30.20%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -5.238|   -5.238|-1318.649|-1322.349|    30.21%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1318.121|-1321.821|    30.22%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1318.118|-1321.818|    30.22%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1317.971|-1321.671|    30.22%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1317.720|-1321.421|    30.24%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1317.548|-1321.249|    30.24%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1316.230|-1319.930|    30.28%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1316.040|-1319.740|    30.29%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -5.238|   -5.238|-1314.224|-1317.924|    30.30%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1314.087|-1317.787|    30.30%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1312.972|-1316.672|    30.36%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1312.549|-1316.249|    30.37%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1311.958|-1315.658|    30.38%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1311.587|-1315.287|    30.39%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1311.564|-1315.264|    30.39%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1310.828|-1314.528|    30.41%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1310.610|-1314.310|    30.41%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -5.238|   -5.238|-1310.314|-1314.014|    30.42%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1310.042|-1313.742|    30.43%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1309.773|-1313.473|    30.43%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1309.423|-1313.124|    30.47%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1309.409|-1313.109|    30.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1309.364|-1313.064|    30.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1309.362|-1313.062|    30.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1309.325|-1313.026|    30.47%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -5.238|   -5.238|-1308.544|-1312.244|    30.48%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -5.238|   -5.238|-1308.491|-1312.191|    30.48%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -5.238|   -5.238|-1307.703|-1311.403|    30.50%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -5.238|   -5.238|-1307.676|-1311.376|    30.51%|   0:00:00.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -5.238|   -5.238|-1307.654|-1311.354|    30.51%|   0:00:01.0| 1504.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -5.238|   -5.238|-1306.402|-1310.103|    30.52%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -5.238|   -5.238|-1306.329|-1310.029|    30.52%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -5.238|   -5.238|-1305.854|-1309.554|    30.52%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -5.238|   -5.238|-1305.039|-1308.739|    30.52%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1304.831|-1308.531|    30.53%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1304.653|-1308.353|    30.53%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -5.238|   -5.238|-1303.660|-1307.360|    30.53%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -5.238|   -5.238|-1303.446|-1307.146|    30.53%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -5.238|   -5.238|-1303.142|-1306.842|    30.57%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -5.238|   -5.238|-1303.138|-1306.838|    30.57%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -5.238|   -5.238|-1302.790|-1306.490|    30.57%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -5.238|   -5.238|-1302.775|-1306.475|    30.57%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -5.238|   -5.238|-1302.697|-1306.397|    30.57%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -5.238|   -5.238|-1302.694|-1306.394|    30.57%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -5.238|   -5.238|-1302.206|-1305.906|    30.58%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1302.205|-1305.905|    30.58%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1301.473|-1305.173|    30.59%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1301.472|-1305.172|    30.59%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1301.408|-1305.108|    30.59%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1300.697|-1304.397|    30.59%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.238|   -5.238|-1300.689|-1304.389|    30.62%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -5.238|   -5.238|-1300.616|-1304.316|    30.63%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -5.238|   -5.238|-1299.733|-1303.433|    30.65%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1299.495|-1303.196|    30.65%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1299.177|-1302.877|    30.66%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1299.152|-1302.852|    30.66%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1298.968|-1302.668|    30.66%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1298.728|-1302.428|    30.67%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1297.552|-1301.253|    30.67%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -5.238|   -5.238|-1296.863|-1300.564|    30.68%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -5.238|   -5.238|-1296.861|-1300.561|    30.68%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -5.238|   -5.238|-1296.825|-1300.525|    30.68%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -5.238|   -5.238|-1295.844|-1299.544|    30.69%|   0:00:01.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -5.238|   -5.238|-1295.599|-1299.300|    30.69%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -5.238|   -5.238|-1294.947|-1298.648|    30.71%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -5.238|   -5.238|-1294.946|-1298.647|    30.71%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -5.238|   -5.238|-1294.914|-1298.615|    30.71%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -5.238|   -5.238|-1293.639|-1297.340|    30.71%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -5.238|   -5.238|-1293.517|-1297.218|    30.71%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -5.238|   -5.238|-1293.026|-1296.727|    30.72%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1292.927|-1296.628|    30.72%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1292.905|-1296.606|    30.72%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1292.843|-1296.544|    30.72%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1291.244|-1294.944|    30.72%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -5.238|   -5.238|-1290.987|-1294.687|    30.73%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -5.238|   -5.238|-1290.969|-1294.670|    30.73%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -5.238|   -5.238|-1290.851|-1294.552|    30.73%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -5.238|   -5.238|-1290.610|-1294.310|    30.74%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1290.506|-1294.206|    30.74%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1290.251|-1293.952|    30.74%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1290.198|-1293.898|    30.75%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -5.238|   -5.238|-1290.066|-1293.766|    30.75%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -5.238|   -5.238|-1289.956|-1293.657|    30.75%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -5.238|   -5.238|-1289.726|-1293.427|    30.75%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -5.238|   -5.238|-1289.682|-1293.383|    30.75%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -5.238|   -5.238|-1289.582|-1293.283|    30.75%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -5.238|   -5.238|-1289.534|-1293.235|    30.75%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -5.238|   -5.238|-1289.477|-1293.178|    30.76%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -5.238|   -5.238|-1289.466|-1293.167|    30.76%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
|  -5.238|   -5.238|-1289.008|-1292.708|    30.76%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1288.595|-1292.296|    30.76%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1288.589|-1292.289|    30.76%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1288.545|-1292.245|    30.76%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -5.238|   -5.238|-1288.324|-1292.024|    30.77%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -5.238|   -5.238|-1288.226|-1291.927|    30.77%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -5.238|   -5.238|-1287.877|-1291.578|    30.77%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.238|   -5.238|-1287.736|-1291.437|    30.78%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.238|   -5.238|-1287.693|-1291.394|    30.78%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.238|   -5.238|-1287.491|-1291.192|    30.78%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -5.238|   -5.238|-1286.876|-1290.577|    30.79%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -5.238|   -5.238|-1286.844|-1290.545|    30.79%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -5.238|   -5.238|-1286.842|-1290.543|    30.80%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -5.238|   -5.238|-1286.488|-1290.189|    30.80%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -5.238|   -5.238|-1285.834|-1289.535|    30.80%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -5.238|   -5.238|-1285.808|-1289.509|    30.80%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -5.238|   -5.238|-1285.932|-1289.633|    30.82%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -5.238|   -5.238|-1285.839|-1289.540|    30.82%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -5.238|   -5.238|-1285.822|-1289.523|    30.83%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -5.238|   -5.238|-1285.761|-1289.462|    30.84%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -5.238|   -5.238|-1285.448|-1289.148|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.238|   -5.238|-1285.440|-1289.140|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.238|   -5.238|-1285.422|-1289.123|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -5.238|   -5.238|-1284.672|-1288.373|    30.84%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -5.238|   -5.238|-1284.465|-1288.166|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
|  -5.238|   -5.238|-1284.209|-1287.910|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -5.238|   -5.238|-1284.173|-1287.874|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -5.238|   -5.238|-1283.783|-1287.484|    30.84%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
|  -5.238|   -5.238|-1283.691|-1287.392|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -5.238|   -5.238|-1283.672|-1287.373|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -5.238|   -5.238|-1283.494|-1287.195|    30.85%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -5.238|   -5.238|-1283.473|-1287.174|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -5.238|   -5.238|-1283.472|-1287.173|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
|  -5.238|   -5.238|-1283.463|-1287.164|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
|  -5.238|   -5.238|-1283.161|-1286.862|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -5.238|   -5.238|-1283.100|-1286.801|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -5.238|   -5.238|-1283.078|-1286.779|    30.85%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -5.238|   -5.238|-1283.081|-1286.781|    30.86%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
|  -5.238|   -5.238|-1283.068|-1286.768|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D    |
|  -5.238|   -5.238|-1283.001|-1286.701|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -5.238|   -5.238|-1282.816|-1286.516|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -5.238|   -5.238|-1282.700|-1286.400|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -5.238|   -5.238|-1282.476|-1286.177|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -5.238|   -5.238|-1282.280|-1285.981|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -5.238|   -5.238|-1282.182|-1285.882|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -5.238|   -5.238|-1282.146|-1285.847|    30.86%|   0:00:01.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -5.238|   -5.238|-1282.269|-1285.969|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -5.238|   -5.238|-1282.125|-1285.937|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -5.238|   -5.238|-1282.043|-1285.854|    30.86%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -5.238|   -5.238|-1281.845|-1285.742|    30.87%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -5.238|   -5.238|-1281.701|-1285.643|    30.87%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[26]                            |
|  -5.238|   -5.238|-1281.672|-1285.805|    30.87%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[26]                            |
|  -5.238|   -5.238|-1281.654|-1285.787|    30.87%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[30]                            |
|  -5.238|   -5.238|-1281.654|-1285.787|    30.87%|   0:00:00.0| 1506.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:09 real=0:02:08 mem=1506.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:09 real=0:02:08 mem=1506.2M) ***
** GigaOpt Optimizer WNS Slack -5.238 TNS Slack -1285.787 Density 30.87
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.238  TNS Slack -1285.787 Density 30.87
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    30.87%|        -|  -5.238|-1285.787|   0:00:00.0| 1506.2M|
|    30.82%|       69|  -5.238|-1285.792|   0:00:02.0| 1506.2M|
|    30.62%|      449|  -5.233|-1288.089|   0:00:04.0| 1506.2M|
|    30.62%|        2|  -5.233|-1288.067|   0:00:00.0| 1506.2M|
|    30.62%|        0|  -5.233|-1288.067|   0:00:00.0| 1506.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -5.233  TNS Slack -1288.067 Density 30.62
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1506.24M, totSessionCpu=0:08:58).
** GigaOpt Optimizer WNS Slack -5.233 TNS Slack -1288.067 Density 30.62
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:15 real=0:02:15 mem=1506.2M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1370.7 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=20064  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 20062 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 20062 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.14% V. EstWL: 4.124844e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.11% V
[NR-eagl] End Peak syMemory usage = 1389.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.46 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:08:59 mem=1389.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 17920 insts, mean move: 8.05 um, max move: 169.00 um
	Max move on inst (sfp_instance/U1267): (384.40, 184.60) --> (389.60, 20.80)
	Runtime: CPU: 0:00:55.4 REAL: 0:00:55.0 MEM: 1489.7MB
Move report: Detail placement moves 4399 insts, mean move: 1.75 um, max move: 24.40 um
	Max move on inst (mac_array_instance/FE_OFC395_q_temp_275_): (264.40, 350.20) --> (288.80, 350.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1489.7MB
Summary Report:
Instances move: 17875 (out of 17998 movable)
Mean displacement: 8.06 um
Max displacement: 169.00 um (Instance: sfp_instance/U1267) (384.4, 184.6) -> (389.6, 20.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Runtime: CPU: 0:00:57.6 REAL: 0:00:57.0 MEM: 1489.7MB
*** Finished refinePlace (0:09:57 mem=1489.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=20064  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 20064 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 20064 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.16% V. EstWL: 4.166694e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.11% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 63459
[NR-eagl] Layer2(M2)(V) length: 1.416193e+05um, number of vias: 87354
[NR-eagl] Layer3(M3)(H) length: 1.566306e+05um, number of vias: 5486
[NR-eagl] Layer4(M4)(V) length: 5.114693e+04um, number of vias: 1884
[NR-eagl] Layer5(M5)(H) length: 4.556819e+04um, number of vias: 902
[NR-eagl] Layer6(M6)(V) length: 2.466498e+04um, number of vias: 102
[NR-eagl] Layer7(M7)(H) length: 3.585900e+03um, number of vias: 70
[NR-eagl] Layer8(M8)(V) length: 2.409820e+03um, number of vias: 0
[NR-eagl] Total length: 4.256257e+05um, number of vias: 159257
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1357.4M)
Extraction called for design 'core' of instances=18001 and nets=23587 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1357.426M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:41, real = 0:06:40, mem = 1354.2M, totSessionCpu=0:09:59 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1428.59 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 1428.6M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18   |   223   |    15   |     15  |     0   |     0   |     0   |     0   | -5.25 |          0|          0|          0|  30.62  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -5.23 |         10|          0|         18|  30.63  |   0:00:01.0|    1524.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -5.23 |          0|          0|          0|  30.63  |   0:00:00.0|    1524.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1524.0M) ***

*** Starting refinePlace (0:10:07 mem=1556.0M) ***
Total net bbox length = 3.798e+05 (1.861e+05 1.938e+05) (ext = 4.053e+04)
Move report: Detail placement moves 9 insts, mean move: 1.58 um, max move: 3.60 um
	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFC1450_rd_ptr_0_): (319.40, 173.80) --> (319.40, 170.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1556.0MB
Summary Report:
Instances move: 9 (out of 18008 movable)
Mean displacement: 1.58 um
Max displacement: 3.60 um (Instance: ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/FE_OFC1450_rd_ptr_0_) (319.4, 173.8) -> (319.4, 170.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 3.798e+05 (1.861e+05 1.938e+05) (ext = 4.053e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1556.0MB
*** Finished refinePlace (0:10:08 mem=1556.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1556.0M)


Density : 0.3063
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1556.0M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1373.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1373.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1383.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1383.4M

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1373.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.229  | -5.229  | -0.121  |
|           TNS (ns):| -1339.7 | -1328.4 | -16.426 |
|    Violating Paths:|  1624   |  1172   |   670   |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.626%
Routing Overflow: 0.01% H and 0.11% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1383.4M
**optDesign ... cpu = 0:06:51, real = 0:06:50, mem = 1373.4M, totSessionCpu=0:10:08 **
*** Timing NOT met, worst failing slack is -5.229
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.229 TNS Slack -1339.738 Density 30.63
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.229|   -5.229|-1328.365|-1339.738|    30.63%|   0:00:00.0| 1506.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.210|   -5.210|-1327.985|-1339.358|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.199|   -5.199|-1327.756|-1339.130|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.179|   -5.179|-1327.266|-1338.640|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.157|   -5.157|-1326.617|-1337.990|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.123|   -5.123|-1325.520|-1336.899|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.107|   -5.107|-1325.053|-1336.433|    30.63%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.095|   -5.095|-1324.770|-1336.163|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.081|   -5.081|-1323.853|-1335.246|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.054|   -5.054|-1323.480|-1334.873|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.047|   -5.047|-1323.215|-1334.608|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.035|   -5.035|-1322.916|-1334.309|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.016|   -5.016|-1322.472|-1333.865|    30.63%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.006|   -5.006|-1321.831|-1333.224|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.005|   -5.005|-1321.847|-1333.240|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.997|   -4.997|-1321.695|-1333.088|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.990|   -4.990|-1321.555|-1332.948|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.985|   -4.985|-1321.171|-1332.564|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.978|   -4.978|-1321.049|-1332.442|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.972|   -4.972|-1321.038|-1332.431|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.966|   -4.966|-1320.916|-1332.309|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.965|   -4.965|-1320.885|-1332.278|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.965|   -4.965|-1320.184|-1331.577|    30.64%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.957|   -4.957|-1319.880|-1331.273|    30.64%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.952|   -4.952|-1319.720|-1331.113|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.940|   -4.940|-1318.926|-1330.318|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.939|   -4.939|-1318.908|-1330.300|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.930|   -4.930|-1318.773|-1330.166|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.931|   -4.931|-1318.132|-1329.525|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.924|   -4.924|-1318.105|-1329.498|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.922|   -4.922|-1318.069|-1329.462|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.922|   -4.922|-1317.807|-1329.200|    30.65%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.913|   -4.913|-1315.500|-1326.893|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -4.903|   -4.903|-1315.221|-1326.614|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.883|   -4.883|-1314.374|-1325.767|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.864|   -4.864|-1313.936|-1325.329|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.857|   -4.857|-1313.482|-1324.874|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.847|   -4.847|-1313.221|-1324.614|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -4.832|   -4.832|-1312.551|-1323.943|    30.66%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.829|   -4.829|-1312.539|-1323.932|    30.67%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -4.823|   -4.823|-1312.431|-1323.823|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.826|   -4.826|-1312.129|-1323.521|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -4.818|   -4.818|-1312.016|-1323.409|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -4.802|   -4.802|-1311.515|-1322.908|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -4.792|   -4.792|-1311.156|-1322.549|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.785|   -4.785|-1311.080|-1322.473|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -4.760|   -4.760|-1310.596|-1321.989|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -4.753|   -4.753|-1310.360|-1321.753|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.748|   -4.748|-1310.071|-1321.463|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.734|   -4.734|-1309.769|-1321.162|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.721|   -4.721|-1309.224|-1320.617|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.712|   -4.712|-1308.821|-1320.214|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.707|   -4.707|-1308.150|-1319.543|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.701|   -4.701|-1307.701|-1319.094|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.701|   -4.701|-1307.454|-1318.846|    30.67%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.692|   -4.692|-1307.199|-1318.592|    30.68%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.692|   -4.692|-1306.735|-1318.128|    30.68%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.690|   -4.690|-1306.517|-1317.910|    30.68%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.690|   -4.690|-1306.257|-1317.650|    30.68%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.681|   -4.681|-1305.616|-1317.009|    30.69%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.671|   -4.671|-1305.122|-1316.515|    30.69%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -4.663|   -4.663|-1304.839|-1316.231|    30.69%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.652|   -4.652|-1304.200|-1315.593|    30.69%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.645|   -4.645|-1303.750|-1315.143|    30.69%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.637|   -4.637|-1303.260|-1314.653|    30.69%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -4.634|   -4.634|-1302.927|-1314.326|    30.70%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -4.623|   -4.623|-1302.455|-1313.854|    30.70%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.618|   -4.618|-1302.125|-1313.524|    30.70%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.608|   -4.608|-1301.250|-1312.649|    30.71%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.593|   -4.593|-1299.423|-1310.823|    30.71%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.584|   -4.584|-1298.525|-1309.924|    30.72%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.577|   -4.577|-1298.372|-1309.772|    30.72%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.567|   -4.567|-1297.735|-1309.134|    30.72%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.560|   -4.560|-1297.065|-1308.465|    30.73%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.551|   -4.551|-1296.131|-1307.531|    30.73%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.541|   -4.541|-1295.172|-1306.571|    30.74%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.532|   -4.532|-1293.978|-1305.378|    30.74%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.522|   -4.522|-1293.572|-1304.971|    30.74%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.518|   -4.518|-1292.689|-1304.089|    30.75%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.506|   -4.506|-1291.758|-1303.157|    30.75%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.495|   -4.495|-1290.580|-1301.979|    30.76%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.486|   -4.486|-1290.188|-1301.588|    30.76%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.479|   -4.479|-1289.901|-1301.301|    30.76%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.466|   -4.466|-1288.479|-1299.879|    30.77%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.457|   -4.457|-1287.205|-1298.605|    30.77%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.452|   -4.452|-1286.779|-1298.178|    30.78%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.445|   -4.445|-1285.341|-1296.740|    30.78%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.437|   -4.437|-1284.750|-1296.149|    30.78%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.425|   -4.425|-1284.374|-1295.773|    30.78%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.414|   -4.414|-1283.752|-1295.152|    30.78%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.407|   -4.407|-1283.219|-1294.618|    30.79%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.400|   -4.400|-1282.565|-1293.964|    30.79%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -4.392|   -4.392|-1281.392|-1292.792|    30.79%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.382|   -4.382|-1280.996|-1292.395|    30.79%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.377|   -4.377|-1280.528|-1291.927|    30.80%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -4.372|   -4.372|-1279.898|-1291.298|    30.80%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.366|   -4.366|-1279.478|-1290.878|    30.81%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.359|   -4.359|-1278.568|-1289.968|    30.81%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.350|   -4.350|-1277.641|-1289.040|    30.81%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.346|   -4.346|-1277.057|-1288.457|    30.82%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.343|   -4.343|-1277.009|-1288.409|    30.82%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.343|   -4.343|-1276.767|-1288.167|    30.82%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.335|   -4.335|-1276.510|-1287.910|    30.82%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.329|   -4.329|-1275.761|-1287.160|    30.83%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.329|   -4.329|-1275.173|-1286.572|    30.83%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.320|   -4.320|-1274.766|-1286.166|    30.84%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -4.316|   -4.316|-1274.604|-1286.004|    30.84%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.311|   -4.311|-1273.474|-1284.873|    30.84%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.302|   -4.302|-1273.231|-1284.630|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -4.302|   -4.302|-1272.458|-1283.857|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.286|   -4.286|-1270.682|-1282.081|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.289|   -4.289|-1270.166|-1281.565|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.284|   -4.284|-1270.106|-1281.505|    30.85%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.286|   -4.286|-1270.100|-1281.499|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.281|   -4.281|-1270.040|-1281.439|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.274|   -4.274|-1269.754|-1281.153|    30.85%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.269|   -4.269|-1269.599|-1280.999|    30.86%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.269|   -4.269|-1269.452|-1280.851|    30.86%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.261|   -4.261|-1269.351|-1280.750|    30.86%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.249|   -4.249|-1268.585|-1279.985|    30.87%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.249|   -4.249|-1268.527|-1279.927|    30.87%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.246|   -4.246|-1268.208|-1279.607|    30.88%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.246|   -4.246|-1267.590|-1278.989|    30.88%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.237|   -4.237|-1267.038|-1278.437|    30.88%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.223|   -4.223|-1266.325|-1277.725|    30.89%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -4.215|   -4.215|-1265.634|-1277.034|    30.89%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.208|   -4.208|-1264.901|-1276.300|    30.89%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -4.203|   -4.203|-1264.349|-1275.749|    30.89%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -4.197|   -4.197|-1263.854|-1275.253|    30.90%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.186|   -4.186|-1263.227|-1274.626|    30.90%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.185|   -4.185|-1262.943|-1274.342|    30.90%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.175|   -4.175|-1262.765|-1274.165|    30.90%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.170|   -4.170|-1262.545|-1273.945|    30.91%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.162|   -4.162|-1262.029|-1273.428|    30.91%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.154|   -4.154|-1261.228|-1272.628|    30.91%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -4.150|   -4.150|-1260.709|-1272.108|    30.92%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.150|   -4.150|-1260.549|-1271.948|    30.92%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.150|   -4.150|-1260.529|-1271.928|    30.92%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.143|   -4.143|-1260.257|-1271.657|    30.92%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.136|   -4.136|-1259.567|-1270.966|    30.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.133|   -4.133|-1259.495|-1270.894|    30.93%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.133|   -4.133|-1259.159|-1270.558|    30.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.131|   -4.131|-1259.115|-1270.514|    30.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.131|   -4.131|-1258.867|-1270.266|    30.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.123|   -4.123|-1258.570|-1269.970|    30.94%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.123|   -4.123|-1258.470|-1269.870|    30.94%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.115|   -4.115|-1258.179|-1269.579|    30.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -4.115|   -4.115|-1257.750|-1269.149|    30.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.115|   -4.115|-1257.252|-1268.651|    30.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.108|   -4.108|-1256.800|-1268.199|    30.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.101|   -4.101|-1256.577|-1267.976|    30.96%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.094|   -4.094|-1255.970|-1267.370|    30.96%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.094|   -4.094|-1255.951|-1267.351|    30.96%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.088|   -4.088|-1255.730|-1267.130|    30.97%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.077|   -4.077|-1254.650|-1266.050|    30.97%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.073|   -4.073|-1254.229|-1265.628|    30.97%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.064|   -4.064|-1253.589|-1264.988|    30.97%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.054|   -4.054|-1252.981|-1264.381|    30.98%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.049|   -4.049|-1252.270|-1263.671|    30.98%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.041|   -4.041|-1251.778|-1263.179|    30.98%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -4.034|   -4.034|-1251.023|-1262.424|    30.98%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.031|   -4.031|-1250.686|-1262.087|    30.98%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.023|   -4.023|-1250.262|-1261.663|    30.98%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.020|   -4.020|-1249.957|-1261.360|    30.98%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.014|   -4.014|-1249.650|-1261.053|    30.99%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.009|   -4.009|-1249.105|-1260.508|    30.99%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.002|   -4.002|-1248.507|-1259.910|    30.99%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.993|   -3.993|-1247.255|-1258.650|    30.99%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.994|   -3.994|-1246.780|-1258.175|    30.99%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.987|   -3.987|-1246.575|-1257.970|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.984|   -3.984|-1246.252|-1257.647|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.977|   -3.977|-1246.180|-1257.575|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.973|   -3.973|-1245.750|-1257.145|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -3.969|   -3.969|-1245.331|-1256.726|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.969|   -3.969|-1244.834|-1256.229|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.961|   -3.961|-1244.578|-1255.973|    31.00%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.961|   -3.961|-1244.338|-1255.733|    31.00%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.956|   -3.956|-1244.222|-1255.617|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -3.954|   -3.954|-1243.736|-1255.131|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.952|   -3.952|-1243.690|-1255.085|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.947|   -3.947|-1243.469|-1254.864|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.947|   -3.947|-1243.241|-1254.636|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.947|   -3.947|-1243.176|-1254.571|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.940|   -3.940|-1242.848|-1254.243|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.939|   -3.939|-1242.946|-1254.341|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.939|   -3.939|-1242.934|-1254.329|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.935|   -3.935|-1242.448|-1253.843|    31.01%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.935|   -3.935|-1242.324|-1253.719|    31.01%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.934|   -3.934|-1242.282|-1253.677|    31.02%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.930|   -3.930|-1242.185|-1253.580|    31.02%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -3.930|   -3.930|-1242.099|-1253.494|    31.02%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -3.924|   -3.924|-1241.577|-1252.972|    31.02%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.919|   -3.919|-1240.903|-1252.298|    31.03%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.915|   -3.915|-1240.772|-1252.167|    31.03%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.914|   -3.914|-1240.336|-1251.731|    31.03%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.912|   -3.912|-1240.097|-1251.492|    31.04%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.910|   -3.910|-1240.038|-1251.432|    31.04%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.905|   -3.905|-1239.380|-1250.775|    31.04%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.898|   -3.898|-1239.224|-1250.619|    31.04%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.895|   -3.895|-1239.048|-1250.443|    31.05%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.895|   -3.895|-1238.525|-1249.920|    31.05%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.887|   -3.887|-1238.047|-1249.442|    31.06%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.882|   -3.882|-1237.873|-1249.268|    31.06%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.882|   -3.882|-1237.683|-1249.078|    31.07%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.882|   -3.882|-1237.647|-1249.042|    31.07%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.874|   -3.874|-1237.351|-1248.746|    31.08%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.876|   -3.876|-1237.123|-1248.518|    31.08%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.870|   -3.870|-1237.082|-1248.477|    31.08%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.869|   -3.869|-1236.676|-1248.071|    31.08%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.869|   -3.869|-1236.632|-1248.027|    31.08%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.859|   -3.859|-1236.063|-1247.458|    31.09%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.859|   -3.859|-1235.658|-1247.053|    31.10%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.852|   -3.852|-1235.195|-1246.589|    31.10%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.848|   -3.848|-1234.917|-1246.312|    31.11%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.848|   -3.848|-1234.868|-1246.263|    31.11%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.840|   -3.840|-1234.502|-1245.897|    31.11%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.840|   -3.840|-1234.418|-1245.813|    31.11%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.840|   -3.840|-1234.382|-1245.777|    31.11%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.837|   -3.837|-1233.778|-1245.173|    31.12%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.832|   -3.832|-1233.345|-1244.740|    31.13%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.832|   -3.832|-1233.215|-1244.610|    31.13%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.825|   -3.825|-1232.566|-1243.960|    31.13%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.825|   -3.825|-1232.294|-1243.689|    31.13%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.824|   -3.824|-1232.203|-1243.598|    31.14%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.820|   -3.820|-1232.131|-1243.526|    31.13%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.821|   -3.821|-1231.901|-1243.296|    31.14%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.814|   -3.814|-1231.485|-1242.880|    31.14%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.814|   -3.814|-1231.372|-1242.767|    31.14%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.807|   -3.807|-1231.034|-1242.429|    31.14%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.808|   -3.808|-1230.632|-1242.027|    31.15%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.806|   -3.806|-1230.486|-1241.881|    31.15%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.806|   -3.806|-1230.472|-1241.867|    31.15%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.806|   -3.806|-1230.340|-1241.735|    31.15%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.799|   -3.799|-1229.385|-1240.780|    31.15%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.799|   -3.799|-1229.253|-1240.648|    31.15%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.799|   -3.799|-1229.075|-1240.470|    31.16%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.792|   -3.792|-1228.732|-1240.126|    31.16%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.789|   -3.789|-1228.401|-1239.796|    31.16%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.789|   -3.789|-1228.179|-1239.574|    31.16%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.780|   -3.780|-1227.899|-1239.294|    31.17%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.779|   -3.779|-1227.568|-1238.963|    31.17%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.776|   -3.776|-1227.372|-1238.767|    31.17%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.773|   -3.773|-1227.289|-1238.684|    31.17%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.773|   -3.773|-1227.187|-1238.582|    31.17%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.767|   -3.767|-1226.692|-1238.087|    31.17%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.766|   -3.766|-1226.258|-1237.653|    31.17%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.766|   -3.766|-1226.160|-1237.555|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.763|   -3.763|-1225.839|-1237.234|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.760|   -3.760|-1225.585|-1236.980|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.760|   -3.760|-1225.411|-1236.806|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.754|   -3.754|-1225.228|-1236.623|    31.18%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.755|   -3.755|-1224.906|-1236.301|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.755|   -3.755|-1224.694|-1236.089|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.753|   -3.753|-1224.313|-1235.708|    31.18%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.753|   -3.753|-1224.299|-1235.694|    31.19%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.748|   -3.748|-1224.115|-1235.510|    31.19%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.748|   -3.748|-1223.593|-1234.988|    31.19%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.741|   -3.741|-1223.283|-1234.678|    31.19%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.743|   -3.743|-1223.023|-1234.418|    31.19%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.737|   -3.737|-1222.905|-1234.300|    31.19%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.737|   -3.737|-1222.477|-1233.871|    31.19%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.731|   -3.731|-1222.355|-1233.750|    31.20%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.725|   -3.725|-1221.424|-1232.819|    31.20%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.720|   -3.720|-1220.682|-1232.077|    31.20%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.717|   -3.717|-1219.752|-1231.147|    31.20%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.709|   -3.709|-1219.185|-1230.580|    31.20%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.711|   -3.711|-1219.016|-1230.411|    31.21%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.704|   -3.704|-1218.793|-1230.188|    31.21%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.696|   -3.696|-1218.168|-1229.563|    31.21%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.695|   -3.695|-1217.480|-1228.875|    31.21%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.688|   -3.688|-1217.123|-1228.518|    31.22%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.685|   -3.685|-1216.453|-1227.848|    31.22%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.680|   -3.680|-1215.472|-1226.867|    31.21%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.674|   -3.674|-1215.129|-1226.524|    31.21%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.670|   -3.670|-1213.987|-1225.382|    31.22%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.670|   -3.670|-1213.981|-1225.376|    31.22%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.666|   -3.666|-1213.642|-1225.037|    31.22%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.661|   -3.661|-1213.436|-1224.831|    31.22%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.656|   -3.656|-1213.015|-1224.410|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.654|   -3.654|-1212.663|-1224.057|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.648|   -3.648|-1212.230|-1223.625|    31.23%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.647|   -3.647|-1212.019|-1223.414|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.645|   -3.645|-1211.813|-1223.208|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.643|   -3.643|-1211.450|-1222.845|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.644|   -3.644|-1211.417|-1222.812|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.639|   -3.639|-1211.358|-1222.753|    31.23%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.640|   -3.640|-1210.746|-1222.141|    31.24%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.639|   -3.639|-1210.726|-1222.121|    31.24%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.638|   -3.638|-1210.600|-1221.995|    31.24%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.636|   -3.636|-1210.479|-1221.874|    31.24%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.633|   -3.633|-1210.249|-1221.644|    31.24%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.632|   -3.632|-1210.103|-1221.498|    31.24%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.627|   -3.627|-1209.448|-1220.843|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.628|   -3.628|-1209.194|-1220.589|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.627|   -3.627|-1209.174|-1220.569|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.623|   -3.623|-1209.102|-1220.497|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.619|   -3.619|-1208.840|-1220.235|    31.25%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.617|   -3.617|-1208.573|-1219.967|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.608|   -3.608|-1206.538|-1217.933|    31.25%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.608|   -3.608|-1205.803|-1217.198|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.601|   -3.601|-1205.749|-1217.144|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.597|   -3.597|-1205.497|-1216.892|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.592|   -3.592|-1204.887|-1216.281|    31.25%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.585|   -3.585|-1204.505|-1215.900|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.577|   -3.577|-1203.766|-1215.161|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.571|   -3.571|-1202.681|-1214.075|    31.25%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.562|   -3.562|-1201.393|-1212.788|    31.25%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.558|   -3.558|-1200.809|-1212.204|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -3.550|   -3.550|-1200.328|-1211.723|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.543|   -3.543|-1199.842|-1211.237|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.542|   -3.542|-1199.463|-1210.858|    31.25%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.535|   -3.535|-1199.056|-1210.450|    31.25%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.536|   -3.536|-1198.331|-1209.726|    31.26%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.527|   -3.527|-1197.926|-1209.321|    31.27%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.526|   -3.526|-1197.219|-1208.614|    31.27%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.521|   -3.521|-1197.307|-1208.702|    31.27%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.518|   -3.518|-1196.843|-1208.238|    31.27%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.514|   -3.514|-1196.413|-1207.808|    31.28%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.511|   -3.511|-1195.526|-1206.921|    31.28%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.503|   -3.503|-1194.762|-1206.157|    31.29%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.503|   -3.503|-1194.667|-1206.062|    31.29%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.497|   -3.497|-1194.438|-1205.833|    31.29%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.492|   -3.492|-1193.404|-1204.799|    31.30%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.487|   -3.487|-1192.886|-1204.281|    31.30%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.486|   -3.486|-1192.751|-1204.146|    31.30%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.487|   -3.487|-1192.571|-1203.966|    31.30%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.483|   -3.483|-1192.545|-1203.940|    31.30%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.475|   -3.475|-1191.856|-1203.250|    31.30%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.469|   -3.469|-1190.802|-1202.197|    31.30%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
|  -3.465|   -3.465|-1190.495|-1201.890|    31.31%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.459|   -3.459|-1189.853|-1201.248|    31.31%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.454|   -3.454|-1189.463|-1200.857|    31.31%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
|  -3.451|   -3.451|-1188.844|-1200.239|    31.31%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.449|   -3.449|-1188.682|-1200.077|    31.31%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.445|   -3.445|-1188.202|-1199.597|    31.32%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.443|   -3.443|-1187.709|-1199.104|    31.32%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.441|   -3.441|-1187.321|-1198.716|    31.32%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.433|   -3.433|-1186.342|-1197.737|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.425|   -3.425|-1185.144|-1196.539|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.417|   -3.417|-1184.460|-1195.855|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.409|   -3.409|-1183.715|-1195.110|    31.33%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.399|   -3.399|-1182.696|-1194.091|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.389|   -3.389|-1181.349|-1192.744|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.379|   -3.379|-1180.295|-1191.690|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.372|   -3.372|-1178.749|-1190.144|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.364|   -3.364|-1177.769|-1189.164|    31.33%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.353|   -3.353|-1177.212|-1188.607|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.341|   -3.341|-1176.208|-1187.603|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.339|   -3.339|-1175.217|-1186.612|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.333|   -3.333|-1174.773|-1186.168|    31.33%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.330|   -3.330|-1173.952|-1185.347|    31.33%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.326|   -3.326|-1173.628|-1185.023|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.319|   -3.319|-1172.821|-1184.217|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.317|   -3.317|-1172.622|-1184.019|    31.33%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.312|   -3.312|-1172.290|-1183.686|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.310|   -3.310|-1171.826|-1183.222|    31.34%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.308|   -3.308|-1171.458|-1182.854|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.304|   -3.304|-1171.099|-1182.495|    31.34%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.298|   -3.298|-1170.873|-1182.269|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.292|   -3.292|-1170.093|-1181.489|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.288|   -3.288|-1169.480|-1180.876|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.286|   -3.286|-1168.965|-1180.361|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.278|   -3.278|-1168.381|-1179.777|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.277|   -3.277|-1167.882|-1179.278|    31.34%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.275|   -3.275|-1167.605|-1179.001|    31.35%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.274|   -3.274|-1167.331|-1178.727|    31.35%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.271|   -3.271|-1167.216|-1178.612|    31.35%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.268|   -3.268|-1166.781|-1178.177|    31.35%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.262|   -3.262|-1165.892|-1177.288|    31.35%|   0:00:03.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.254|   -3.254|-1163.427|-1174.823|    31.36%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.246|   -3.246|-1162.831|-1174.227|    31.36%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.240|   -3.240|-1161.935|-1173.331|    31.37%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.236|   -3.236|-1161.919|-1173.315|    31.37%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.237|   -3.237|-1161.522|-1172.918|    31.37%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.229|   -3.229|-1161.446|-1172.842|    31.37%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.221|   -3.221|-1160.934|-1172.330|    31.37%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.217|   -3.217|-1160.426|-1171.822|    31.37%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.212|   -3.212|-1159.616|-1171.013|    31.37%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.208|   -3.208|-1158.967|-1170.363|    31.38%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.202|   -3.202|-1158.498|-1169.894|    31.38%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.194|   -3.194|-1157.599|-1168.996|    31.38%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.187|   -3.187|-1157.072|-1168.469|    31.39%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.182|   -3.182|-1156.313|-1167.709|    31.40%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
|  -3.178|   -3.178|-1155.559|-1166.956|    31.41%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.176|   -3.176|-1155.456|-1166.853|    31.41%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.174|   -3.174|-1155.425|-1166.822|    31.41%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.173|   -3.173|-1154.967|-1166.364|    31.41%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.172|   -3.172|-1154.756|-1166.153|    31.42%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.168|   -3.168|-1154.671|-1166.067|    31.42%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.162|   -3.162|-1153.973|-1165.370|    31.42%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.161|   -3.161|-1153.392|-1164.789|    31.43%|   0:00:02.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.153|   -3.153|-1152.976|-1164.373|    31.43%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.148|   -3.148|-1152.096|-1163.493|    31.43%|   0:00:03.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.140|   -3.140|-1149.923|-1161.320|    31.44%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.132|   -3.132|-1149.682|-1161.078|    31.44%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -3.123|   -3.123|-1149.433|-1160.830|    31.44%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -3.109|   -3.109|-1148.203|-1159.599|    31.45%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
|  -3.110|   -3.110|-1147.915|-1159.312|    31.45%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
|  -3.101|   -3.101|-1147.837|-1159.233|    31.45%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.096|   -3.096|-1146.659|-1158.056|    31.45%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.093|   -3.093|-1146.310|-1157.707|    31.45%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.086|   -3.086|-1145.727|-1157.124|    31.45%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.079|   -3.079|-1145.263|-1156.667|    31.46%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -3.069|   -3.069|-1144.150|-1155.553|    31.46%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -3.066|   -3.066|-1143.055|-1154.459|    31.46%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -3.060|   -3.060|-1142.925|-1154.328|    31.46%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -3.058|   -3.058|-1142.422|-1153.825|    31.47%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -3.051|   -3.051|-1141.968|-1153.372|    31.47%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -3.048|   -3.048|-1141.492|-1152.896|    31.47%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.039|   -3.039|-1140.631|-1152.035|    31.48%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -3.039|   -3.039|-1140.451|-1151.854|    31.48%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -3.033|   -3.033|-1139.735|-1151.138|    31.48%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -3.030|   -3.030|-1139.033|-1150.436|    31.48%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -3.028|   -3.028|-1138.765|-1150.168|    31.49%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.025|   -3.025|-1138.483|-1149.887|    31.49%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.019|   -3.019|-1137.706|-1149.099|    31.49%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -3.009|   -3.009|-1136.877|-1148.270|    31.50%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -3.002|   -3.002|-1136.488|-1147.881|    31.49%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.999|   -2.999|-1135.495|-1146.888|    31.50%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.997|   -2.997|-1134.885|-1146.278|    31.50%|   0:00:02.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.990|   -2.990|-1134.745|-1146.139|    31.51%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.989|   -2.989|-1134.580|-1145.973|    31.52%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.985|   -2.985|-1134.254|-1145.647|    31.52%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.978|   -2.978|-1133.612|-1145.005|    31.52%|   0:00:02.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.972|   -2.972|-1132.651|-1144.044|    31.53%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.963|   -2.963|-1132.042|-1143.435|    31.53%|   0:00:02.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.958|   -2.958|-1131.140|-1142.533|    31.54%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.954|   -2.954|-1130.476|-1141.869|    31.55%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.949|   -2.949|-1130.324|-1141.717|    31.55%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.947|   -2.947|-1129.769|-1141.162|    31.55%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.942|   -2.942|-1129.299|-1140.692|    31.56%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.939|   -2.939|-1129.212|-1140.605|    31.56%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.940|   -2.940|-1128.788|-1140.181|    31.57%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.939|   -2.939|-1128.771|-1140.164|    31.57%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.935|   -2.935|-1128.692|-1140.085|    31.57%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.930|   -2.930|-1127.889|-1139.282|    31.58%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.926|   -2.926|-1126.351|-1137.745|    31.58%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
|  -2.922|   -2.922|-1126.182|-1137.575|    31.58%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.916|   -2.916|-1125.993|-1137.386|    31.59%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.913|   -2.913|-1125.584|-1136.977|    31.59%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.912|   -2.912|-1125.172|-1136.566|    31.59%|   0:00:02.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.908|   -2.908|-1124.973|-1136.366|    31.59%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.907|   -2.907|-1124.535|-1135.928|    31.60%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.904|   -2.904|-1124.434|-1135.827|    31.60%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.901|   -2.901|-1124.231|-1135.625|    31.60%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.896|   -2.896|-1123.569|-1134.962|    31.61%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.893|   -2.893|-1123.307|-1134.700|    31.61%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
|  -2.890|   -2.890|-1123.027|-1134.421|    31.61%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.886|   -2.886|-1122.454|-1133.847|    31.61%|   0:00:03.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.881|   -2.881|-1121.948|-1133.342|    31.61%|   0:00:03.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.877|   -2.877|-1121.795|-1133.189|    31.61%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -2.877|   -2.877|-1120.992|-1132.385|    31.61%|   0:00:04.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -2.871|   -2.871|-1120.842|-1132.235|    31.61%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.864|   -2.864|-1120.185|-1131.578|    31.62%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.859|   -2.859|-1119.165|-1130.558|    31.62%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.851|   -2.851|-1118.953|-1130.346|    31.62%|   0:00:02.0| 1514.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.846|   -2.846|-1117.936|-1129.329|    31.62%|   0:00:07.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.842|   -2.842|-1117.148|-1128.542|    31.62%|   0:00:00.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -2.841|   -2.841|-1116.585|-1127.978|    31.63%|   0:00:00.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -2.836|   -2.836|-1116.437|-1127.830|    31.63%|   0:00:02.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -2.833|   -2.833|-1115.979|-1127.372|    31.63%|   0:00:00.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.826|   -2.826|-1115.472|-1126.865|    31.63%|   0:00:00.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.823|   -2.823|-1114.952|-1126.345|    31.63%|   0:00:02.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.822|   -2.822|-1114.499|-1125.892|    31.63%|   0:00:01.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
|  -2.821|   -2.821|-1114.379|-1125.772|    31.64%|   0:00:01.0| 1516.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.819|   -2.819|-1114.091|-1125.484|    31.64%|   0:00:01.0| 1516.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.816|   -2.816|-1113.737|-1125.130|    31.64%|   0:00:01.0| 1516.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.809|   -2.809|-1113.547|-1124.940|    31.64%|   0:00:01.0| 1516.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
|  -2.806|   -2.806|-1112.696|-1124.089|    31.65%|   0:00:02.0| 1516.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -2.805|   -2.805|-1112.285|-1123.678|    31.65%|   0:00:02.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.805|   -2.805|-1112.210|-1123.603|    31.65%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.805|   -2.805|-1112.189|-1123.582|    31.65%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.796|   -2.796|-1111.885|-1123.278|    31.66%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.793|   -2.793|-1111.620|-1123.013|    31.66%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.790|   -2.790|-1111.416|-1122.809|    31.67%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.789|   -2.789|-1111.151|-1122.544|    31.67%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.790|   -2.790|-1111.077|-1122.470|    31.67%|   0:00:02.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.782|   -2.782|-1110.420|-1121.813|    31.69%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.780|   -2.780|-1110.027|-1121.420|    31.69%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.779|   -2.779|-1109.810|-1121.203|    31.69%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.778|   -2.778|-1109.672|-1121.065|    31.70%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.778|   -2.778|-1109.563|-1120.956|    31.70%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.776|   -2.776|-1109.373|-1120.766|    31.70%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.774|   -2.774|-1108.949|-1120.342|    31.70%|   0:00:03.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.769|   -2.769|-1108.879|-1120.272|    31.70%|   0:00:01.0| 1518.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.769|   -2.769|-1108.734|-1120.127|    31.70%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.769|   -2.769|-1108.698|-1120.088|    31.70%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.769|   -2.769|-1108.588|-1119.978|    31.70%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.769|   -2.769|-1108.457|-1119.847|    31.70%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.761|   -2.761|-1107.922|-1119.312|    31.71%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.759|   -2.759|-1107.441|-1118.831|    31.71%|   0:00:03.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.757|   -2.757|-1106.946|-1118.336|    31.72%|   0:00:03.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.757|   -2.757|-1106.624|-1118.014|    31.72%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.748|   -2.748|-1106.416|-1117.806|    31.73%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.747|   -2.747|-1105.914|-1117.304|    31.73%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.746|   -2.746|-1105.514|-1116.904|    31.74%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
|  -2.746|   -2.746|-1105.334|-1116.724|    31.74%|   0:00:00.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.739|   -2.739|-1105.142|-1116.532|    31.74%|   0:00:00.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.736|   -2.736|-1104.427|-1115.817|    31.75%|   0:00:04.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.736|   -2.736|-1104.363|-1115.753|    31.75%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.732|   -2.732|-1103.768|-1115.158|    31.77%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.729|   -2.729|-1103.547|-1114.937|    31.77%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
|  -2.728|   -2.728|-1103.471|-1114.861|    31.77%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.727|   -2.727|-1103.249|-1114.639|    31.77%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.723|   -2.723|-1103.215|-1114.605|    31.77%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.721|   -2.721|-1103.104|-1114.494|    31.78%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.720|   -2.720|-1103.000|-1114.390|    31.78%|   0:00:04.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.719|   -2.719|-1102.411|-1113.801|    31.78%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.718|   -2.718|-1102.096|-1113.486|    31.79%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.716|   -2.716|-1102.021|-1113.411|    31.79%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.709|   -2.709|-1101.713|-1113.103|    31.80%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.706|   -2.706|-1101.115|-1112.505|    31.81%|   0:00:04.0| 1519.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.706|   -2.706|-1100.724|-1112.113|    31.81%|   0:00:02.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.706|   -2.706|-1100.718|-1112.107|    31.81%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.698|   -2.698|-1100.341|-1111.730|    31.83%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.691|   -2.691|-1099.533|-1110.922|    31.83%|   0:00:03.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.690|   -2.690|-1099.047|-1110.436|    31.83%|   0:00:02.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.687|   -2.687|-1099.014|-1110.403|    31.83%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.686|   -2.686|-1098.608|-1109.997|    31.83%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.686|   -2.686|-1098.595|-1109.984|    31.83%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.684|   -2.684|-1098.263|-1109.652|    31.85%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.678|   -2.678|-1098.090|-1109.479|    31.85%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.677|   -2.677|-1097.828|-1109.217|    31.85%|   0:00:06.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.677|   -2.677|-1097.773|-1109.162|    31.85%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.677|   -2.677|-1097.621|-1109.010|    31.85%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.673|   -2.673|-1097.327|-1108.716|    31.86%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.669|   -2.669|-1096.952|-1108.341|    31.86%|   0:00:03.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.667|   -2.667|-1096.519|-1107.908|    31.86%|   0:00:02.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.666|   -2.666|-1096.479|-1107.868|    31.86%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.664|   -2.664|-1096.378|-1107.767|    31.86%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.663|   -2.663|-1095.954|-1107.344|    31.87%|   0:00:02.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.663|   -2.663|-1095.762|-1107.151|    31.87%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.655|   -2.655|-1095.409|-1106.798|    31.88%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.654|   -2.654|-1094.963|-1106.352|    31.87%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.650|   -2.650|-1094.426|-1105.815|    31.87%|   0:00:02.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.648|   -2.648|-1094.035|-1105.424|    31.87%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.646|   -2.646|-1093.931|-1105.320|    31.87%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.645|   -2.645|-1093.641|-1105.030|    31.88%|   0:00:03.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.645|   -2.645|-1093.594|-1104.983|    31.88%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.642|   -2.642|-1093.215|-1104.604|    31.89%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.641|   -2.641|-1093.032|-1104.421|    31.89%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.641|   -2.641|-1093.025|-1104.414|    31.89%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.638|   -2.638|-1092.647|-1104.036|    31.91%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.637|   -2.637|-1092.478|-1103.867|    31.91%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.636|   -2.636|-1092.179|-1103.568|    31.91%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.633|   -2.633|-1092.049|-1103.438|    31.91%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.631|   -2.631|-1092.055|-1103.444|    31.92%|   0:00:04.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.629|   -2.629|-1091.869|-1103.258|    31.92%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.628|   -2.628|-1091.586|-1102.975|    31.92%|   0:00:02.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.628|   -2.628|-1091.395|-1102.784|    31.92%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.625|   -2.625|-1091.290|-1102.678|    31.93%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.622|   -2.622|-1091.028|-1102.417|    31.93%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -2.619|   -2.619|-1090.609|-1101.998|    31.93%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.618|   -2.618|-1090.406|-1101.795|    31.93%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.617|   -2.617|-1090.331|-1101.720|    31.93%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.617|   -2.617|-1090.229|-1101.618|    31.93%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.613|   -2.613|-1089.969|-1101.358|    31.94%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.611|   -2.611|-1089.750|-1101.139|    31.95%|   0:00:03.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.611|   -2.611|-1089.426|-1100.815|    31.95%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.611|   -2.611|-1089.205|-1100.594|    31.95%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.605|   -2.605|-1088.908|-1100.297|    31.96%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.603|   -2.603|-1088.591|-1099.980|    31.96%|   0:00:01.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.601|   -2.601|-1088.312|-1099.701|    31.96%|   0:00:01.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.600|   -2.600|-1088.246|-1099.635|    31.96%|   0:00:03.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.600|   -2.600|-1088.167|-1099.557|    31.97%|   0:00:01.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.598|   -2.598|-1087.883|-1099.272|    31.98%|   0:00:01.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.598|   -2.598|-1087.858|-1099.247|    31.98%|   0:00:01.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.598|   -2.598|-1087.855|-1099.244|    31.98%|   0:00:00.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.598|   -2.598|-1087.673|-1099.062|    31.98%|   0:00:00.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.598|   -2.598|-1087.667|-1099.056|    31.98%|   0:00:00.0| 1521.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.595|   -2.595|-1086.682|-1098.071|    32.04%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.595|   -2.595|-1086.612|-1098.001|    32.04%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.587|   -2.587|-1086.458|-1097.847|    32.05%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.586|   -2.586|-1086.177|-1097.566|    32.05%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.584|   -2.584|-1085.943|-1097.332|    32.05%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.584|   -2.584|-1085.707|-1097.096|    32.05%|   0:00:03.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.583|   -2.583|-1085.521|-1096.911|    32.05%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.579|   -2.579|-1085.352|-1096.742|    32.06%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.575|   -2.575|-1085.027|-1096.417|    32.06%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.574|   -2.574|-1084.941|-1096.330|    32.06%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.573|   -2.573|-1084.544|-1095.934|    32.06%|   0:00:03.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.573|   -2.573|-1084.482|-1095.872|    32.06%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.573|   -2.573|-1084.462|-1095.852|    32.06%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.572|   -2.572|-1084.288|-1095.678|    32.06%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.569|   -2.569|-1084.193|-1095.583|    32.06%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.569|   -2.569|-1083.828|-1095.218|    32.06%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.569|   -2.569|-1083.696|-1095.086|    32.07%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.563|   -2.563|-1083.446|-1094.836|    32.07%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.560|   -2.560|-1083.027|-1094.417|    32.08%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.557|   -2.557|-1082.707|-1094.097|    32.08%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.557|   -2.557|-1082.547|-1093.937|    32.08%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.555|   -2.555|-1082.507|-1093.897|    32.08%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.553|   -2.553|-1082.365|-1093.755|    32.08%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.552|   -2.552|-1082.161|-1093.551|    32.08%|   0:00:04.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.550|   -2.550|-1081.769|-1093.159|    32.08%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.550|   -2.550|-1081.405|-1092.795|    32.08%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.550|   -2.550|-1081.341|-1092.731|    32.08%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.546|   -2.546|-1081.142|-1092.532|    32.09%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.546|   -2.546|-1080.997|-1092.387|    32.09%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.541|   -2.541|-1080.816|-1092.206|    32.10%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.537|   -2.537|-1080.527|-1091.917|    32.10%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.537|   -2.537|-1080.130|-1091.520|    32.10%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.537|   -2.537|-1080.092|-1091.481|    32.10%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.535|   -2.535|-1079.837|-1091.226|    32.11%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.534|   -2.534|-1079.755|-1091.145|    32.12%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.530|   -2.530|-1079.752|-1091.142|    32.12%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.530|   -2.530|-1079.585|-1090.975|    32.12%|   0:00:03.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.529|   -2.529|-1079.474|-1090.864|    32.13%|   0:00:02.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.529|   -2.529|-1079.389|-1090.779|    32.13%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.529|   -2.529|-1079.063|-1090.453|    32.13%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.528|   -2.528|-1079.033|-1090.423|    32.13%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.528|   -2.528|-1078.920|-1090.310|    32.14%|   0:00:01.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.528|   -2.528|-1078.841|-1090.231|    32.14%|   0:00:00.0| 1522.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.527|   -2.527|-1078.256|-1089.648|    32.18%|   0:00:02.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.530|   -2.530|-1078.170|-1089.561|    32.18%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.527|   -2.527|-1078.160|-1089.551|    32.18%|   0:00:01.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.522|   -2.522|-1078.074|-1089.465|    32.19%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.522|   -2.522|-1077.749|-1089.140|    32.18%|   0:00:01.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.520|   -2.520|-1077.698|-1089.090|    32.19%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.520|   -2.520|-1077.448|-1088.840|    32.18%|   0:00:01.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.519|   -2.519|-1077.257|-1088.648|    32.19%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.521|   -2.521|-1077.090|-1088.482|    32.20%|   0:00:02.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.521|   -2.521|-1076.959|-1088.350|    32.21%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.521|   -2.521|-1076.777|-1088.168|    32.21%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.516|   -2.516|-1076.693|-1088.084|    32.21%|   0:00:01.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.619|-1088.010|    32.21%|   0:00:01.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.513|   -2.513|-1076.615|-1088.006|    32.21%|   0:00:02.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.612|-1088.003|    32.21%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.604|-1087.995|    32.21%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.532|-1087.924|    32.23%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.333|-1087.724|    32.24%|   0:00:01.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.328|-1087.719|    32.24%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.327|-1087.719|    32.25%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.513|   -2.513|-1076.327|-1087.719|    32.25%|   0:00:00.0| 1523.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:05 real=0:05:05 mem=1523.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.121|   -2.513| -16.444|-1087.719|    32.25%|   0:00:00.0| 1523.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
|  -0.086|   -2.513| -15.436|-1088.062|    32.25%|   0:00:00.0| 1523.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.070|   -2.512| -14.505|-1088.125|    32.25%|   0:00:00.0| 1523.7M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/D                                           |
|  -0.050|   -2.512| -10.795|-1084.488|    32.25%|   0:00:01.0| 1523.7M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_12_/E               |
|  -0.041|   -2.512|  -3.190|-1078.651|    32.25%|   0:00:00.0| 1524.7M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_36_/D                                           |
|  -0.030|   -2.512|  -1.949|-1077.415|    32.25%|   0:00:00.0| 1524.7M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.020|   -2.512|  -1.522|-1077.388|    32.25%|   0:00:00.0| 1524.7M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
|  -0.011|   -2.512|  -0.089|-1076.250|    32.25%|   0:00:00.0| 1524.7M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.003|   -2.512|  -0.007|-1076.233|    32.25%|   0:00:01.0| 1524.7M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
|   0.003|   -2.512|   0.000|-1076.179|    32.26%|   0:00:00.0| 1524.7M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|   0.012|   -2.512|   0.000|-1076.170|    32.26%|   0:00:00.0| 1524.7M|   WC_VIEW|  default| psum_mem_instance/D[44]                            |
|   0.012|   -2.512|   0.000|-1076.031|    32.26%|   0:00:01.0| 1549.8M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|   0.017|   -2.512|   0.000|-1075.989|    32.27%|   0:00:01.0| 1549.8M|   WC_VIEW|  default| qmem_instance/CEN                                  |
|   0.017|   -2.512|   0.000|-1075.989|    32.27%|   0:00:00.0| 1549.8M|   WC_VIEW|  default| qmem_instance/CEN                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=1549.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:09 real=0:05:09 mem=1549.8M) ***
** GigaOpt Optimizer WNS Slack -2.512 TNS Slack -1075.989 Density 32.27
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.512  TNS Slack -1075.989 Density 32.27
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    32.27%|        -|  -2.512|-1075.989|   0:00:00.0| 1549.8M|
|    32.16%|      144|  -2.513|-1075.406|   0:00:03.0| 1549.8M|
|    31.96%|      510|  -2.503|-1075.473|   0:00:05.0| 1549.8M|
|    31.96%|        2|  -2.503|-1075.488|   0:00:00.0| 1549.8M|
|    31.96%|        0|  -2.503|-1075.488|   0:00:00.0| 1549.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.503  TNS Slack -1075.488 Density 31.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 29 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1530.74M, totSessionCpu=0:15:30).
*** Starting refinePlace (0:15:30 mem=1546.7M) ***
Total net bbox length = 3.863e+05 (1.893e+05 1.970e+05) (ext = 4.053e+04)
Move report: Timing Driven Placement moves 1899 insts, mean move: 4.99 um, max move: 57.20 um
	Max move on inst (sfp_instance/FE_RC_2704_0): (382.40, 22.60) --> (341.40, 38.80)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1573.0MB
Move report: Detail placement moves 1894 insts, mean move: 0.81 um, max move: 7.80 um
	Max move on inst (sfp_instance/FE_RC_3090_0): (518.80, 58.60) --> (514.60, 62.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1573.0MB
Summary Report:
Instances move: 2888 (out of 19108 movable)
Mean displacement: 3.69 um
Max displacement: 57.20 um (Instance: sfp_instance/FE_RC_2704_0) (382.4, 22.6) -> (341.4, 38.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.858e+05 (1.893e+05 1.965e+05) (ext = 4.051e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1573.0MB
*** Finished refinePlace (0:15:33 mem=1573.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1573.0M)


Density : 0.3197
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1573.0M) ***
** GigaOpt Optimizer WNS Slack -2.516 TNS Slack -1076.526 Density 31.97
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.516|   -2.516|-1076.526|-1076.526|    31.97%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.504|   -2.504|-1075.818|-1075.818|    31.98%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.498|   -2.498|-1075.161|-1075.161|    31.98%|   0:00:06.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.497|   -2.497|-1074.753|-1074.753|    31.98%|   0:00:02.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.490|   -2.490|-1074.520|-1074.520|    31.99%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.490|   -2.490|-1073.506|-1073.506|    31.99%|   0:00:08.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1073.486|-1073.486|    31.99%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1073.449|-1073.449|    31.99%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1073.397|-1073.397|    31.99%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.482|   -2.482|-1073.395|-1073.395|    31.99%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.484|   -2.484|-1072.854|-1072.854|    31.99%|   0:00:03.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.483|   -2.483|-1072.846|-1072.846|    31.99%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.479|   -2.479|-1072.814|-1072.814|    31.99%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.479|   -2.479|-1072.395|-1072.395|    32.00%|   0:00:02.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.475|   -2.475|-1072.321|-1072.321|    32.00%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.473|   -2.473|-1072.189|-1072.189|    32.00%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.470|   -2.470|-1071.848|-1071.848|    32.00%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.469|   -2.469|-1071.257|-1071.257|    32.00%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.462|   -2.462|-1070.883|-1070.883|    32.01%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.460|   -2.460|-1070.791|-1070.791|    32.01%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.460|   -2.460|-1070.631|-1070.631|    32.01%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.454|   -2.454|-1070.336|-1070.336|    32.02%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.451|   -2.451|-1069.866|-1069.866|    32.03%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.451|   -2.451|-1069.707|-1069.707|    32.02%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.451|   -2.451|-1069.697|-1069.697|    32.02%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.443|   -2.443|-1069.271|-1069.271|    32.04%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.442|   -2.442|-1068.752|-1068.752|    32.05%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.442|   -2.442|-1068.620|-1068.620|    32.04%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.442|   -2.442|-1068.607|-1068.607|    32.05%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.440|   -2.440|-1068.357|-1068.357|    32.06%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.440|   -2.440|-1068.270|-1068.270|    32.06%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.440|   -2.440|-1068.268|-1068.268|    32.06%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.434|   -2.434|-1068.125|-1068.125|    32.06%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.435|   -2.435|-1068.046|-1068.046|    32.06%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.435|   -2.435|-1068.028|-1068.028|    32.06%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.433|   -2.433|-1067.540|-1067.540|    32.08%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.432|   -2.432|-1067.468|-1067.468|    32.08%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -2.427|   -2.427|-1067.452|-1067.452|    32.09%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.433|   -2.433|-1067.325|-1067.325|    32.09%|   0:00:09.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.430|   -2.430|-1067.234|-1067.234|    32.09%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.430|   -2.430|-1067.228|-1067.228|    32.09%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.426|   -2.426|-1067.085|-1067.085|    32.10%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.426|   -2.426|-1067.040|-1067.040|    32.10%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.426|   -2.426|-1066.868|-1066.868|    32.10%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.424|   -2.424|-1066.491|-1066.491|    32.12%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.424|   -2.424|-1066.415|-1066.415|    32.12%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.417|   -2.417|-1066.262|-1066.262|    32.13%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.418|   -2.418|-1066.097|-1066.097|    32.13%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.416|   -2.416|-1066.063|-1066.063|    32.13%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.416|   -2.416|-1066.013|-1066.013|    32.14%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.416|   -2.416|-1066.005|-1066.005|    32.14%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.416|   -2.416|-1065.666|-1065.666|    32.16%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.413|   -2.413|-1065.654|-1065.654|    32.16%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.413|   -2.413|-1065.652|-1065.652|    32.16%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.412|   -2.412|-1065.351|-1065.351|    32.17%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.411|   -2.411|-1064.910|-1064.910|    32.17%|   0:00:15.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.411|   -2.411|-1064.890|-1064.890|    32.17%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.405|   -2.405|-1064.438|-1064.438|    32.19%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.403|   -2.403|-1064.215|-1064.215|    32.19%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.403|   -2.403|-1063.982|-1063.982|    32.20%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.401|   -2.401|-1063.738|-1063.738|    32.20%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.400|   -2.400|-1063.494|-1063.494|    32.20%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.400|   -2.400|-1063.464|-1063.464|    32.20%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.400|   -2.400|-1063.453|-1063.453|    32.21%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.404|   -2.404|-1063.376|-1063.376|    32.21%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.400|   -2.400|-1063.294|-1063.294|    32.21%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.398|   -2.398|-1062.708|-1062.708|    32.25%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.395|   -2.395|-1062.580|-1062.580|    32.25%|   0:00:04.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.390|   -2.390|-1062.553|-1062.553|    32.25%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.388|   -2.388|-1062.396|-1062.396|    32.25%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.388|   -2.388|-1062.041|-1062.041|    32.25%|   0:00:06.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.388|   -2.388|-1062.026|-1062.026|    32.25%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.385|   -2.385|-1061.916|-1061.916|    32.26%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.382|   -2.382|-1061.821|-1061.821|    32.26%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.382|   -2.382|-1061.751|-1061.751|    32.26%|   0:00:07.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.382|   -2.382|-1061.730|-1061.730|    32.26%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.379|   -2.379|-1061.269|-1061.269|    32.27%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.377|   -2.377|-1060.988|-1060.988|    32.27%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.376|   -2.376|-1060.736|-1060.736|    32.27%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.374|   -2.374|-1060.469|-1060.469|    32.28%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.371|   -2.371|-1060.214|-1060.214|    32.28%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.371|   -2.371|-1060.081|-1060.081|    32.28%|   0:00:04.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.371|   -2.371|-1060.057|-1060.057|    32.28%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.367|   -2.367|-1059.916|-1059.916|    32.29%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.365|   -2.365|-1059.729|-1059.729|    32.29%|   0:00:07.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -2.364|   -2.364|-1059.502|-1059.502|    32.29%|   0:00:07.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.364|   -2.364|-1059.328|-1059.328|    32.29%|   0:00:06.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.364|   -2.364|-1059.319|-1059.319|    32.29%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.361|   -2.361|-1059.161|-1059.161|    32.31%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.360|   -2.360|-1058.946|-1058.946|    32.31%|   0:00:10.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.359|   -2.359|-1058.775|-1058.775|    32.31%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.358|   -2.358|-1058.682|-1058.682|    32.31%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.356|   -2.356|-1058.653|-1058.653|    32.31%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.355|   -2.355|-1058.621|-1058.621|    32.31%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.356|   -2.356|-1058.362|-1058.362|    32.31%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.356|   -2.356|-1058.346|-1058.346|    32.31%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.355|   -2.355|-1058.154|-1058.154|    32.34%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.356|   -2.356|-1058.036|-1058.036|    32.37%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.356|   -2.356|-1057.920|-1057.920|    32.37%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.356|   -2.356|-1057.916|-1057.916|    32.37%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.356|   -2.356|-1057.842|-1057.842|    32.39%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.356|   -2.356|-1057.698|-1057.698|    32.39%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.356|   -2.356|-1057.698|-1057.698|    32.39%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:19 real=0:02:19 mem=1549.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:19 real=0:02:19 mem=1549.7M) ***
** GigaOpt Optimizer WNS Slack -2.356 TNS Slack -1057.698 Density 32.39
*** Starting refinePlace (0:17:53 mem=1549.7M) ***
Total net bbox length = 3.869e+05 (1.899e+05 1.970e+05) (ext = 4.052e+04)
Move report: Timing Driven Placement moves 1086 insts, mean move: 4.45 um, max move: 20.40 um
	Max move on inst (sfp_instance/FE_RC_3415_0): (321.00, 15.40) --> (306.00, 10.00)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1576.5MB
Move report: Detail placement moves 1893 insts, mean move: 0.73 um, max move: 4.40 um
	Max move on inst (sfp_instance/U308): (518.60, 42.40) --> (516.00, 44.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1576.5MB
Summary Report:
Instances move: 2412 (out of 19260 movable)
Mean displacement: 2.46 um
Max displacement: 20.00 um (Instance: sfp_instance/FE_RC_3415_0) (321, 15.4) -> (306.4, 10)
	Length: 52 sites, height: 1 rows, site name: core, cell type: NR3D8
Total net bbox length = 3.880e+05 (1.907e+05 1.973e+05) (ext = 4.047e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1576.5MB
*** Finished refinePlace (0:17:55 mem=1576.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1576.5M)


Density : 0.3240
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:04.0 mem=1576.5M) ***
** GigaOpt Optimizer WNS Slack -2.371 TNS Slack -1058.673 Density 32.40
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.371|   -2.371|-1058.673|-1058.673|    32.40%|   0:00:00.0| 1576.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.362|   -2.362|-1058.123|-1058.123|    32.41%|   0:00:12.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.355|   -2.355|-1057.993|-1057.993|    32.42%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.354|   -2.354|-1057.652|-1057.652|    32.42%|   0:00:09.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.354|   -2.354|-1057.553|-1057.553|    32.41%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.353|   -2.353|-1057.517|-1057.517|    32.42%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.350|   -2.350|-1057.410|-1057.410|    32.42%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.350|   -2.350|-1056.982|-1056.982|    32.42%|   0:00:04.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.345|   -2.345|-1056.856|-1056.856|    32.43%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.345|   -2.345|-1056.789|-1056.789|    32.43%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.340|   -2.340|-1056.457|-1056.457|    32.45%|   0:00:06.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.339|   -2.339|-1056.218|-1056.218|    32.45%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.339|   -2.339|-1056.166|-1056.166|    32.45%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.338|   -2.338|-1056.080|-1056.080|    32.45%|   0:00:04.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.338|   -2.338|-1056.079|-1056.079|    32.45%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.337|   -2.337|-1055.909|-1055.909|    32.46%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.336|   -2.336|-1055.740|-1055.740|    32.46%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.336|   -2.336|-1055.630|-1055.630|    32.46%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.334|   -2.334|-1055.459|-1055.459|    32.47%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.332|   -2.332|-1055.438|-1055.438|    32.47%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.332|   -2.332|-1055.426|-1055.426|    32.47%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.331|   -2.331|-1055.380|-1055.380|    32.47%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.329|   -2.329|-1055.170|-1055.170|    32.47%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.329|   -2.329|-1055.139|-1055.139|    32.47%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.329|   -2.329|-1055.115|-1055.115|    32.47%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.326|   -2.326|-1054.688|-1054.688|    32.48%|   0:00:04.0| 1552.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.324|   -2.324|-1054.569|-1054.569|    32.48%|   0:00:01.0| 1552.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.321|   -2.321|-1054.296|-1054.296|    32.48%|   0:00:04.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.321|   -2.321|-1054.156|-1054.156|    32.48%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.319|   -2.319|-1053.862|-1053.862|    32.50%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.317|   -2.317|-1053.666|-1053.666|    32.50%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.317|   -2.317|-1053.422|-1053.422|    32.50%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.313|   -2.313|-1053.172|-1053.172|    32.51%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.313|   -2.313|-1053.162|-1053.162|    32.51%|   0:00:07.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.313|   -2.313|-1053.140|-1053.140|    32.51%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.313|   -2.313|-1052.623|-1052.623|    32.53%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.313|   -2.313|-1052.599|-1052.599|    32.53%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.317|   -2.317|-1052.381|-1052.381|    32.57%|   0:00:11.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.316|   -2.316|-1052.086|-1052.086|    32.59%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.312|   -2.312|-1052.014|-1052.014|    32.59%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.310|   -2.310|-1051.968|-1051.968|    32.59%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.309|   -2.309|-1051.894|-1051.894|    32.59%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.309|   -2.309|-1051.890|-1051.890|    32.59%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.311|   -2.311|-1051.742|-1051.742|    32.62%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.311|   -2.311|-1051.558|-1051.558|    32.63%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.311|   -2.311|-1051.552|-1051.552|    32.63%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.311|   -2.311|-1051.547|-1051.547|    32.63%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.311|   -2.311|-1051.547|-1051.547|    32.63%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:24 real=0:01:24 mem=1550.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:01:24 mem=1550.7M) ***
** GigaOpt Optimizer WNS Slack -2.311 TNS Slack -1051.547 Density 32.63
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.311  TNS Slack -1051.547 Density 32.63
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    32.63%|        -|  -2.311|-1051.547|   0:00:00.0| 1550.7M|
|    32.55%|      108|  -2.308|-1051.434|   0:00:02.0| 1550.7M|
|    32.47%|      291|  -2.306|-1051.267|   0:00:04.0| 1550.7M|
|    32.47%|        2|  -2.306|-1051.281|   0:00:00.0| 1550.7M|
|    32.47%|        0|  -2.306|-1051.281|   0:00:00.0| 1550.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.306  TNS Slack -1051.281 Density 32.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 40 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1550.71M, totSessionCpu=0:19:26).
*** Starting refinePlace (0:19:26 mem=1550.7M) ***
Total net bbox length = 3.888e+05 (1.912e+05 1.976e+05) (ext = 4.047e+04)
Move report: Timing Driven Placement moves 1515 insts, mean move: 3.75 um, max move: 25.00 um
	Max move on inst (sfp_instance/FE_RC_3261_0): (529.00, 31.60) --> (539.60, 46.00)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1578.8MB
Move report: Detail placement moves 1556 insts, mean move: 0.65 um, max move: 4.00 um
	Max move on inst (sfp_instance/FE_OCPC2510_n1526): (539.60, 85.60) --> (541.80, 83.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1578.8MB
Summary Report:
Instances move: 2274 (out of 19251 movable)
Mean displacement: 2.78 um
Max displacement: 25.00 um (Instance: sfp_instance/FE_RC_3261_0) (529, 31.6) -> (539.6, 46)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 3.884e+05 (1.911e+05 1.973e+05) (ext = 4.035e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1578.8MB
*** Finished refinePlace (0:19:29 mem=1578.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1578.8M)


Density : 0.3248
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=1578.8M) ***
** GigaOpt Optimizer WNS Slack -2.330 TNS Slack -1052.545 Density 32.48
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.330|   -2.330|-1052.545|-1052.545|    32.48%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.304|   -2.304|-1051.992|-1051.992|    32.48%|   0:00:11.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.304|   -2.304|-1051.929|-1051.929|    32.47%|   0:00:02.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.303|   -2.303|-1051.973|-1051.973|    32.48%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.301|   -2.301|-1051.663|-1051.663|    32.48%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.301|   -2.301|-1051.660|-1051.660|    32.48%|   0:00:04.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.299|   -2.299|-1051.483|-1051.483|    32.48%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.294|   -2.294|-1051.212|-1051.212|    32.49%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.293|   -2.293|-1051.037|-1051.037|    32.49%|   0:00:07.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.293|   -2.293|-1050.973|-1050.973|    32.49%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.289|   -2.289|-1050.625|-1050.625|    32.52%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.289|   -2.289|-1050.318|-1050.318|    32.52%|   0:00:04.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.284|   -2.284|-1050.180|-1050.180|    32.53%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.284|   -2.284|-1049.923|-1049.923|    32.53%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.283|   -2.283|-1049.801|-1049.801|    32.54%|   0:00:12.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.283|   -2.283|-1049.787|-1049.787|    32.54%|   0:00:01.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.283|   -2.283|-1049.717|-1049.730|    32.55%|   0:00:02.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.282|   -2.282|-1049.691|-1049.704|    32.55%|   0:00:01.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.282|   -2.282|-1049.670|-1049.684|    32.55%|   0:00:00.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.282|   -2.282|-1049.557|-1049.570|    32.55%|   0:00:01.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.287|   -2.287|-1049.467|-1049.481|    32.61%|   0:00:03.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.287|   -2.287|-1049.356|-1049.369|    32.64%|   0:00:01.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.284|   -2.284|-1049.327|-1049.340|    32.64%|   0:00:00.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.284|   -2.284|-1049.139|-1049.152|    32.65%|   0:00:01.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.284|   -2.284|-1049.104|-1049.118|    32.66%|   0:00:00.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.284|   -2.284|-1049.104|-1049.118|    32.66%|   0:00:00.0| 1562.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.3 real=0:00:58.0 mem=1562.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.013|   -2.284|  -0.013|-1049.118|    32.66%|   0:00:01.0| 1562.0M|   WC_VIEW|  default| out[85]                                            |
|   0.017|   -2.284|   0.000|-1049.104|    32.66%|   0:00:00.0| 1562.0M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_12_/E               |
|   0.017|   -2.284|   0.000|-1049.104|    32.66%|   0:00:00.0| 1562.0M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_12_/E               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1562.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.4 real=0:00:59.0 mem=1562.0M) ***
** GigaOpt Optimizer WNS Slack -2.284 TNS Slack -1049.104 Density 32.66
*** Starting refinePlace (0:20:28 mem=1562.0M) ***
Total net bbox length = 3.888e+05 (1.914e+05 1.975e+05) (ext = 4.030e+04)
Move report: Timing Driven Placement moves 1480 insts, mean move: 2.29 um, max move: 10.60 um
	Max move on inst (sfp_instance/FE_OCPC2464_n1931): (476.20, 17.20) --> (485.00, 19.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1590.1MB
Move report: Detail placement moves 1833 insts, mean move: 0.67 um, max move: 5.40 um
	Max move on inst (sfp_instance/FE_OCPC1632_n811): (455.20, 22.60) --> (457.00, 19.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1590.1MB
Summary Report:
Instances move: 2378 (out of 19337 movable)
Mean displacement: 1.73 um
Max displacement: 10.80 um (Instance: sfp_instance/FE_OCPC2464_n1931) (476.2, 17.2) -> (485.2, 19)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 3.892e+05 (1.916e+05 1.976e+05) (ext = 4.031e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1590.1MB
*** Finished refinePlace (0:20:30 mem=1590.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1590.1M)


Density : 0.3266
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=1590.1M) ***
** GigaOpt Optimizer WNS Slack -2.292 TNS Slack -1049.611 Density 32.66
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.292|   -2.292|-1049.611|-1049.611|    32.66%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.284|   -2.284|-1048.956|-1048.956|    32.67%|   0:00:14.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.283|   -2.283|-1048.955|-1048.955|    32.68%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.280|   -2.280|-1048.862|-1048.862|    32.67%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.280|   -2.280|-1048.741|-1048.741|    32.67%|   0:00:04.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1048.497|-1048.497|    32.68%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1048.350|-1048.350|    32.68%|   0:00:04.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1048.338|-1048.338|    32.69%|   0:00:07.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1048.310|-1048.310|    32.70%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1048.291|-1048.291|    32.70%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1048.282|-1048.282|    32.70%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.274|   -2.274|-1048.204|-1048.204|    32.70%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.274|   -2.274|-1048.188|-1048.188|    32.70%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.273|   -2.273|-1048.040|-1048.040|    32.71%|   0:00:10.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.273|   -2.273|-1048.002|-1048.002|    32.72%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.274|   -2.274|-1047.771|-1047.771|    32.73%|   0:00:03.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1047.667|-1047.667|    32.74%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1047.582|-1047.582|    32.74%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1047.188|-1047.228|    32.76%|   0:00:02.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1047.156|-1047.196|    32.77%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.275|   -2.275|-1047.156|-1047.196|    32.77%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:49.8 real=0:00:50.0 mem=1562.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.040|   -2.275|  -0.040|-1047.196|    32.77%|   0:00:00.0| 1562.3M|   WC_VIEW|  default| out[103]                                           |
|   0.017|   -2.275|   0.000|-1047.156|    32.77%|   0:00:00.0| 1562.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign6_reg_2_/E                |
|   0.017|   -2.275|   0.000|-1047.156|    32.77%|   0:00:00.0| 1562.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign6_reg_2_/E                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1562.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.9 real=0:00:50.0 mem=1562.3M) ***
** GigaOpt Optimizer WNS Slack -2.275 TNS Slack -1047.156 Density 32.77
*** Starting refinePlace (0:21:21 mem=1562.3M) ***
Total net bbox length = 3.899e+05 (1.920e+05 1.978e+05) (ext = 4.032e+04)
Move report: Timing Driven Placement moves 2491 insts, mean move: 4.30 um, max move: 25.00 um
	Max move on inst (sfp_instance/FE_RC_3850_0): (482.40, 13.60) --> (494.80, 26.20)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1590.3MB
Move report: Detail placement moves 1757 insts, mean move: 0.61 um, max move: 6.60 um
	Max move on inst (sfp_instance/FE_OFC103_n823): (448.20, 26.20) --> (451.20, 22.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1590.3MB
Summary Report:
Instances move: 2842 (out of 19388 movable)
Mean displacement: 3.88 um
Max displacement: 24.00 um (Instance: sfp_instance/FE_RC_3123_0) (289.8, 22.6) -> (273, 29.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 3.888e+05 (1.916e+05 1.972e+05) (ext = 3.993e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1590.3MB
*** Finished refinePlace (0:21:24 mem=1590.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1590.3M)


Density : 0.3277
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1590.3M) ***
** GigaOpt Optimizer WNS Slack -2.283 TNS Slack -1047.962 Density 32.77
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.283|   -2.283|-1047.962|-1047.962|    32.77%|   0:00:00.0| 1590.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.279|   -2.279|-1046.943|-1046.943|    32.80%|   0:00:27.0| 1586.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, psum_mem_instance/CLK
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.079|   -2.079|-1040.383|-1041.430|    32.80%|   0:00:00.0| 1586.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.079|   -2.079|-1040.291|-1041.338|    32.80%|   0:00:01.0| 1586.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.079|   -2.079|-1040.243|-1041.290|    32.80%|   0:00:00.0| 1586.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.079|   -2.079|-1040.176|-1041.223|    32.80%|   0:00:00.0| 1586.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.079|   -2.079|-1040.176|-1041.223|    32.80%|   0:00:01.0| 1570.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.5 real=0:00:29.0 mem=1570.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -2.079|  -5.905|-1041.223|    32.80%|   0:00:00.0| 1570.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.173|   -2.079|  -4.687|-1041.120|    32.80%|   0:00:00.0| 1570.3M|   WC_VIEW|  default| psum_mem_instance/A[2]                             |
|  -0.163|   -2.079|  -4.667|-1041.100|    32.80%|   0:00:00.0| 1570.3M|   WC_VIEW|  default| psum_mem_instance/D[90]                            |
|  -0.160|   -2.079|  -3.310|-1040.967|    32.80%|   0:00:00.0| 1570.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.079|  -3.271|-1040.928|    32.81%|   0:00:00.0| 1570.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.079|  -3.269|-1040.928|    32.81%|   0:00:00.0| 1589.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.079|  -2.099|-1040.864|    32.81%|   0:00:00.0| 1589.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.160|   -2.079|  -2.099|-1040.864|    32.81%|   0:00:00.0| 1589.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1589.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.3 real=0:00:29.0 mem=1589.4M) ***
** GigaOpt Optimizer WNS Slack -2.079 TNS Slack -1040.864 Density 32.81
*** Starting refinePlace (0:21:54 mem=1589.4M) ***
Total net bbox length = 3.888e+05 (1.916e+05 1.972e+05) (ext = 3.994e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1589.4MB
Move report: Detail placement moves 565 insts, mean move: 0.43 um, max move: 3.20 um
	Max move on inst (sfp_instance/FE_OCPC2131_n900): (520.80, 26.20) --> (522.20, 28.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1589.4MB
Summary Report:
Instances move: 565 (out of 19394 movable)
Mean displacement: 0.43 um
Max displacement: 3.20 um (Instance: sfp_instance/FE_OCPC2131_n900) (520.8, 26.2) -> (522.2, 28)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 3.889e+05 (1.917e+05 1.972e+05) (ext = 3.993e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1589.4MB
*** Finished refinePlace (0:21:54 mem=1589.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.4M)


Density : 0.3281
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1589.4M) ***
** GigaOpt Optimizer WNS Slack -2.079 TNS Slack -1040.870 Density 32.81
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.079|   -2.079|-1040.159|-1040.870|    32.81%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.072|   -2.072|-1040.289|-1041.000|    32.83%|   0:00:25.0| 1565.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.072|   -2.072|-1040.240|-1040.952|    32.83%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.070|   -2.070|-1039.975|-1040.686|    32.84%|   0:00:02.0| 1564.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.070|   -2.070|-1039.819|-1040.530|    32.84%|   0:00:03.0| 1564.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.070|   -2.070|-1039.769|-1040.480|    32.84%|   0:00:01.0| 1564.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.070|   -2.070|-1039.767|-1040.478|    32.84%|   0:00:01.0| 1564.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.071|   -2.071|-1039.767|-1040.478|    32.84%|   0:00:00.0| 1564.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.4 real=0:00:32.0 mem=1564.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.071|  -2.099|-1040.478|    32.84%|   0:00:00.0| 1564.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.160|   -2.071|  -2.099|-1040.478|    32.84%|   0:00:00.0| 1564.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1564.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.7 real=0:00:32.0 mem=1564.1M) ***
** GigaOpt Optimizer WNS Slack -2.071 TNS Slack -1040.478 Density 32.84
*** Starting refinePlace (0:22:27 mem=1564.1M) ***
Total net bbox length = 3.891e+05 (1.919e+05 1.973e+05) (ext = 3.993e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1564.1MB
Move report: Detail placement moves 1703 insts, mean move: 5.90 um, max move: 43.20 um
	Max move on inst (sfp_instance/FE_OCPC701_n1815): (349.00, 73.00) --> (307.60, 74.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1565.1MB
Summary Report:
Instances move: 1703 (out of 19400 movable)
Mean displacement: 5.90 um
Max displacement: 43.20 um (Instance: sfp_instance/FE_OCPC701_n1815) (349, 73) -> (307.6, 74.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 3.999e+05 (2.007e+05 1.991e+05) (ext = 3.997e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1565.1MB
*** Finished refinePlace (0:22:28 mem=1565.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1565.1M)


Density : 0.3284
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1565.1M) ***
** GigaOpt Optimizer WNS Slack -2.428 TNS Slack -1058.882 Density 32.84
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.428|   -2.428|-1058.171|-1058.882|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.418|   -2.418|-1057.198|-1057.909|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.405|   -2.405|-1056.924|-1057.635|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.389|   -2.389|-1056.610|-1057.321|    32.85%|   0:00:01.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.362|   -2.362|-1055.518|-1056.229|    32.85%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.357|   -2.357|-1055.503|-1056.214|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.350|   -2.350|-1055.361|-1056.072|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.337|   -2.337|-1055.097|-1055.808|    32.85%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.330|   -2.330|-1053.986|-1054.697|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.322|   -2.322|-1053.830|-1054.541|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.309|   -2.309|-1053.562|-1054.274|    32.84%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.293|   -2.293|-1053.349|-1054.060|    32.85%|   0:00:01.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.284|   -2.284|-1052.812|-1053.524|    32.85%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.284|   -2.284|-1052.795|-1053.506|    32.85%|   0:00:04.0| 1564.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.282|   -2.282|-1052.732|-1053.443|    32.85%|   0:00:00.0| 1564.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.282|   -2.282|-1052.730|-1053.441|    32.85%|   0:00:01.0| 1563.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.273|   -2.273|-1052.574|-1053.286|    32.85%|   0:00:00.0| 1563.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.273|   -2.273|-1052.502|-1053.213|    32.85%|   0:00:01.0| 1563.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.271|   -2.271|-1052.485|-1053.196|    32.85%|   0:00:00.0| 1563.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.271|   -2.271|-1052.449|-1053.161|    32.85%|   0:00:00.0| 1563.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.271|   -2.271|-1052.449|-1053.160|    32.85%|   0:00:00.0| 1563.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=1563.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.271|  -2.099|-1053.160|    32.85%|   0:00:00.0| 1563.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.271|  -2.099|-1053.160|    32.85%|   0:00:00.0| 1563.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1563.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:08.0 mem=1563.8M) ***
*** Starting refinePlace (0:22:37 mem=1563.8M) ***
Total net bbox length = 3.996e+05 (2.005e+05 1.991e+05) (ext = 3.997e+04)
Move report: Detail placement moves 44 insts, mean move: 4.15 um, max move: 13.60 um
	Max move on inst (sfp_instance/U1393): (340.80, 67.60) --> (330.80, 64.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1563.8MB
Summary Report:
Instances move: 44 (out of 19395 movable)
Mean displacement: 4.15 um
Max displacement: 13.60 um (Instance: sfp_instance/U1393) (340.8, 67.6) -> (330.8, 64)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.998e+05 (2.005e+05 1.992e+05) (ext = 3.997e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1563.8MB
*** Finished refinePlace (0:22:37 mem=1563.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1563.8M)


Density : 0.3285
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1563.8M) ***
** GigaOpt Optimizer WNS Slack -2.293 TNS Slack -1053.712 Density 32.85
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 49 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:12:25 real=0:12:24 mem=1563.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -2.293
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.293 TNS Slack -1053.712 Density 32.85
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.293|   -2.293|-1053.001|-1053.712|    32.85%|   0:00:00.0| 1545.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.282|   -2.282|-1052.783|-1053.494|    32.85%|   0:00:00.0| 1547.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.271|   -2.271|-1052.559|-1053.270|    32.85%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.265|   -2.265|-1051.914|-1052.625|    32.86%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.249|   -2.249|-1051.585|-1052.296|    32.86%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.242|   -2.242|-1051.204|-1051.916|    32.86%|   0:00:02.0| 1550.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.238|   -2.238|-1050.997|-1051.708|    32.86%|   0:00:00.0| 1550.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.228|   -2.228|-1050.720|-1051.431|    32.86%|   0:00:00.0| 1550.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.228|   -2.228|-1050.362|-1051.073|    32.86%|   0:00:00.0| 1550.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.219|   -2.219|-1049.789|-1050.500|    32.86%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.213|   -2.213|-1049.601|-1050.312|    32.86%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.208|   -2.208|-1049.137|-1049.848|    32.86%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.202|   -2.202|-1048.849|-1049.560|    32.86%|   0:00:00.0| 1550.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.197|   -2.197|-1048.341|-1049.052|    32.86%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.191|   -2.191|-1048.091|-1048.802|    32.87%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.190|   -2.190|-1047.694|-1048.405|    32.87%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.190|   -2.190|-1047.614|-1048.325|    32.87%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.190|   -2.190|-1047.231|-1047.942|    32.88%|   0:00:05.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.190|   -2.190|-1047.229|-1047.940|    32.88%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.191|   -2.191|-1047.047|-1047.758|    32.88%|   0:00:04.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.191|   -2.191|-1046.991|-1047.702|    32.88%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.191|   -2.191|-1046.780|-1047.491|    32.88%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.191|   -2.191|-1046.553|-1047.265|    32.88%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.191|   -2.191|-1046.512|-1047.223|    32.89%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.191|   -2.191|-1046.400|-1047.111|    32.89%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -2.191|   -2.191|-1046.395|-1047.106|    32.89%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -2.191|   -2.191|-1046.374|-1047.085|    32.89%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -2.191|   -2.191|-1046.257|-1046.969|    32.89%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.191|   -2.191|-1046.222|-1046.933|    32.90%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -2.191|   -2.191|-1046.029|-1046.740|    32.90%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.191|   -2.191|-1045.913|-1046.625|    32.90%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
|  -2.191|   -2.191|-1045.869|-1046.580|    32.90%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -2.191|   -2.191|-1045.865|-1046.576|    32.90%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -2.192|   -2.192|-1045.860|-1046.571|    32.90%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -2.192|   -2.192|-1045.854|-1046.566|    32.90%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -2.192|   -2.192|-1045.844|-1046.556|    32.90%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -2.192|   -2.192|-1045.739|-1046.450|    32.91%|   0:00:03.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.192|   -2.192|-1045.709|-1046.420|    32.91%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -2.192|   -2.192|-1045.595|-1046.306|    32.91%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -2.192|   -2.192|-1045.483|-1046.194|    32.91%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -2.192|   -2.192|-1045.423|-1046.134|    32.91%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -2.192|   -2.192|-1045.168|-1045.879|    32.91%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -2.192|   -2.192|-1045.142|-1045.853|    32.91%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -2.192|   -2.192|-1044.998|-1045.709|    32.91%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -2.192|   -2.192|-1044.974|-1045.685|    32.91%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -2.192|   -2.192|-1044.932|-1045.643|    32.92%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -2.192|   -2.192|-1044.928|-1045.639|    32.92%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -2.192|   -2.192|-1044.648|-1045.359|    32.92%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -2.192|   -2.192|-1044.647|-1045.358|    32.92%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -2.192|   -2.192|-1044.366|-1045.077|    32.93%|   0:00:04.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.192|   -2.192|-1044.275|-1044.986|    32.92%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1044.163|-1044.874|    32.92%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1044.139|-1044.850|    32.92%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1043.992|-1044.703|    32.93%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1043.838|-1044.549|    32.93%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1043.588|-1044.299|    32.93%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.192|   -2.192|-1043.484|-1044.195|    32.93%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1043.471|-1044.182|    32.93%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1043.303|-1044.014|    32.93%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.192|   -2.192|-1043.245|-1043.956|    32.94%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1043.123|-1043.834|    32.94%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1042.959|-1043.670|    32.95%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1042.845|-1043.556|    32.95%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1042.833|-1043.544|    32.95%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -2.192|   -2.192|-1042.763|-1043.474|    32.95%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.192|   -2.192|-1042.740|-1043.452|    32.95%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.192|   -2.192|-1042.682|-1043.394|    32.95%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -2.192|   -2.192|-1042.675|-1043.386|    32.96%|   0:00:03.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.192|   -2.192|-1042.560|-1043.271|    32.96%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -2.192|   -2.192|-1042.508|-1043.219|    32.96%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -2.192|   -2.192|-1042.438|-1043.149|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -2.192|   -2.192|-1042.428|-1043.139|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -2.192|   -2.192|-1042.422|-1043.133|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -2.192|   -2.192|-1042.359|-1043.070|    32.96%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
|  -2.192|   -2.192|-1042.353|-1043.064|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -2.192|   -2.192|-1042.329|-1043.040|    32.96%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -2.192|   -2.192|-1042.316|-1043.027|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.192|   -2.192|-1042.302|-1043.013|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.192|   -2.192|-1042.293|-1043.004|    32.96%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.192|   -2.192|-1042.285|-1042.996|    32.96%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -2.192|   -2.192|-1042.273|-1042.984|    32.97%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -2.192|   -2.192|-1042.262|-1042.973|    32.97%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -2.192|   -2.192|-1042.260|-1042.971|    32.97%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -2.192|   -2.192|-1040.212|-1040.923|    32.97%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -2.192|   -2.192|-1036.179|-1036.890|    32.97%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -2.192|   -2.192|-1033.170|-1033.881|    32.97%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -2.192|   -2.192|-1029.723|-1030.434|    32.98%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -2.192|   -2.192|-1027.883|-1028.594|    32.99%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -2.192|   -2.192|-1026.482|-1027.193|    32.99%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -2.192|   -2.192|-1023.122|-1023.833|    33.00%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -2.192|   -2.192|-1020.266|-1020.977|    33.01%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -2.192|   -2.192|-1019.208|-1019.919|    33.03%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192|-1017.828|-1018.539|    33.03%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -2.192|   -2.192|-1015.468|-1016.179|    33.05%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192|-1011.439|-1012.150|    33.07%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192|-1010.253|-1010.964|    33.08%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192|-1008.287|-1008.998|    33.11%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192|-1006.135|-1006.846|    33.12%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192|-1005.408|-1006.119|    33.13%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192|-1005.060|-1005.771|    33.14%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192|-1004.054|-1004.765|    33.15%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -2.192|   -2.192|-1003.515|-1004.226|    33.16%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192|-1001.199|-1001.910|    33.16%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -2.192|   -2.192| -999.557|-1000.268|    33.17%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -998.218| -998.929|    33.18%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -2.192|   -2.192| -996.748| -997.459|    33.20%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -996.450| -997.161|    33.20%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_14_/D   |
|  -2.192|   -2.192| -995.376| -996.087|    33.20%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -2.192|   -2.192| -995.213| -995.924|    33.20%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -994.005| -994.716|    33.20%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -993.222| -993.933|    33.21%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.192|   -2.192| -992.618| -993.330|    33.22%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -992.529| -993.240|    33.23%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -991.047| -991.758|    33.23%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.192|   -2.192| -990.164| -990.875|    33.24%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -989.714| -990.425|    33.24%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.192|   -2.192| -989.156| -989.867|    33.24%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -988.950| -989.661|    33.24%|   0:00:00.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -988.601| -989.312|    33.25%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -2.192|   -2.192| -988.139| -988.850|    33.25%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -987.779| -988.491|    33.25%|   0:00:02.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -987.090| -987.802|    33.26%|   0:00:01.0| 1548.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -985.380| -986.091|    33.28%|   0:00:02.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -985.099| -985.810|    33.28%|   0:00:00.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -983.023| -983.734|    33.33%|   0:00:01.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -982.091| -982.802|    33.35%|   0:00:01.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -981.010| -981.721|    33.36%|   0:00:01.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -980.377| -981.088|    33.36%|   0:00:01.0| 1550.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -980.062| -980.773|    33.36%|   0:00:00.0| 1550.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.192|   -2.192| -979.433| -980.144|    33.36%|   0:00:01.0| 1550.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -978.889| -979.600|    33.37%|   0:00:01.0| 1550.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -978.283| -978.994|    33.38%|   0:00:01.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -978.161| -978.872|    33.38%|   0:00:02.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
|  -2.192|   -2.192| -977.660| -978.371|    33.38%|   0:00:01.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -976.192| -976.903|    33.38%|   0:00:05.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -975.993| -976.704|    33.39%|   0:00:00.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -973.774| -974.486|    33.40%|   0:00:04.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -973.440| -974.151|    33.40%|   0:00:00.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -972.738| -973.449|    33.41%|   0:00:02.0| 1549.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -971.882| -972.593|    33.41%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -971.107| -971.818|    33.43%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -970.862| -971.573|    33.43%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -969.748| -970.459|    33.44%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -969.451| -970.162|    33.44%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -969.257| -969.968|    33.45%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -969.159| -969.870|    33.46%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -967.357| -968.068|    33.47%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
|  -2.192|   -2.192| -967.057| -967.768|    33.47%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -966.754| -967.465|    33.48%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.192|   -2.192| -965.725| -966.436|    33.48%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -964.827| -965.538|    33.48%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -964.366| -965.077|    33.49%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -963.885| -964.596|    33.50%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -963.627| -964.338|    33.50%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -962.966| -963.677|    33.50%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -962.942| -963.653|    33.50%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -961.125| -961.836|    33.58%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -960.138| -960.849|    33.60%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -960.010| -960.721|    33.60%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -959.903| -960.614|    33.61%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -959.894| -960.605|    33.61%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -958.588| -959.299|    33.69%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.192|   -2.192| -958.054| -958.765|    33.70%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -956.764| -957.475|    33.70%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -955.928| -956.639|    33.72%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -955.922| -956.633|    33.72%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -955.473| -956.184|    33.72%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -955.319| -956.030|    33.73%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -954.277| -954.988|    33.73%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -953.751| -954.462|    33.73%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -953.588| -954.299|    33.73%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -952.726| -953.437|    33.72%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -952.545| -953.256|    33.72%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -951.254| -951.965|    33.79%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -951.018| -951.730|    33.81%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -950.710| -951.421|    33.81%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -950.259| -950.970|    33.82%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -950.087| -950.799|    33.82%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.192|   -2.192| -949.569| -950.281|    33.83%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -949.053| -949.764|    33.84%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -2.192|   -2.192| -948.489| -949.200|    33.84%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -947.921| -948.632|    33.85%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -947.912| -948.623|    33.85%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -946.837| -947.549|    33.92%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -946.382| -947.093|    33.93%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -945.988| -946.699|    33.95%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -945.531| -946.242|    34.01%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -945.310| -946.021|    34.01%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.192|   -2.192| -943.929| -944.640|    34.04%|   0:00:05.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -2.192|   -2.192| -943.034| -943.745|    34.05%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -2.192|   -2.192| -942.559| -943.270|    34.06%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -2.192|   -2.192| -941.893| -942.604|    34.07%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -941.302| -942.014|    34.08%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -941.152| -941.863|    34.08%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -940.232| -940.943|    34.16%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -940.115| -940.826|    34.18%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_/D   |
|  -2.192|   -2.192| -938.844| -939.555|    34.19%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -2.192|   -2.192| -938.572| -939.283|    34.19%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -2.192|   -2.192| -938.331| -939.042|    34.20%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -2.192|   -2.192| -938.320| -939.031|    34.20%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -938.185| -938.896|    34.20%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -937.607| -938.318|    34.26%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -937.588| -938.299|    34.27%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -937.503| -938.214|    34.29%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -2.192|   -2.192| -936.389| -937.100|    34.31%|   0:00:04.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -2.192|   -2.192| -936.267| -936.978|    34.31%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -2.192|   -2.192| -935.748| -936.459|    34.35%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -2.192|   -2.192| -935.452| -936.163|    34.36%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -2.192|   -2.192| -934.983| -935.695|    34.36%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -2.192|   -2.192| -934.850| -935.561|    34.40%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -2.192|   -2.192| -934.800| -935.511|    34.40%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -2.192|   -2.192| -934.623| -935.334|    34.40%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -2.192|   -2.192| -933.941| -934.652|    34.44%|   0:00:04.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -933.640| -934.351|    34.44%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -933.544| -934.255|    34.49%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.192|   -2.192| -933.294| -934.005|    34.49%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.192|   -2.192| -932.880| -933.591|    34.49%|   0:00:03.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.192|   -2.192| -932.846| -933.557|    34.49%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.192|   -2.192| -932.604| -933.315|    34.53%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.192|   -2.192| -932.437| -933.148|    34.53%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -2.192|   -2.192| -932.382| -933.093|    34.54%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.192|   -2.192| -932.004| -932.715|    34.54%|   0:00:02.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -931.930| -932.641|    34.58%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -931.833| -932.544|    34.58%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -930.871| -931.582|    34.58%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -930.820| -931.531|    34.58%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -930.693| -931.405|    34.61%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.192|   -2.192| -929.898| -930.609|    34.61%|   0:00:02.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -2.192|   -2.192| -929.654| -930.365|    34.61%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -929.494| -930.205|    34.61%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -929.434| -930.145|    34.61%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -929.307| -930.018|    34.62%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -929.299| -930.010|    34.62%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -929.218| -929.929|    34.63%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -928.654| -929.365|    34.63%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -928.478| -929.189|    34.63%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -928.253| -928.964|    34.64%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -928.138| -928.849|    34.64%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -928.125| -928.836|    34.65%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -928.116| -928.827|    34.65%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -2.192|   -2.192| -928.096| -928.808|    34.65%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -926.976| -927.687|    34.66%|   0:00:02.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -926.884| -927.596|    34.66%|   0:00:02.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -926.617| -927.329|    34.66%|   0:00:00.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -925.991| -926.702|    34.67%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -925.823| -926.535|    34.67%|   0:00:02.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -925.748| -926.459|    34.67%|   0:00:00.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
|  -2.192|   -2.192| -925.383| -926.094|    34.67%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -925.024| -925.735|    34.67%|   0:00:00.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -924.542| -925.253|    34.67%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -924.169| -924.880|    34.68%|   0:00:00.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -923.970| -924.681|    34.68%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -923.770| -924.481|    34.68%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -923.743| -924.454|    34.68%|   0:00:02.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -923.599| -924.310|    34.69%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -923.536| -924.247|    34.69%|   0:00:01.0| 1550.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -923.414| -924.125|    34.69%|   0:00:01.0| 1551.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -922.629| -923.340|    34.69%|   0:00:02.0| 1551.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -922.473| -923.184|    34.69%|   0:00:01.0| 1551.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -922.381| -923.093|    34.71%|   0:00:01.0| 1551.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -922.076| -922.787|    34.75%|   0:00:02.0| 1552.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -921.879| -922.591|    34.76%|   0:00:00.0| 1552.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -921.496| -922.207|    34.77%|   0:00:02.0| 1552.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -921.250| -921.961|    34.77%|   0:00:00.0| 1552.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -921.007| -921.718|    34.80%|   0:00:01.0| 1552.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -920.587| -921.299|    34.80%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -920.317| -921.028|    34.81%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.192|   -2.192| -920.047| -920.758|    34.83%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -2.192|   -2.192| -919.853| -920.564|    34.83%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -919.654| -920.365|    34.84%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -919.529| -920.240|    34.85%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -919.401| -920.112|    34.85%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -919.386| -920.097|    34.85%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -919.084| -919.795|    34.88%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -919.022| -919.734|    34.88%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -918.995| -919.706|    34.90%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -918.953| -919.664|    34.91%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -2.192|   -2.192| -918.147| -918.858|    34.92%|   0:00:02.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -918.131| -918.842|    34.92%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -918.122| -918.833|    34.92%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -918.010| -918.721|    34.95%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -917.681| -918.393|    34.95%|   0:00:00.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -917.600| -918.311|    34.95%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -917.554| -918.266|    34.97%|   0:00:01.0| 1551.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -917.432| -918.143|    35.00%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -917.036| -917.747|    35.00%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -917.003| -917.714|    35.00%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -916.792| -917.503|    35.02%|   0:00:03.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -916.780| -917.491|    35.02%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -916.750| -917.461|    35.02%|   0:00:00.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
|  -2.192|   -2.192| -916.645| -917.357|    35.04%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -916.508| -917.219|    35.04%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -916.289| -917.000|    35.04%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -2.192|   -2.192| -916.044| -916.755|    35.05%|   0:00:03.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -915.885| -916.596|    35.05%|   0:00:00.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -915.670| -916.381|    35.09%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -915.469| -916.180|    35.09%|   0:00:00.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -915.176| -915.888|    35.11%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -915.112| -915.823|    35.12%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -915.086| -915.797|    35.13%|   0:00:00.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.192|   -2.192| -914.262| -914.973|    35.14%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -2.192|   -2.192| -914.198| -914.909|    35.15%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.192|   -2.192| -914.159| -914.870|    35.15%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.192|   -2.192| -914.133| -914.844|    35.15%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.192|   -2.192| -914.131| -914.842|    35.15%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.192|   -2.192| -914.110| -914.821|    35.16%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -914.061| -914.772|    35.16%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -914.018| -914.729|    35.16%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D    |
|  -2.192|   -2.192| -913.634| -914.345|    35.16%|   0:00:00.0| 1570.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -913.614| -914.325|    35.16%|   0:00:00.0| 1570.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -913.508| -914.219|    35.16%|   0:00:01.0| 1570.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -913.183| -913.894|    35.16%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -2.192|   -2.192| -913.141| -913.852|    35.17%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -913.134| -913.845|    35.17%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -912.474| -913.185|    35.17%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -2.192|   -2.192| -912.375| -913.086|    35.17%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -911.708| -912.419|    35.18%|   0:00:02.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -911.687| -912.398|    35.18%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -911.133| -911.844|    35.20%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
|  -2.192|   -2.192| -910.824| -911.536|    35.20%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -910.368| -911.079|    35.20%|   0:00:02.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -2.192|   -2.192| -909.969| -910.680|    35.20%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -909.870| -910.582|    35.20%|   0:00:01.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -909.815| -910.526|    35.20%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -909.332| -910.043|    35.21%|   0:00:00.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -2.192|   -2.192| -909.328| -910.039|    35.21%|   0:00:03.0| 1551.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.314| -910.025|    35.21%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.255| -909.966|    35.21%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.177| -909.888|    35.21%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.148| -909.859|    35.21%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.145| -909.856|    35.22%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.142| -909.854|    35.22%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.142| -909.853|    35.22%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -2.192|   -2.192| -909.062| -909.773|    35.22%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -909.038| -909.749|    35.24%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -909.027| -909.738|    35.24%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -908.968| -909.679|    35.24%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -908.790| -909.501|    35.26%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -908.782| -909.494|    35.26%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -908.729| -909.440|    35.26%|   0:00:02.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -907.837| -908.548|    35.28%|   0:00:02.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -907.830| -908.541|    35.28%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -907.693| -908.404|    35.29%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -907.654| -908.365|    35.29%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -907.516| -908.227|    35.29%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -907.351| -908.062|    35.30%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -2.192|   -2.192| -906.356| -907.067|    35.31%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -906.188| -906.899|    35.31%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -906.059| -906.770|    35.31%|   0:00:01.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -906.055| -906.766|    35.31%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -906.028| -906.739|    35.32%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.192|   -2.192| -905.697| -906.408|    35.32%|   0:00:01.0| 1572.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -2.192|   -2.192| -905.283| -905.994|    35.32%|   0:00:00.0| 1572.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -2.192|   -2.192| -905.172| -905.883|    35.32%|   0:00:00.0| 1572.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
|  -2.192|   -2.192| -905.029| -905.740|    35.32%|   0:00:00.0| 1572.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/D    |
|  -2.192|   -2.192| -903.494| -904.205|    35.33%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -903.480| -904.191|    35.33%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -903.328| -904.039|    35.34%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -903.318| -904.029|    35.34%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -902.538| -903.249|    35.35%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -902.497| -903.208|    35.35%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -902.416| -903.127|    35.36%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -902.380| -903.091|    35.36%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -899.904| -900.615|    35.36%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -2.192|   -2.192| -899.640| -900.351|    35.36%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -2.192|   -2.192| -899.566| -900.277|    35.37%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -899.530| -900.241|    35.37%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -898.573| -899.284|    35.39%|   0:00:02.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
|  -2.192|   -2.192| -898.539| -899.250|    35.39%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -898.517| -899.228|    35.39%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -898.490| -899.201|    35.40%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -898.460| -899.171|    35.40%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -2.192|   -2.192| -898.017| -898.728|    35.40%|   0:00:02.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -2.192|   -2.192| -897.730| -898.441|    35.41%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -2.192|   -2.192| -897.720| -898.431|    35.41%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -897.683| -898.394|    35.41%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -897.674| -898.385|    35.41%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -897.606| -898.317|    35.42%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -897.558| -898.269|    35.42%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.192|   -2.192| -896.423| -897.135|    35.43%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -2.192|   -2.192| -896.362| -897.074|    35.43%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -2.192|   -2.192| -895.567| -896.278|    35.43%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.192|   -2.192| -895.164| -895.875|    35.43%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -894.997| -895.708|    35.45%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -2.192|   -2.192| -894.632| -895.344|    35.45%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -2.192|   -2.192| -894.567| -895.278|    35.46%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -2.192|   -2.192| -893.971| -894.682|    35.46%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -893.783| -894.494|    35.46%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -893.665| -894.376|    35.47%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.192|   -2.192| -893.658| -894.369|    35.47%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.192|   -2.192| -893.330| -894.042|    35.47%|   0:00:02.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -892.794| -893.505|    35.48%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -2.192|   -2.192| -891.563| -892.274|    35.48%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -2.192|   -2.192| -891.452| -892.163|    35.49%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -891.388| -892.099|    35.49%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
|  -2.192|   -2.192| -891.296| -892.007|    35.50%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
|  -2.192|   -2.192| -891.168| -891.879|    35.51%|   0:00:00.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -2.192|   -2.192| -890.785| -891.496|    35.51%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -890.781| -891.492|    35.51%|   0:00:01.0| 1572.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -890.696| -891.407|    35.52%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -890.601| -891.312|    35.53%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.741| -890.452|    35.54%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.557| -890.268|    35.54%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.533| -890.245|    35.54%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.523| -890.234|    35.54%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.492| -890.203|    35.55%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.469| -890.180|    35.55%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.431| -890.142|    35.55%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.424| -890.135|    35.56%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.416| -890.127|    35.56%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -889.284| -889.995|    35.57%|   0:00:03.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.192|   -2.192| -889.118| -889.829|    35.58%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.192|   -2.192| -888.989| -889.700|    35.58%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.192|   -2.192| -888.950| -889.661|    35.59%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -2.192|   -2.192| -888.536| -889.247|    35.59%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
|  -2.192|   -2.192| -888.461| -889.172|    35.60%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -888.427| -889.138|    35.61%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -888.241| -888.953|    35.61%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -887.852| -888.563|    35.61%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -887.828| -888.539|    35.62%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -887.721| -888.432|    35.62%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
|  -2.192|   -2.192| -887.578| -888.290|    35.62%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -2.192|   -2.192| -887.501| -888.212|    35.63%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -887.343| -888.054|    35.63%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -887.085| -887.796|    35.63%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -887.025| -887.736|    35.63%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -887.004| -887.715|    35.63%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -886.156| -886.867|    35.63%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
|  -2.192|   -2.192| -886.118| -886.829|    35.63%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
|  -2.192|   -2.192| -886.047| -886.759|    35.63%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
|  -2.192|   -2.192| -883.670| -884.381|    35.64%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
|  -2.192|   -2.192| -883.616| -884.327|    35.64%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
|  -2.192|   -2.192| -883.573| -884.284|    35.64%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
|  -2.192|   -2.192| -879.005| -879.717|    35.65%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -878.997| -879.709|    35.65%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -878.976| -879.687|    35.66%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -878.945| -879.656|    35.67%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -878.906| -879.617|    35.67%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -878.866| -879.577|    35.67%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -2.192|   -2.192| -878.102| -878.813|    35.67%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -876.669| -877.380|    35.67%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -2.192|   -2.192| -876.573| -877.285|    35.67%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -2.192|   -2.192| -876.405| -877.116|    35.67%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -2.192|   -2.192| -876.339| -877.051|    35.66%|   0:00:02.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -2.192|   -2.192| -876.139| -876.851|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -874.912| -875.623|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -874.876| -875.587|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -2.192|   -2.192| -874.685| -875.396|    35.66%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -874.666| -875.377|    35.65%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -874.490| -875.201|    35.65%|   0:00:00.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -2.192|   -2.192| -874.273| -874.984|    35.66%|   0:00:00.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -2.192|   -2.192| -874.191| -874.902|    35.65%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -874.112| -874.823|    35.65%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -874.035| -874.746|    35.65%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -873.870| -874.581|    35.65%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.192|   -2.192| -871.283| -871.994|    35.65%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -871.262| -871.973|    35.65%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -871.188| -871.899|    35.65%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -871.027| -871.738|    35.66%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -871.016| -871.727|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -870.992| -871.703|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -870.946| -871.657|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -2.192|   -2.192| -870.910| -871.621|    35.66%|   0:00:00.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -2.192|   -2.192| -870.826| -871.537|    35.66%|   0:00:01.0| 1553.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -2.192|   -2.192| -868.364| -869.075|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -868.185| -868.896|    35.66%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -868.084| -868.795|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -867.944| -868.655|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -867.847| -868.558|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -2.192|   -2.192| -867.634| -868.345|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -867.519| -868.230|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -867.428| -868.139|    35.66%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -867.335| -868.046|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -867.091| -867.802|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -867.030| -867.741|    35.66%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -866.596| -867.308|    35.66%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -866.238| -866.949|    35.66%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -866.158| -866.869|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -866.067| -866.778|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.878| -866.589|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.870| -866.581|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.824| -866.535|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -865.718| -866.429|    35.66%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.588| -866.299|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.544| -866.255|    35.66%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.531| -866.242|    35.66%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -865.340| -866.051|    35.67%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -2.192|   -2.192| -864.181| -864.892|    35.67%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -863.510| -864.221|    35.67%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.192|   -2.192| -863.501| -864.213|    35.67%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.192|   -2.192| -863.180| -863.891|    35.67%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -2.192|   -2.192| -862.931| -863.642|    35.68%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -2.192|   -2.192| -862.920| -863.631|    35.68%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -862.901| -863.612|    35.68%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -862.853| -863.565|    35.68%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -861.971| -862.683|    35.69%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -861.932| -862.643|    35.69%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -861.671| -862.382|    35.69%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -861.576| -862.287|    35.69%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -861.412| -862.123|    35.69%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -861.338| -862.049|    35.69%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -861.274| -861.985|    35.70%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -861.217| -861.929|    35.70%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -861.154| -861.865|    35.70%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -861.132| -861.843|    35.70%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -861.126| -861.837|    35.70%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -860.311| -861.022|    35.71%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -860.301| -861.013|    35.71%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -857.337| -858.048|    35.72%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -856.003| -856.714|    35.72%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -855.979| -856.690|    35.72%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -855.951| -856.662|    35.72%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -855.866| -856.577|    35.72%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -855.837| -856.548|    35.72%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -855.797| -856.508|    35.73%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -855.790| -856.501|    35.73%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.192|   -2.192| -855.751| -856.463|    35.73%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -2.192|   -2.192| -855.743| -856.454|    35.73%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.192|   -2.192| -853.503| -854.214|    35.73%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -853.363| -854.074|    35.73%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -853.343| -854.054|    35.73%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -853.236| -853.947|    35.73%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -853.067| -853.778|    35.73%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.192|   -2.192| -852.116| -852.828|    35.74%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -851.769| -852.481|    35.74%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -851.616| -852.327|    35.74%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -851.287| -851.999|    35.74%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -851.188| -851.899|    35.74%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -2.192|   -2.192| -851.130| -851.841|    35.74%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -850.638| -851.349|    35.75%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -850.531| -851.242|    35.75%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -849.576| -850.287|    35.75%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -848.942| -849.653|    35.75%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -848.719| -849.430|    35.75%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -848.546| -849.257|    35.75%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -848.453| -849.164|    35.75%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -847.620| -848.331|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -847.543| -848.254|    35.76%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -846.456| -847.167|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -845.719| -846.430|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -845.675| -846.386|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.192|   -2.192| -845.641| -846.352|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -845.260| -845.971|    35.76%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.192|   -2.192| -845.220| -845.932|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -844.495| -845.215|    35.76%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.192|   -2.192| -843.829| -844.549|    35.77%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.192|   -2.192| -843.870| -844.590|    35.78%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -843.841| -844.561|    35.78%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -843.826| -844.545|    35.78%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -843.799| -844.519|    35.78%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.192|   -2.192| -842.794| -843.518|    35.79%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -842.713| -843.438|    35.79%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -840.773| -841.497|    35.79%|   0:00:01.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -840.692| -841.417|    35.79%|   0:00:00.0| 1574.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -840.185| -840.910|    35.79%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -839.918| -840.643|    35.79%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -839.850| -840.575|    35.79%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -839.132| -839.857|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -839.006| -839.731|    35.80%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -838.998| -839.723|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
|  -2.192|   -2.192| -838.991| -839.716|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -838.885| -839.610|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -838.877| -839.601|    35.80%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -838.172| -838.897|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -838.165| -838.890|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -837.643| -838.367|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -837.591| -838.316|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -837.583| -838.308|    35.80%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -837.498| -838.223|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -837.390| -838.115|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.192|   -2.192| -837.386| -838.111|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -2.192|   -2.192| -837.369| -838.094|    35.80%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -837.310| -838.042|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -837.263| -837.996|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.192|   -2.192| -836.331| -837.063|    35.81%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -2.192|   -2.192| -835.975| -836.708|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -835.548| -836.281|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -2.192|   -2.192| -835.451| -836.184|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -2.192|   -2.192| -835.354| -836.087|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -2.192|   -2.192| -835.182| -835.914|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -2.192|   -2.192| -835.091| -835.824|    35.81%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
|  -2.192|   -2.192| -834.724| -835.459|    35.81%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[104]                           |
|  -2.192|   -2.192| -834.643| -835.379|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[104]                           |
|  -2.192|   -2.192| -834.554| -835.289|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[104]                           |
|  -2.192|   -2.192| -834.473| -835.208|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[104]                           |
|  -2.192|   -2.192| -834.407| -835.142|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D    |
|  -2.192|   -2.192| -834.063| -834.798|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -833.802| -834.538|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
|  -2.192|   -2.192| -833.170| -833.974|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[99]                            |
|  -2.192|   -2.192| -832.922| -833.725|    35.82%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[99]                            |
|  -2.192|   -2.192| -832.846| -833.650|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.192|   -2.192| -832.673| -833.477|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D    |
|  -2.192|   -2.192| -832.481| -833.284|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -831.797| -832.610|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -831.481| -832.294|    35.82%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D    |
|  -2.192|   -2.192| -831.413| -832.226|    35.82%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D    |
|  -2.192|   -2.192| -831.319| -832.132|    35.83%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.192|   -2.192| -831.208| -832.021|    35.83%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.192|   -2.192| -830.890| -831.707|    35.83%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -830.706| -831.522|    35.83%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -2.192|   -2.192| -830.586| -831.366|    35.83%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -2.192|   -2.192| -830.528| -831.308|    35.83%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -830.499| -831.279|    35.83%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -830.436| -831.216|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -830.313| -831.094|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -2.192|   -2.192| -830.115| -830.895|    35.84%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -829.863| -830.639|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.834| -830.609|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.683| -830.459|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -829.668| -830.444|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -829.618| -830.393|    35.84%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -829.357| -830.132|    35.85%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.322| -830.099|    35.85%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.308| -830.074|    35.85%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.297| -830.063|    35.85%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.338| -830.084|    35.85%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.192|   -2.192| -829.320| -830.066|    35.86%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -829.296| -830.042|    35.86%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -829.276| -830.022|    35.85%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
|  -2.192|   -2.192| -829.248| -829.995|    35.85%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -829.243| -829.989|    35.86%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.192|   -2.192| -829.235| -829.966|    35.86%|   0:00:01.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -829.233| -829.964|    35.86%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.192|   -2.192| -829.233| -829.963|    35.86%|   0:00:00.0| 1555.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:05 real=0:07:05 mem=1555.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.192|  -0.730| -829.963|    35.86%|   0:00:00.0| 1555.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.192|  -0.657| -829.883|    35.86%|   0:00:01.0| 1574.4M|        NA|       NA| NA                                                 |
|  -0.160|   -2.192|  -0.657| -829.884|    35.86%|   0:00:00.0| 1574.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1574.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:06 real=0:07:06 mem=1574.4M) ***
** GigaOpt Optimizer WNS Slack -2.192 TNS Slack -829.884 Density 35.86
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.192  TNS Slack -829.884 Density 35.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    35.86%|        -|  -2.192|-829.884|   0:00:00.0| 1574.4M|
|    35.45%|      241|  -2.185|-829.414|   0:00:03.0| 1574.4M|
|    35.08%|      857|  -2.172|-834.670|   0:00:07.0| 1574.4M|
|    35.08%|        4|  -2.172|-834.670|   0:00:00.0| 1574.4M|
|    35.08%|        0|  -2.172|-834.670|   0:00:00.0| 1574.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.172  TNS Slack -834.670 Density 35.08
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 648 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.2) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1552.89M, totSessionCpu=0:29:58).
*** Starting refinePlace (0:29:58 mem=1568.9M) ***
Total net bbox length = 4.056e+05 (2.043e+05 2.013e+05) (ext = 4.045e+04)
Move report: Timing Driven Placement moves 1839 insts, mean move: 3.16 um, max move: 22.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_4614_0): (212.20, 251.20) --> (225.40, 242.20)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1598.1MB
Move report: Detail placement moves 9552 insts, mean move: 1.78 um, max move: 31.00 um
	Max move on inst (sfp_instance/FE_RC_3862_0): (338.40, 78.40) --> (318.20, 67.60)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1598.3MB
Summary Report:
Instances move: 10361 (out of 20408 movable)
Mean displacement: 2.05 um
Max displacement: 31.00 um (Instance: sfp_instance/FE_RC_3862_0) (338.4, 78.4) -> (318.2, 67.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.027e+05 (1.985e+05 2.042e+05) (ext = 4.043e+04)
Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 1598.3MB
*** Finished refinePlace (0:30:03 mem=1598.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1598.3M)


Density : 0.3508
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=1598.3M) ***
** GigaOpt Optimizer WNS Slack -2.304 TNS Slack -839.633 Density 35.08
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.304|   -2.304|-838.976| -839.633|    35.08%|   0:00:00.0| 1598.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.239|   -2.239|-837.731| -838.388|    35.07%|   0:00:00.0| 1598.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.230|   -2.230|-837.566| -838.223|    35.07%|   0:00:00.0| 1598.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.229|   -2.229|-837.553| -838.209|    35.07%|   0:00:00.0| 1598.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.217|   -2.217|-837.334| -837.991|    35.07%|   0:00:00.0| 1598.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.207|   -2.207|-837.120| -837.776|    35.07%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.200|   -2.200|-836.997| -837.654|    35.07%|   0:00:01.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.191|   -2.191|-836.660| -837.316|    35.07%|   0:00:04.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.188|   -2.188|-836.486| -837.143|    35.07%|   0:00:08.0| 1578.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.188|   -2.188|-836.270| -836.927|    35.08%|   0:00:01.0| 1578.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.188|   -2.188|-836.270| -836.927|    35.08%|   0:00:00.0| 1578.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:14.0 mem=1578.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.188|  -0.657| -836.927|    35.08%|   0:00:00.0| 1578.6M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.188|  -0.657| -836.927|    35.08%|   0:00:00.0| 1578.6M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1578.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.6 real=0:00:14.0 mem=1578.6M) ***
** GigaOpt Optimizer WNS Slack -2.188 TNS Slack -836.927 Density 35.08
*** Starting refinePlace (0:30:18 mem=1578.6M) ***
Total net bbox length = 4.026e+05 (1.984e+05 2.041e+05) (ext = 4.043e+04)
Move report: Detail placement moves 28 insts, mean move: 5.14 um, max move: 15.80 um
	Max move on inst (sfp_instance/FE_OCPC2645_n1293): (340.00, 92.80) --> (326.00, 94.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1578.6MB
Summary Report:
Instances move: 28 (out of 20406 movable)
Mean displacement: 5.14 um
Max displacement: 15.80 um (Instance: sfp_instance/FE_OCPC2645_n1293) (340, 92.8) -> (326, 94.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 4.027e+05 (1.985e+05 2.042e+05) (ext = 4.043e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1578.6MB
*** Finished refinePlace (0:30:18 mem=1578.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1578.6M)


Density : 0.3508
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1578.6M) ***
** GigaOpt Optimizer WNS Slack -2.188 TNS Slack -836.952 Density 35.08
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 650 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:37 real=0:07:37 mem=1578.6M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.188  TNS Slack -836.952 Density 35.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    35.08%|        -|  -2.188|-836.952|   0:00:00.0| 1575.9M|
|    35.08%|        2|  -2.185|-836.922|   0:00:01.0| 1575.9M|
|    35.07%|       18|  -2.185|-836.921|   0:00:00.0| 1575.9M|
|    35.07%|        7|  -2.185|-836.921|   0:00:00.0| 1575.9M|
|    35.07%|        0|  -2.185|-836.921|   0:00:01.0| 1575.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.185  TNS Slack -836.921 Density 35.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 650 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
*** Starting refinePlace (0:30:21 mem=1575.9M) ***
Total net bbox length = 4.027e+05 (1.985e+05 2.042e+05) (ext = 4.043e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1575.9MB
Summary Report:
Instances move: 0 (out of 20404 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.027e+05 (1.985e+05 2.042e+05) (ext = 4.043e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1575.9MB
*** Finished refinePlace (0:30:21 mem=1575.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1575.9M)


Density : 0.3507
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1575.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1427.09M, totSessionCpu=0:30:21).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22430  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 22430 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 650 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.06% V. EstWL: 3.211740e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 21780 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.17% V. EstWL: 4.072824e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.11% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 69938
[NR-eagl] Layer2(M2)(V) length: 1.327133e+05um, number of vias: 92908
[NR-eagl] Layer3(M3)(H) length: 1.522158e+05um, number of vias: 9614
[NR-eagl] Layer4(M4)(V) length: 5.386893e+04um, number of vias: 5724
[NR-eagl] Layer5(M5)(H) length: 4.835809e+04um, number of vias: 4410
[NR-eagl] Layer6(M6)(V) length: 2.398464e+04um, number of vias: 3672
[NR-eagl] Layer7(M7)(H) length: 1.821620e+04um, number of vias: 4050
[NR-eagl] Layer8(M8)(V) length: 2.095103e+04um, number of vias: 0
[NR-eagl] Total length: 4.503080e+05um, number of vias: 190316
[NR-eagl] End Peak syMemory usage = 1414.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.03 seconds
Extraction called for design 'core' of instances=20407 and nets=25953 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1410.410M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1501.18 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1501.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    77   |    13   |     13  |     0   |     0   |     0   |     0   | -2.35 |          0|          0|          0|  35.07  |            |           |
|     1   |     4   |     1   |      1  |     0   |     0   |     0   |     0   | -2.35 |          0|          0|         14|  35.07  |   0:00:00.0|    1577.5M|
|     1   |     4   |     1   |      1  |     0   |     0   |     0   |     0   | -2.35 |          0|          0|          0|  35.07  |   0:00:00.0|    1577.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 202 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1577.5M) ***

*** Starting refinePlace (0:30:30 mem=1609.5M) ***
Total net bbox length = 4.027e+05 (1.985e+05 2.042e+05) (ext = 4.043e+04)
Move report: Detail placement moves 81 insts, mean move: 3.75 um, max move: 37.80 um
	Max move on inst (sfp_instance/FE_RC_3985_0): (349.20, 53.20) --> (349.20, 15.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1609.5MB
Summary Report:
Instances move: 81 (out of 20404 movable)
Mean displacement: 3.75 um
Max displacement: 37.80 um (Instance: sfp_instance/FE_RC_3985_0) (349.2, 53.2) -> (349.2, 15.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.030e+05 (1.987e+05 2.044e+05) (ext = 4.043e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1609.5MB
*** Finished refinePlace (0:30:31 mem=1609.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1609.5M)


Density : 0.3507
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1609.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -2.184 -> -2.346 (bump = 0.162)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.346 TNS Slack -894.291 Density 35.07
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.346|   -2.346|-893.630| -894.291|    35.07%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.297|   -2.297|-893.318| -893.979|    35.08%|   0:00:05.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.297|   -2.297|-893.219| -893.879|    35.08%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.295|   -2.295|-893.265| -893.925|    35.08%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.286|   -2.286|-893.017| -893.677|    35.08%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.286|   -2.286|-892.984| -893.644|    35.08%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.285|   -2.285|-892.971| -893.632|    35.08%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.281|   -2.281|-892.923| -893.583|    35.09%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.280|   -2.280|-892.781| -893.442|    35.09%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.280|   -2.280|-892.781| -893.442|    35.09%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:07.0 mem=1579.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.280|  -0.661| -893.442|    35.09%|   0:00:00.0| 1579.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.280|  -0.661| -893.442|    35.09%|   0:00:00.0| 1579.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1579.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.0 real=0:00:07.0 mem=1579.7M) ***
** GigaOpt Optimizer WNS Slack -2.280 TNS Slack -893.442 Density 35.09
*** Starting refinePlace (0:30:41 mem=1579.7M) ***
Total net bbox length = 4.032e+05 (1.987e+05 2.044e+05) (ext = 4.043e+04)
Move report: Detail placement moves 7 insts, mean move: 3.94 um, max move: 9.40 um
	Max move on inst (sfp_instance/FE_OCPC2636_n191): (509.40, 11.80) --> (501.80, 13.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.7MB
Summary Report:
Instances move: 7 (out of 20416 movable)
Mean displacement: 3.94 um
Max displacement: 9.40 um (Instance: sfp_instance/FE_OCPC2636_n191) (509.4, 11.8) -> (501.8, 13.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.032e+05 (1.988e+05 2.044e+05) (ext = 4.043e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.7MB
*** Finished refinePlace (0:30:41 mem=1579.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.7M)


Density : 0.3509
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1579.7M) ***
** GigaOpt Optimizer WNS Slack -2.280 TNS Slack -893.442 Density 35.09
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 202 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.0 real=0:00:07.0 mem=1579.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -2.184 -> -2.279 (bump = 0.095)
Begin: GigaOpt nonLegal postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.280 TNS Slack -893.442 Density 35.09
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.280|   -2.280|-892.781| -893.442|    35.09%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.254|   -2.254|-891.914| -892.575|    35.10%|   0:00:02.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.254|   -2.254|-891.784| -892.445|    35.10%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.252|   -2.252|-891.773| -892.434|    35.11%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.247|   -2.247|-891.729| -892.390|    35.10%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.248|   -2.248|-891.622| -892.283|    35.11%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.243|   -2.243|-891.408| -892.069|    35.11%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.243|   -2.243|-891.376| -892.037|    35.11%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.236|   -2.236|-891.134| -891.794|    35.12%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.232|   -2.232|-891.056| -891.717|    35.12%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.233|   -2.233|-890.959| -891.620|    35.12%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.224|   -2.224|-890.873| -891.534|    35.12%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.224|   -2.224|-890.837| -891.498|    35.12%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.219|   -2.219|-890.562| -891.223|    35.13%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.214|   -2.214|-890.450| -891.111|    35.13%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.214|   -2.214|-890.429| -891.089|    35.13%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.207|   -2.207|-890.293| -890.954|    35.14%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.210|   -2.210|-890.260| -890.921|    35.15%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.205|   -2.205|-890.165| -890.826|    35.14%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.204|   -2.204|-890.118| -890.779|    35.14%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.204|   -2.204|-890.112| -890.773|    35.14%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.199|   -2.199|-890.001| -890.662|    35.15%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.199|   -2.199|-889.859| -890.520|    35.15%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.196|   -2.196|-889.672| -890.332|    35.16%|   0:00:01.0| 1581.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.196|   -2.196|-889.663| -890.324|    35.16%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.194|   -2.194|-889.597| -890.258|    35.16%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.193|   -2.193|-889.433| -890.093|    35.16%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.193|   -2.193|-889.232| -889.892|    35.17%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.193|   -2.193|-889.094| -889.755|    35.18%|   0:00:01.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.193|   -2.193|-888.911| -889.571|    35.18%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.193|   -2.193|-888.794| -889.455|    35.19%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.193|   -2.193|-888.794| -889.455|    35.19%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.3 real=0:00:09.0 mem=1579.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.193|  -0.661| -889.455|    35.19%|   0:00:00.0| 1579.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.193|  -0.661| -889.455|    35.19%|   0:00:00.0| 1579.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1579.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.5 real=0:00:09.0 mem=1579.7M) ***
** GigaOpt Optimizer WNS Slack -2.193 TNS Slack -889.455 Density 35.19
*** Starting refinePlace (0:30:55 mem=1579.7M) ***
Total net bbox length = 4.035e+05 (1.989e+05 2.046e+05) (ext = 4.043e+04)
Move report: Detail placement moves 1470 insts, mean move: 0.84 um, max move: 5.40 um
	Max move on inst (sfp_instance/FE_RC_6111_0): (506.40, 10.00) --> (508.20, 13.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1581.6MB
Summary Report:
Instances move: 1470 (out of 20436 movable)
Mean displacement: 0.84 um
Max displacement: 5.40 um (Instance: sfp_instance/FE_RC_6111_0) (506.4, 10) -> (508.2, 13.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND2D3
Total net bbox length = 4.040e+05 (1.992e+05 2.047e+05) (ext = 4.042e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1581.6MB
*** Finished refinePlace (0:30:55 mem=1581.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1581.6M)


Density : 0.3519
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1581.6M) ***
** GigaOpt Optimizer WNS Slack -2.193 TNS Slack -889.455 Density 35.19
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.193|   -2.193|-888.794| -889.455|    35.19%|   0:00:00.0| 1581.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.172|   -2.172|-888.223| -888.884|    35.19%|   0:00:08.0| 1591.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.172|   -2.172|-888.218| -888.879|    35.19%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.169|   -2.169|-888.115| -888.776|    35.20%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.169|   -2.169|-888.000| -888.661|    35.20%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.165|   -2.165|-887.918| -888.579|    35.20%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.163|   -2.163|-887.810| -888.470|    35.20%|   0:00:02.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.162|   -2.162|-887.791| -888.452|    35.21%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.162|   -2.162|-887.790| -888.451|    35.21%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.162|   -2.162|-887.779| -888.440|    35.21%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.161|   -2.161|-887.763| -888.424|    35.21%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.161|   -2.161|-887.631| -888.292|    35.24%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.162|   -2.162|-887.592| -888.252|    35.25%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.162|   -2.162|-887.456| -888.117|    35.26%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.162|   -2.162|-887.459| -888.120|    35.26%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.162|   -2.162|-887.459| -888.120|    35.26%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.9 real=0:00:11.0 mem=1589.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.162|  -0.661| -888.120|    35.26%|   0:00:00.0| 1589.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.162|  -0.661| -888.120|    35.26%|   0:00:00.0| 1589.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1589.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=1589.2M) ***
** GigaOpt Optimizer WNS Slack -2.162 TNS Slack -888.120 Density 35.26
*** Starting refinePlace (0:31:07 mem=1589.2M) ***
Total net bbox length = 4.043e+05 (1.995e+05 2.047e+05) (ext = 4.042e+04)
Move report: Detail placement moves 1815 insts, mean move: 4.61 um, max move: 51.60 um
	Max move on inst (sfp_instance/FE_RC_3805_0): (481.00, 17.20) --> (529.00, 13.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1591.1MB
Summary Report:
Instances move: 1815 (out of 20449 movable)
Mean displacement: 4.61 um
Max displacement: 51.60 um (Instance: sfp_instance/FE_RC_3805_0) (481, 17.2) -> (529, 13.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.135e+05 (2.063e+05 2.072e+05) (ext = 4.051e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1591.1MB
*** Finished refinePlace (0:31:08 mem=1591.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.1M)


Density : 0.3526
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.494 TNS Slack -900.209 Density 35.26
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.494|   -2.494|-899.548| -900.209|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.444|   -2.444|-898.542| -899.203|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.414|   -2.414|-897.948| -898.609|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.398|   -2.398|-897.449| -898.110|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.390|   -2.390|-896.574| -897.235|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.358|   -2.358|-896.145| -896.806|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.339|   -2.339|-895.570| -896.230|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.331|   -2.331|-894.831| -895.492|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.326|   -2.326|-894.784| -895.444|    35.25%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.312|   -2.312|-894.494| -895.154|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.302|   -2.302|-893.914| -894.574|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.291|   -2.291|-893.506| -894.167|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.280|   -2.280|-893.050| -893.711|    35.25%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.268|   -2.268|-892.372| -893.033|    35.25%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.258|   -2.258|-891.917| -892.578|    35.25%|   0:00:03.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.258|   -2.258|-891.905| -892.565|    35.25%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.253|   -2.253|-891.745| -892.406|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.253|   -2.253|-891.150| -891.810|    35.25%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.248|   -2.248|-891.004| -891.665|    35.25%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.242|   -2.242|-890.862| -891.523|    35.25%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.240|   -2.240|-890.778| -891.438|    35.25%|   0:00:03.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.239|   -2.239|-890.803| -891.464|    35.25%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.241|   -2.241|-890.806| -891.466|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.2 real=0:00:14.0 mem=1591.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.241|  -0.661| -891.466|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.241|  -0.661| -891.466|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.3 real=0:00:14.0 mem=1591.1M) ***
*** Starting refinePlace (0:31:23 mem=1591.1M) ***
Total net bbox length = 4.126e+05 (2.055e+05 2.071e+05) (ext = 4.051e+04)
Move report: Detail placement moves 8 insts, mean move: 5.00 um, max move: 19.20 um
	Max move on inst (sfp_instance/U261): (507.00, 13.60) --> (511.80, 28.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.1MB
Summary Report:
Instances move: 8 (out of 20447 movable)
Mean displacement: 5.00 um
Max displacement: 19.20 um (Instance: sfp_instance/U261) (507, 13.6) -> (511.8, 28)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 4.127e+05 (2.055e+05 2.071e+05) (ext = 4.051e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.1MB
*** Finished refinePlace (0:31:23 mem=1591.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.1M)


Density : 0.3526
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.241 TNS Slack -891.482 Density 35.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:38.6 real=0:00:39.0 mem=1591.1M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -836.821 -> -891.382
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.241 TNS Slack -891.482 Density 35.26
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.241|   -2.241|-890.822| -891.482|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.234|   -2.234|-890.334| -890.995|    35.26%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.234|   -2.234|-890.330| -890.990|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.234|   -2.234|-890.236| -890.896|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.234|   -2.234|-890.235| -890.896|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.234|   -2.234|-890.192| -890.853|    35.26%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.234|   -2.234|-890.188| -890.849|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.234|   -2.234|-890.102| -890.763|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.234|   -2.234|-890.048| -890.709|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.234|   -2.234|-889.849| -890.510|    35.26%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.234|   -2.234|-889.762| -890.422|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.234|   -2.234|-889.692| -890.353|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.234|   -2.234|-889.690| -890.351|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.234|   -2.234|-889.680| -890.340|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.234|   -2.234|-889.518| -890.179|    35.26%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -2.234|   -2.234|-889.447| -890.108|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -2.234|   -2.234|-889.356| -890.017|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -2.234|   -2.234|-889.354| -890.014|    35.26%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -2.234|   -2.234|-889.339| -890.000|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -2.234|   -2.234|-889.336| -889.996|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -2.234|   -2.234|-889.327| -889.988|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -2.234|   -2.234|-889.307| -889.968|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
|  -2.234|   -2.234|-889.300| -889.960|    35.26%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -2.234|   -2.234|-889.296| -889.957|    35.26%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.234|   -2.234|-888.614| -889.274|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.234|   -2.234|-886.999| -887.659|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.234|   -2.234|-886.261| -886.921|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.234|   -2.234|-886.043| -886.704|    35.27%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.234|   -2.234|-886.033| -886.694|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.234|   -2.234|-886.003| -886.664|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -2.234|   -2.234|-882.163| -882.823|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -2.234|   -2.234|-882.015| -882.676|    35.27%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_/D   |
|  -2.234|   -2.234|-880.760| -881.421|    35.28%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -2.234|   -2.234|-880.456| -881.117|    35.28%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -2.234|   -2.234|-880.415| -881.075|    35.28%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -2.234|   -2.234|-879.483| -880.144|    35.29%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -2.234|   -2.234|-878.448| -879.108|    35.30%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -2.234|   -2.234|-877.313| -877.973|    35.30%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -2.234|   -2.234|-877.268| -877.929|    35.31%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -2.234|   -2.234|-877.147| -877.808|    35.32%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -2.234|   -2.234|-877.139| -877.800|    35.32%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -2.234|   -2.234|-876.902| -877.563|    35.32%|   0:00:03.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -2.234|   -2.234|-876.670| -877.331|    35.33%|   0:00:02.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -2.234|   -2.234|-876.124| -876.785|    35.33%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -2.234|   -2.234|-875.630| -876.290|    35.33%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -2.234|   -2.234|-873.821| -874.482|    35.34%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -2.234|   -2.234|-873.715| -874.375|    35.34%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -2.234|   -2.234|-873.601| -874.261|    35.34%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -2.234|   -2.234|-873.414| -874.074|    35.34%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -2.234|   -2.234|-872.718| -873.379|    35.34%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -2.234|   -2.234|-872.557| -873.218|    35.34%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -2.234|   -2.234|-872.496| -873.157|    35.34%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -2.234|   -2.234|-872.074| -872.734|    35.35%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -2.234|   -2.234|-871.990| -872.650|    35.35%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -2.234|   -2.234|-871.938| -872.599|    35.35%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.234|   -2.234|-871.796| -872.457|    35.35%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -2.234|   -2.234|-871.682| -872.343|    35.35%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -2.234|   -2.234|-871.676| -872.336|    35.35%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -2.234|   -2.234|-871.559| -872.220|    35.35%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -2.234|   -2.234|-871.473| -872.133|    35.35%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -2.234|   -2.234|-870.936| -871.597|    35.36%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
|  -2.234|   -2.234|-870.659| -871.320|    35.36%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -2.234|   -2.234|-870.637| -871.298|    35.36%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -2.234|   -2.234|-870.627| -871.288|    35.37%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -2.234|   -2.234|-870.573| -871.233|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -2.234|   -2.234|-870.539| -871.200|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -2.234|   -2.234|-869.904| -870.565|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -2.234|   -2.234|-869.904| -870.565|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -2.234|   -2.234|-869.161| -869.822|    35.37%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
|  -2.234|   -2.234|-869.135| -869.796|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -2.234|   -2.234|-869.127| -869.787|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -2.234|   -2.234|-868.803| -869.464|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.234|   -2.234|-868.745| -869.406|    35.37%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -2.234|   -2.234|-868.734| -869.394|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -2.234|   -2.234|-868.296| -868.957|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -2.234|   -2.234|-868.244| -868.905|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -2.234|   -2.234|-868.226| -868.887|    35.37%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -2.234|   -2.234|-868.186| -868.847|    35.37%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -2.234|   -2.234|-867.646| -868.306|    35.38%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.234|   -2.234|-867.573| -868.233|    35.38%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.234|   -2.234|-867.518| -868.179|    35.38%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.234|   -2.234|-867.482| -868.143|    35.38%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.234|   -2.234|-866.987| -867.648|    35.39%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -2.234|   -2.234|-866.963| -867.623|    35.39%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -2.234|   -2.234|-866.759| -867.419|    35.40%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -2.234|   -2.234|-866.700| -867.361|    35.40%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -2.234|   -2.234|-866.692| -867.353|    35.40%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -2.234|   -2.234|-866.672| -867.333|    35.40%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -2.234|   -2.234|-866.501| -867.162|    35.40%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -2.234|   -2.234|-866.471| -867.131|    35.40%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -2.234|   -2.234|-866.423| -867.083|    35.40%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -2.234|   -2.234|-866.228| -866.889|    35.41%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
|  -2.234|   -2.234|-866.206| -866.866|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
|  -2.234|   -2.234|-865.893| -866.554|    35.41%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -2.234|   -2.234|-865.824| -866.484|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -2.234|   -2.234|-865.757| -866.417|    35.41%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -2.234|   -2.234|-865.733| -866.393|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -2.234|   -2.234|-865.722| -866.383|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.234|   -2.234|-865.560| -866.221|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.234|   -2.234|-865.505| -866.166|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.234|   -2.234|-865.422| -866.083|    35.41%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
|  -2.234|   -2.234|-865.275| -865.936|    35.42%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/D    |
|  -2.234|   -2.234|-865.184| -865.845|    35.42%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -2.234|   -2.234|-865.148| -865.808|    35.42%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -2.234|   -2.234|-864.852| -865.513|    35.42%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.234|   -2.234|-864.362| -865.023|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -2.234|   -2.234|-864.356| -865.016|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -2.234|   -2.234|-864.319| -864.979|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.234|   -2.234|-864.277| -864.938|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.234|   -2.234|-864.035| -864.696|    35.43%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D    |
|  -2.234|   -2.234|-863.908| -864.569|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.234|   -2.234|-863.904| -864.565|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.234|   -2.234|-863.871| -864.532|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -2.234|   -2.234|-863.864| -864.525|    35.43%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
|  -2.234|   -2.234|-863.858| -864.518|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
|  -2.234|   -2.234|-863.852| -864.512|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
|  -2.234|   -2.234|-863.847| -864.508|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
|  -2.234|   -2.234|-863.847| -864.507|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.234|   -2.234|-863.847| -864.507|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.7 real=0:00:38.0 mem=1591.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.234|  -0.661| -864.507|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.234|  -0.661| -864.507|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.8 real=0:00:38.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.234 TNS Slack -864.507 Density 35.43
*** Starting refinePlace (0:32:05 mem=1591.1M) ***
Total net bbox length = 4.132e+05 (2.058e+05 2.074e+05) (ext = 4.051e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.1MB
Summary Report:
Instances move: 0 (out of 20504 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.132e+05 (2.058e+05 2.074e+05) (ext = 4.051e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.1MB
*** Finished refinePlace (0:32:05 mem=1591.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.1M)


Density : 0.3543
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.234 TNS Slack -864.697 Density 35.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 215 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:38.8 real=0:00:39.0 mem=1591.1M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -2.184 -> -2.234 (bump = 0.05)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.234 TNS Slack -864.697 Density 35.43
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.234|   -2.234|-864.036| -864.697|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.232|   -2.232|-863.769| -864.430|    35.43%|   0:00:04.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.230|   -2.230|-863.754| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=1591.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.230|  -0.661| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.230|  -0.661| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:04.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.230 TNS Slack -864.414 Density 35.43
*** Starting refinePlace (0:32:13 mem=1591.1M) ***
Total net bbox length = 4.132e+05 (2.058e+05 2.074e+05) (ext = 4.051e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1591.1MB
Summary Report:
Instances move: 0 (out of 20505 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.132e+05 (2.058e+05 2.074e+05) (ext = 4.051e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1591.1MB
*** Finished refinePlace (0:32:13 mem=1591.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.1M)


Density : 0.3543
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.230 TNS Slack -864.414 Density 35.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 215 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=1591.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.823%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1556.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.230 TNS Slack -864.414 Density 35.43
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.230|   -2.230|-863.754| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -2.230|   -2.230|-863.753| -864.414|    35.43%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -2.230|   -2.230|-863.754| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1591.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.230|  -0.661| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.230|  -0.661| -864.414|    35.43%|   0:00:00.0| 1591.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1591.1M) ***
** GigaOpt Optimizer WNS Slack -2.230 TNS Slack -864.414 Density 35.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 215 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1591.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:29:03, real = 0:28:59, mem = 1442.3M, totSessionCpu=0:32:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1442.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1442.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1450.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1450.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.230  | -2.230  | -0.161  |
|           TNS (ns):|-864.415 |-863.754 | -0.661  |
|    Violating Paths:|  1101   |  1096   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      1 (4)       |   -0.014   |      1 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.432%
Routing Overflow: 0.01% H and 0.11% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1450.3M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1155.99MB/1155.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1155.99MB/1155.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1155.99MB/1155.99MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT)
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 10%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 20%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 30%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 40%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 50%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 60%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 70%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 80%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 90%

Finished Levelizing
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT)

Starting Activity Propagation
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT)
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 10%
2025-Mar-13 21:01:31 (2025-Mar-14 04:01:31 GMT): 20%
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1156.60MB/1156.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT)
 ... Calculating switching power
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 10%
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 20%
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 30%
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 40%
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:01:32 (2025-Mar-14 04:01:32 GMT): 60%
2025-Mar-13 21:01:33 (2025-Mar-14 04:01:33 GMT): 70%
2025-Mar-13 21:01:34 (2025-Mar-14 04:01:34 GMT): 80%
2025-Mar-13 21:01:34 (2025-Mar-14 04:01:34 GMT): 90%

Finished Calculating power
2025-Mar-13 21:01:34 (2025-Mar-14 04:01:34 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1156.70MB/1156.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1156.70MB/1156.70MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1156.70MB/1156.70MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:01:34 (2025-Mar-14 04:01:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.64007345 	   61.1113%
Total Switching Power:      32.58183069 	   37.8252%
Total Leakage Power:         0.91606674 	    1.0635%
Total Power:                86.13797110
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.35       1.698      0.1479       22.19       25.76
Macro                                  0      0.6432           0      0.6432      0.7467
IO                                     0           0           0           0           0
Combinational                      32.29       30.24      0.7682        63.3       73.49
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              52.64       32.58      0.9161       86.14         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.64       32.58      0.9161       86.14         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	     0.357
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U208 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.55111e-10 F
* 		Total instances in design: 20508
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1156.70MB/1156.70MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -2.230  TNS Slack -864.414 Density 35.43
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    35.43%|        -|  -2.230|-864.414|   0:00:00.0| 1599.1M|
|    35.43%|        0|  -2.230|-864.414|   0:00:03.0| 1599.1M|
|    35.43%|       41|  -2.230|-864.410|   0:00:12.0| 1599.1M|
|    35.41%|       45|  -2.230|-864.485|   0:00:05.0| 1599.1M|
|    35.41%|        1|  -2.230|-864.460|   0:00:00.0| 1599.1M|
|    35.38%|     1249|  -2.228|-863.791|   0:00:08.0| 1599.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.228  TNS Slack -863.791 Density 35.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 215 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:28.7) (real = 0:00:29.0) **
Executing incremental physical updates
*** Starting refinePlace (0:32:54 mem=1564.8M) ***
Total net bbox length = 4.121e+05 (2.052e+05 2.070e+05) (ext = 4.055e+04)
Move report: Detail placement moves 734 insts, mean move: 1.54 um, max move: 18.80 um
	Max move on inst (FE_OCPC2615_FE_OFN633_out_124_): (502.00, 15.40) --> (511.80, 24.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1564.8MB
Summary Report:
Instances move: 734 (out of 20451 movable)
Mean displacement: 1.54 um
Max displacement: 18.80 um (Instance: FE_OCPC2615_FE_OFN633_out_124_) (502, 15.4) -> (511.8, 24.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 4.129e+05 (2.057e+05 2.072e+05) (ext = 4.053e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1564.8MB
*** Finished refinePlace (0:32:54 mem=1564.8M) ***
Checking setup slack degradation ...
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.228|   -2.228|-863.791| -863.791|    35.38%|   0:00:00.0| 1599.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1599.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1599.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 215 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1194.27MB/1194.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1194.27MB/1194.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1194.27MB/1194.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT)
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 10%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 20%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 30%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 40%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 50%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 60%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 70%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 80%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 90%

Finished Levelizing
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT)

Starting Activity Propagation
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT)
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 10%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 20%
2025-Mar-13 21:02:09 (2025-Mar-14 04:02:09 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1194.27MB/1194.27MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT)
 ... Calculating switching power
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT): 10%
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT): 20%
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT): 30%
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT): 40%
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:02:10 (2025-Mar-14 04:02:10 GMT): 60%
2025-Mar-13 21:02:11 (2025-Mar-14 04:02:11 GMT): 70%
2025-Mar-13 21:02:12 (2025-Mar-14 04:02:12 GMT): 80%
2025-Mar-13 21:02:12 (2025-Mar-14 04:02:12 GMT): 90%

Finished Calculating power
2025-Mar-13 21:02:12 (2025-Mar-14 04:02:12 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1194.27MB/1194.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1194.27MB/1194.27MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1194.27MB/1194.27MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:02:12 (2025-Mar-14 04:02:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.52982543 	   61.1508%
Total Switching Power:      32.46231548 	   37.7899%
Total Leakage Power:         0.91000756 	    1.0594%
Total Power:                85.90214873
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.35       1.692      0.1479       22.19       25.83
Macro                                  0      0.6421           0      0.6421      0.7475
IO                                     0           0           0           0           0
Combinational                      32.18       30.13      0.7621       63.07       73.42
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              52.53       32.46        0.91        85.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.53       32.46        0.91        85.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3559
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U208 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.54454e-10 F
* 		Total instances in design: 20454
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1194.27MB/1194.27MB)

*** Finished Leakage Power Optimization (cpu=0:00:38, real=0:00:37, mem=1442.60M, totSessionCpu=0:33:03).
Extraction called for design 'core' of instances=20454 and nets=26000 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1424.121M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1502.96 CPU=0:00:02.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1503.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1162.19MB/1162.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1162.34MB/1162.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1162.34MB/1162.34MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-13 21:02:17 (2025-Mar-14 04:02:17 GMT)
2025-Mar-13 21:02:17 (2025-Mar-14 04:02:17 GMT): 10%
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 20%
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1162.88MB/1162.88MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT)
 ... Calculating switching power
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 10%
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 20%
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 30%
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 40%
2025-Mar-13 21:02:18 (2025-Mar-14 04:02:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:02:19 (2025-Mar-14 04:02:19 GMT): 60%
2025-Mar-13 21:02:19 (2025-Mar-14 04:02:19 GMT): 70%
2025-Mar-13 21:02:20 (2025-Mar-14 04:02:20 GMT): 80%
2025-Mar-13 21:02:20 (2025-Mar-14 04:02:20 GMT): 90%

Finished Calculating power
2025-Mar-13 21:02:20 (2025-Mar-14 04:02:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1162.88MB/1162.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1162.88MB/1162.88MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1162.88MB/1162.88MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:02:20 (2025-Mar-14 04:02:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.52978809 	   61.1508%
Total Switching Power:      32.46231548 	   37.7899%
Total Leakage Power:         0.91000756 	    1.0594%
Total Power:                85.90211140
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.35       1.692      0.1479       22.19       25.83
Macro                                  0      0.6421           0      0.6421      0.7475
IO                                     0           0           0           0           0
Combinational                      32.18       30.13      0.7621       63.07       73.42
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              52.53       32.46        0.91        85.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.53       32.46        0.91        85.9         100
Total leakage power = 0.910008 mW
Cell usage statistics:  
Library tcbn65gpluswc , 20451 cells ( 100.000000%) , 0.910008 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1163.08MB/1163.08MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:29:53, real = 0:29:50, mem = 1445.7M, totSessionCpu=0:33:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1445.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1445.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1453.7M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1445.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1445.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.228  | -2.228  | -0.161  |
|           TNS (ns):|-863.860 |-863.199 | -0.661  |
|    Violating Paths:|  1101   |  1096   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      1 (4)       |   -0.014   |      1 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.377%
Routing Overflow: 0.01% H and 0.11% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1445.7M
**optDesign ... cpu = 0:29:55, real = 0:29:51, mem = 1443.7M, totSessionCpu=0:33:12 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.8930' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:32:42, real = 0:32:40, mem = 1375.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 69 warning(s), 0 error(s)

<CMD> addFiller -cell DCAP -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 136801 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 136801 filler insts added - prefix FILLER (CPU: 0:00:01.3).
For 136801 new insts, 136801 new pwr-pin connections were made to global net 'VDD'.
136801 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 157255 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8930 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 530 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1403.4M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1560.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.0  MEM: 209.3M)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2163 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1755.0M, init mem=1755.0M)
*info: Placed = 157255         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:96.96%(232596/239880)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1755.0M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 276822.424um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2163
    Delay constrained sinks:     2163
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22477  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 22477 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 215 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.861560e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 22262 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.16% V. EstWL: 4.313358e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.09% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 70047
[NR-eagl] Layer2(M2)(V) length: 1.370012e+05um, number of vias: 94210
[NR-eagl] Layer3(M3)(H) length: 1.621103e+05um, number of vias: 8772
[NR-eagl] Layer4(M4)(V) length: 6.011289e+04um, number of vias: 4375
[NR-eagl] Layer5(M5)(H) length: 5.090579e+04um, number of vias: 2774
[NR-eagl] Layer6(M6)(V) length: 2.435689e+04um, number of vias: 1968
[NR-eagl] Layer7(M7)(H) length: 1.289020e+04um, number of vias: 2275
[NR-eagl] Layer8(M8)(V) length: 1.326064e+04um, number of vias: 0
[NR-eagl] Total length: 4.606379e+05um, number of vias: 184421
[NR-eagl] End Peak syMemory usage = 1558.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.17 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 276822.424um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2163
    Delay constrained sinks:     2163
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:34:51 mem=1627.6M) ***
Total net bbox length = 4.174e+05 (2.078e+05 2.095e+05) (ext = 4.084e+04)
Density distribution unevenness ratio = 1.274%
Move report: Detail placement moves 3727 insts, mean move: 1.05 um, max move: 11.60 um
	Max move on inst (FILLER_39083): (237.60, 236.80) --> (247.40, 235.00)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1645.6MB
Summary Report:
Instances move: 1466 (out of 20490 movable)
Mean displacement: 1.07 um
Max displacement: 10.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U294) (223.2, 218.8) -> (226.4, 211.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.182e+05 (2.083e+05 2.098e+05) (ext = 4.084e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1645.6MB
*** Finished refinePlace (0:34:55 mem=1645.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,3.96)              3
      [3.96,4.32)             0
      [4.32,4.68)             0
      [4.68,5.04)             0
      [5.04,5.4)              0
      [5.4,5.76)              0
      [5.76,6.12)             0
      [6.12,6.48)             0
      [6.48,6.84)             0
      [6.84,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (223.907,224.917)    (223.907,217.718)    ccl clock buffer, uid:Ac7e6 (a lib_cell CKBD16) at (221.400,217.000), in power domain auto-default
           3.6         (239.507,224.917)    (239.507,221.317)    ccl clock buffer, uid:Ac7b4 (a lib_cell CKBD16) at (237.000,220.600), in power domain auto-default
           3.6         (223.907,224.917)    (223.907,228.518)    ccl clock buffer, uid:Ac7e2 (a lib_cell CKBD16) at (221.400,227.800), in power domain auto-default
           3.6         (223.907,224.917)    (223.907,221.317)    ccl clock buffer, uid:Ac7d1 (a lib_cell CKBD16) at (221.400,220.600), in power domain auto-default
           0           (239.507,224.917)    (239.507,224.917)    ccl clock buffer, uid:Ac7e4 (a lib_cell CKBD16) at (237.000,224.200), in power domain auto-default
           0           (223.907,228.518)    (223.907,228.518)    ccl clock buffer, uid:Ac7e2 (a lib_cell CKBD16) at (221.400,227.800), in power domain auto-default
           0           (371.308,340.118)    (371.308,340.118)    ccl clock buffer, uid:Ac7bc (a lib_cell CKBD16) at (368.800,339.400), in power domain auto-default
           0           (371.308,224.917)    (371.308,224.917)    ccl clock buffer, uid:Ac7e3 (a lib_cell CKBD16) at (368.800,224.200), in power domain auto-default
           0           (223.907,221.317)    (223.907,221.317)    ccl clock buffer, uid:Ac7d1 (a lib_cell CKBD16) at (221.400,220.600), in power domain auto-default
           0           (223.907,217.718)    (223.907,217.718)    ccl clock buffer, uid:Ac7e6 (a lib_cell CKBD16) at (221.400,217.000), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.295pF, leaf=1.888pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.089),top(nil), margined worst slew is leaf(0.100),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.199, max=0.322, avg=0.238, sd=0.009], skew [0.122 vs 0.057*, 99.1% {0.210, 0.239, 0.267}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.199ns, 0.322ns] average 0.238ns std.dev 0.009ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=157294 and nets=29357 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1615.691M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=39, i=0, cg=0, l=0, total=39
  Rebuilding timing graph   cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
  Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
    skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
  Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.919pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1883.800um, leaf=10300.801um, total=12184.601um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.322, avg=0.239, sd=0.009], skew [0.121 vs 0.057*, 99.1% {0.212, 0.241, 0.269}] (wid=0.031 ws=0.019) (gid=0.303 gs=0.115)
    Clock network insertion delays are now [0.200ns, 0.322ns] average 0.239ns std.dev 0.009ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 252 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=393.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=393.120um^2
      gate capacitance : top=0.000pF, trunk=0.214pF, leaf=2.093pF, total=2.308pF
      wire capacitance : top=0.000pF, trunk=0.300pF, leaf=1.899pF, total=2.199pF
      wire lengths   : top=0.000um, trunk=1885.300um, leaf=10179.442um, total=12064.742um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.090),top(nil), margined worst slew is leaf(0.101),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.200, max=0.315, avg=0.239, sd=0.009], skew [0.115 vs 0.057*, 99.1% {0.212, 0.240, 0.269}] (wid=0.032 ws=0.020) (gid=0.299 gs=0.112)
    Clock network insertion delays are now [0.200ns, 0.315ns] average 0.239ns std.dev 0.009ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=345.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=345.600um^2
      gate capacitance : top=0.000pF, trunk=0.190pF, leaf=2.093pF, total=2.283pF
      wire capacitance : top=0.000pF, trunk=0.301pF, leaf=1.900pF, total=2.200pF
      wire lengths   : top=0.000um, trunk=1885.200um, leaf=10180.100um, total=12065.300um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.085),top(nil), margined worst slew is leaf(0.101),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.315, avg=0.239, sd=0.007], skew [0.100 vs 0.057*, 100% {0.216, 0.241, 0.269}] (wid=0.031 ws=0.020) (gid=0.299 gs=0.107)
    Clock network insertion delays are now [0.216ns, 0.315ns] average 0.239ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 788 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=39, i=0, cg=0, l=0, total=39
      cell areas     : b=339.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=339.120um^2
      gate capacitance : top=0.000pF, trunk=0.187pF, leaf=2.093pF, total=2.280pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=1.899pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1990.700um, leaf=10175.649um, total=12166.350um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.315, avg=0.255, sd=0.007], skew [0.078 vs 0.057*, 100% {0.238, 0.254, 0.283}] (wid=0.039 ws=0.024) (gid=0.300 gs=0.091)
    Clock network insertion delays are now [0.238ns, 0.315ns] average 0.255ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
          gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
          wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
          gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
          wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
      gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
    Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=40, i=0, cg=0, l=0, total=40
    cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
    gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
    wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
    wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
    sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
    skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
  Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
      gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
    Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
          gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
          wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
      gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
    Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
      gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
    Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
      gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.899pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
    Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=157295 and nets=29358 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1615.695M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
  Rebuilding timing graph   cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.900pF, total=2.221pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
  Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
    skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
  Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=349.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.200um^2
      gate capacitance : top=0.000pF, trunk=0.192pF, leaf=2.093pF, total=2.286pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.900pF, total=2.221pF
      wire lengths   : top=0.000um, trunk=2018.150um, leaf=10175.649um, total=12193.799um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.277, max=0.306, avg=0.294, sd=0.007], skew [0.030 vs 0.057, 100% {0.277, 0.293, 0.306}] (wid=0.039 ws=0.024) (gid=0.291 gs=0.043)
    Clock network insertion delays are now [0.277ns, 0.306ns] average 0.294ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.286pF fall=2.278pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.272pF fall=2.265pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=322.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=322.920um^2
      gate capacitance : top=0.000pF, trunk=0.179pF, leaf=2.093pF, total=2.272pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=1.898pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=2018.157um, leaf=10162.692um, total=12180.849um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.295, max=0.327, avg=0.315, sd=0.007], skew [0.032 vs 0.057, 100% {0.295, 0.316, 0.327}] (wid=0.038 ws=0.023) (gid=0.311 gs=0.043)
    Clock network insertion delays are now [0.295ns, 0.327ns] average 0.315ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3067.86 -> 3266}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
      gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
      wire capacitance : top=0.000pF, trunk=0.320pF, leaf=1.898pF, total=2.217pF
      wire lengths   : top=0.000um, trunk=2010.350um, leaf=10162.692um, total=12173.042um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.278, max=0.309, avg=0.298, sd=0.007], skew [0.032 vs 0.057, 100% {0.278, 0.299, 0.309}] (wid=0.038 ws=0.023) (gid=0.294 gs=0.043)
    Clock network insertion delays are now [0.278ns, 0.309ns] average 0.298ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
      gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
      wire capacitance : top=0.000pF, trunk=0.320pF, leaf=1.898pF, total=2.217pF
      wire lengths   : top=0.000um, trunk=2010.350um, leaf=10162.692um, total=12173.042um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.278, max=0.309, avg=0.298, sd=0.007], skew [0.032 vs 0.057, 100% {0.278, 0.299, 0.309}] (wid=0.038 ws=0.023) (gid=0.294 gs=0.043)
    Clock network insertion delays are now [0.278ns, 0.309ns] average 0.298ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3067.86 -> 3091}
  Improving insertion delay done.
  Total capacitance is (rise=4.493pF fall=4.486pF), of which (rise=2.217pF fall=2.217pF) is wire, and (rise=2.276pF fall=2.268pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:35:07 mem=1680.9M) ***
Total net bbox length = 4.182e+05 (2.083e+05 2.098e+05) (ext = 4.089e+04)
Density distribution unevenness ratio = 1.585%
Move report: Detail placement moves 469 insts, mean move: 2.77 um, max move: 13.80 um
	Max move on inst (FILLER_36614): (281.20, 217.00) --> (286.00, 208.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1680.9MB
Summary Report:
Instances move: 82 (out of 18291 movable)
Mean displacement: 3.21 um
Max displacement: 9.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U386) (290.8, 215.2) -> (300.4, 215.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1680.9MB
*** Finished refinePlace (0:35:08 mem=1680.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:35:09 mem=1680.9M) ***
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Density distribution unevenness ratio = 1.276%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1680.9MB
Summary Report:
Instances move: 0 (out of 20491 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1680.9MB
*** Finished refinePlace (0:35:10 mem=1680.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 22476 (unrouted=0, trialRouted=22476, noStatus=0, routed=0, fixed=0)
(Not counting 6841 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=157295 and nets=29358 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1680.750M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 41 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 41 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 13 21:11:03 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29356 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1392.15 (MB), peak = 1520.00 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 13 21:11:28 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 13 21:11:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.70%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.65%
#
#  41 nets (0.14%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1396.01 (MB), peak = 1520.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1437.70 (MB), peak = 1520.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.12 (MB), peak = 1520.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6841 (skipped).
#Total number of selected nets for routing = 41.
#Total number of unselected nets (but routable) for routing = 22476 (skipped).
#Total number of nets in the design = 29358.
#
#22476 skipped nets do not have any wires.
#41 routable nets have only global wires.
#41 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 41               0  
#------------------------------------------------
#        Total                 41               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 41                197           22279  
#-------------------------------------------------------------------
#        Total                 41                197           22279  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 12017 um.
#Total half perimeter of net bounding box = 5464 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 7146 um.
#Total wire length on LAYER M4 = 4847 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5635
#Up-Via Summary (total 5635):
#           
#-----------------------
#  Metal 1         2240
#  Metal 2         1983
#  Metal 3         1400
#  Metal 4            6
#  Metal 5            6
#-----------------------
#                  5635 
#
#Total number of involved priority nets 41
#Maximum src to sink distance for priority net 376.6
#Average of max src_to_sink distance for priority net 116.5
#Average of ave src_to_sink distance for priority net 76.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1438.94 (MB), peak = 1520.00 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.48 (MB), peak = 1520.00 (MB)
#Start Track Assignment.
#Done with 1516 horizontal wires in 2 hboxes and 1065 vertical wires in 2 hboxes.
#Done with 13 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 13121 um.
#Total half perimeter of net bounding box = 5464 um.
#Total wire length on LAYER M1 = 1165 um.
#Total wire length on LAYER M2 = 7 um.
#Total wire length on LAYER M3 = 7065 um.
#Total wire length on LAYER M4 = 4862 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5635
#Up-Via Summary (total 5635):
#           
#-----------------------
#  Metal 1         2240
#  Metal 2         1983
#  Metal 3         1400
#  Metal 4            6
#  Metal 5            6
#-----------------------
#                  5635 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1415.67 (MB), peak = 1520.00 (MB)
#
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 50.26 (MB)
#Total memory = 1415.71 (MB)
#Peak memory = 1520.00 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.3% of the total area was rechecked for DRC, and 26.4% required routing.
#    number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            0        0        0
#	M2           14        1       15
#	Totals       14        1       15
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1434.08 (MB), peak = 1520.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.80 (MB), peak = 1520.00 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.74 (MB), peak = 1520.00 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.95 (MB), peak = 1520.00 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.95 (MB), peak = 1520.00 (MB)
#start 5th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinStp   Totals
#	M1            0        0        0        0
#	M2            1        1        2        4
#	Totals        1        1        2        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.95 (MB), peak = 1520.00 (MB)
#start 6th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.83 (MB), peak = 1520.00 (MB)
#start 7th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.32 (MB), peak = 1520.00 (MB)
#start 8th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.49 (MB), peak = 1520.00 (MB)
#start 9th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.31 (MB), peak = 1520.00 (MB)
#start 10th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.00 (MB), peak = 1520.00 (MB)
#start 11th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            0        0        0
#	M2            4        1        5
#	Totals        4        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.01 (MB), peak = 1520.00 (MB)
#start 12th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.48 (MB), peak = 1520.00 (MB)
#start 13th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.29 (MB), peak = 1520.00 (MB)
#start 14th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.20 (MB), peak = 1520.00 (MB)
#start 15th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.29 (MB), peak = 1520.00 (MB)
#start 16th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinStp   Totals
#	M1            0        0        0        0
#	M2            1        1        2        4
#	Totals        1        1        2        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.91 (MB), peak = 1520.00 (MB)
#start 17th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            0        0        0
#	M2            4        1        5
#	Totals        4        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.96 (MB), peak = 1520.00 (MB)
#start 18th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.77 (MB), peak = 1520.00 (MB)
#start 19th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.53 (MB), peak = 1520.00 (MB)
#start 20th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.47 (MB), peak = 1520.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 12554 um.
#Total half perimeter of net bounding box = 5464 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 553 um.
#Total wire length on LAYER M3 = 6716 um.
#Total wire length on LAYER M4 = 5276 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6374
#Total number of multi-cut vias = 40 (  0.6%)
#Total number of single cut vias = 6334 ( 99.4%)
#Up-Via Summary (total 6374):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2191 ( 98.2%)        40 (  1.8%)       2231
#  Metal 2        2092 (100.0%)         0 (  0.0%)       2092
#  Metal 3        2051 (100.0%)         0 (  0.0%)       2051
#-----------------------------------------------------------
#                 6334 ( 99.4%)        40 (  0.6%)       6374 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -2.18 (MB)
#Total memory = 1413.53 (MB)
#Peak memory = 1520.00 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -2.18 (MB)
#Total memory = 1413.53 (MB)
#Peak memory = 1520.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = 54.17 (MB)
#Total memory = 1375.91 (MB)
#Peak memory = 1520.00 (MB)
#Number of warnings = 49
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 13 21:11:55 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 41 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        50.000     100.000          27
       100.000     150.000           9
       150.000     200.000           1
       200.000     250.000           1
       250.000     300.000           2
       300.000     350.000           0
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000     10.000          17
       10.000     20.000           7
       20.000     30.000           6
       30.000     40.000           4
       40.000     50.000           2
       50.000     60.000           0
       60.000     70.000           2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net mac_array_instance/col_idx_5__mac_col_inst/CTS_4 (74 terminals)
    Guided length:  max path =    91.820um, total =   374.100um
    Routed length:  max path =   149.200um, total =   400.260um
    Deviation:      max path =    62.492%,  total =     6.993%

    Net CTS_87 (62 terminals)
    Guided length:  max path =   102.823um, total =   296.880um
    Routed length:  max path =   165.400um, total =   334.400um
    Deviation:      max path =    60.860%,  total =    12.638%

    Net mac_array_instance/col_idx_1__mac_col_inst/CTS_8 (60 terminals)
    Guided length:  max path =    80.760um, total =   261.490um
    Routed length:  max path =   114.400um, total =   301.780um
    Deviation:      max path =    41.654%,  total =    15.408%

    Net CTS_98 (100 terminals)
    Guided length:  max path =    89.705um, total =   393.650um
    Routed length:  max path =   126.000um, total =   458.720um
    Deviation:      max path =    40.460%,  total =    16.530%

    Net CTS_92 (98 terminals)
    Guided length:  max path =    67.585um, total =   384.175um
    Routed length:  max path =    93.000um, total =   422.400um
    Deviation:      max path =    37.604%,  total =     9.950%

    Net CTS_82 (88 terminals)
    Guided length:  max path =    91.642um, total =   368.887um
    Routed length:  max path =   125.800um, total =   421.000um
    Deviation:      max path =    37.273%,  total =    14.127%

    Net CTS_84 (74 terminals)
    Guided length:  max path =    85.195um, total =   363.870um
    Routed length:  max path =   115.000um, total =   404.360um
    Deviation:      max path =    34.984%,  total =    11.128%

    Net mac_array_instance/col_idx_2__mac_col_inst/CTS_4 (69 terminals)
    Guided length:  max path =    92.558um, total =   290.757um
    Routed length:  max path =   124.800um, total =   332.560um
    Deviation:      max path =    34.835%,  total =    14.377%

    Net CTS_80 (30 terminals)
    Guided length:  max path =    67.457um, total =   125.210um
    Routed length:  max path =    67.600um, total =   162.960um
    Deviation:      max path =     0.211%,  total =    30.149%

    Net CTS_94 (101 terminals)
    Guided length:  max path =    86.515um, total =   377.410um
    Routed length:  max path =   110.200um, total =   434.600um
    Deviation:      max path =    27.377%,  total =    15.153%

Set FIXED routing status on 41 net(s)
Set FIXED placed status on 40 instance(s)
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=41)
  Non-clock: 22476 (unrouted=22476, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 6841 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 41  numPreroutedWires = 6694
[NR-eagl] Read numTotalNets=22517  numIgnoredNets=41
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 22476 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 197 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.824120e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 22279 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.17% V. EstWL: 4.239306e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.10% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 9.200000e+00um, number of vias: 70118
[NR-eagl] Layer2(M2)(V) length: 1.333671e+05um, number of vias: 92523
[NR-eagl] Layer3(M3)(H) length: 1.593998e+05um, number of vias: 11039
[NR-eagl] Layer4(M4)(V) length: 6.460283e+04um, number of vias: 4682
[NR-eagl] Layer5(M5)(H) length: 5.675329e+04um, number of vias: 2752
[NR-eagl] Layer6(M6)(V) length: 2.557826e+04um, number of vias: 1888
[NR-eagl] Layer7(M7)(H) length: 1.245020e+04um, number of vias: 2207
[NR-eagl] Layer8(M8)(V) length: 1.276270e+04um, number of vias: 0
[NR-eagl] Total length: 4.649233e+05um, number of vias: 185209
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=157295 and nets=29358 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1639.824M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.046        0.046      1.002       0.005        0.005      1.000      1.000         1.000
    S->S Wire Len.       um         88.105       89.143      1.012     130.521      130.347      1.000      0.999         1.001
    S->S Wire Res.       Ohm       104.052      104.218      1.002     141.903      142.229      1.000      1.002         0.998
    S->S Wire Res./um    Ohm         1.255        1.146      0.913       0.721        0.554      0.958      0.736         1.247
    Total Wire Len.      um        135.917      136.850      1.007     164.697      164.534      1.000      0.999         1.001
    Trans. Time          ns          0.024        0.024      1.004       0.012        0.012      1.000      1.003         0.997
    Wire Cap.            fF         21.627       21.658      1.001      25.414       25.293      1.000      0.995         1.005
    Wire Cap./um         fF          0.122        0.122      0.993       0.082        0.081      1.000      0.993         1.007
    Wire Delay           ns          0.002        0.002      1.000       0.004        0.004      1.000      1.013         0.988
    Wire Skew            ns          0.000        0.000      1.062       0.000        0.000      0.996      1.045         0.948
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.080        0.080      1.003      0.008         0.008      1.000      1.028         0.973
    S->S Wire Len.       um        133.469      134.418      1.007     67.986        68.877      1.000      1.013         0.987
    S->S Wire Res.       Ohm       157.557      157.574      1.000     75.362        77.049      0.998      1.021         0.976
    S->S Wire Res./um    Ohm         1.271        1.248      0.982      0.298         0.256      0.993      0.853         1.155
    Total Wire Len.      um        488.893      495.333      1.013     59.627        59.971      0.999      1.005         0.993
    Trans. Time          ns          0.099        0.099      1.005      0.004         0.004      0.979      1.052         0.911
    Wire Cap.            fF         77.675       78.382      1.009      8.677         8.832      0.992      1.009         0.974
    Wire Cap./um         fF          0.159        0.158      0.996      0.002         0.002      0.721      0.586         0.888
    Wire Delay           ns          0.010        0.010      1.004      0.005         0.005      0.999      1.035         0.964
    Wire Skew            ns          0.008        0.008      1.016      0.003         0.003      1.000      1.145         0.873
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.097        0.095      0.989      0.009         0.009      0.986      0.960         1.012
    S->S Wire Len.       um         50.146       60.669      1.210     24.167        30.609      0.882      1.117         0.697
    S->S Wire Res.       Ohm        77.148       85.818      1.112     32.700        40.459      0.862      1.067         0.697
    S->S Wire Res./um    Ohm         1.623        1.464      0.902      0.308         0.191      0.840      0.521         1.356
    Total Wire Len.      um        290.363      300.593      1.035     84.008        84.876      0.994      1.004         0.983
    Trans. Time          ns          0.093        0.093      1.001      0.006         0.006      0.982      1.006         0.957
    Wire Cap.            fF         54.226       52.891      0.975     16.879        15.697      0.997      0.927         1.072
    Wire Cap./um         fF          0.186        0.175      0.943      0.013         0.009      0.968      0.655         1.430
    Wire Delay           ns          0.005        0.006      1.309      0.002         0.004      0.828      1.248         0.549
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_cdb_BUF_CLOCK_NODE_UID_Ac929/I        33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7e6/I        -0.971
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.200um        1.599         0.282         0.451
    M3                           432.072um    435.400um        1.599         0.282         0.451
    M4                           111.598um    110.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.781%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------
    Route Sink Pin                                           Difference (%)
    -----------------------------------------------------------------------
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ac7b4/I        22.222
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ac7be/I        19.048
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7c9/I                           14.815
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7c2/I                           11.905
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7c0/I                           11.628
    -----------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      4.200um        1.599         0.282         0.451
    M3                           653.053um    663.200um        1.599         0.282         0.451
    M4                           813.628um    818.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.717%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -----------------------------------------------------------------------------
    Route Sink Pin                                                 Difference (%)
    -----------------------------------------------------------------------------
    ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/CP                 -842.857
    ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/CP                 -636.364
    mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP       -631.818
    mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP       -600.000
    sfp_instance/sfp_out_sign1_reg_16_/CP                             -583.333
    -----------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       9.200um       1.787         0.272         0.487
    M2                              0.000um     547.340um       1.599         0.282         0.451
    M3                           4945.359um    5617.600um       1.599         0.282         0.451
    M4                           5217.333um    4346.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       94.710%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       2          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       6          0%        -        1           2%          -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    2143         98%       ER       39          87%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      22          1%        -        3           7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      13          1%        -        2           4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    2047        100%       ER       45         100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    1988        100%       ER       63         100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
      gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
      wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
      wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.278, max=0.311, avg=0.298, sd=0.007], skew [0.033 vs 0.057, 100% {0.278, 0.299, 0.311}] (wid=0.042 ws=0.027) (gid=0.294 gs=0.042)
    Clock network insertion delays are now [0.278ns, 0.311ns] average 0.298ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1800.36 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 1800.4M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
      Rebuilding timing graph   cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
      Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=40, i=0, cg=0, l=0, total=40
        cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
        gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
        wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
        wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
        sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
          gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
          wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
          wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
          skew_group clk/CON: insertion delay [min=0.278, max=0.311, avg=0.298, sd=0.007], skew [0.033 vs 0.057, 100% {0.278, 0.299, 0.311}] (wid=0.042 ws=0.027) (gid=0.294 gs=0.042)
        Clock network insertion delays are now [0.278ns, 0.311ns] average 0.298ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=157295 and nets=29358 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1654.137M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
      Rebuilding timing graph   cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
      Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=41)
  Non-clock: 22476 (unrouted=0, trialRouted=22476, noStatus=0, routed=0, fixed=0)
(Not counting 6841 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
      gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
      wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
      wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.278, max=0.311, avg=0.298, sd=0.007], skew [0.033 vs 0.057, 100% {0.278, 0.299, 0.311}] (wid=0.042 ws=0.027) (gid=0.294 gs=0.042)
    Clock network insertion delays are now [0.278ns, 0.311ns] average 0.298ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         40      329.760
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             40      329.760
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2033.400
  Leaf      10520.740
  Total     12554.140
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.182    0.322    0.504
  Leaf     2.093    1.851    3.944
  Total    2.276    2.173    4.448
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2163     2.093     0.001       0.001      0.001    0.015
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.102               0.102
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.278     0.311     0.033       0.057         0.027           0.014           0.298        0.007     100% {0.278, 0.299, 0.311}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.278ns, 0.311ns] average 0.298ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=40, i=0, cg=0, l=0, total=40
  cell areas     : b=329.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=329.760um^2
  gate capacitance : top=0.000pF, trunk=0.182pF, leaf=2.093pF, total=2.276pF
  wire capacitance : top=0.000pF, trunk=0.322pF, leaf=1.851pF, total=2.173pF
  wire lengths   : top=0.000um, trunk=2033.400um, leaf=10520.740um, total=12554.140um
  sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.102),trunk(0.102),top(nil), margined worst slew is leaf(0.102),trunk(0.102),top(nil)
  skew_group clk/CON: insertion delay [min=0.278, max=0.311, avg=0.298, sd=0.007], skew [0.033 vs 0.057, 100% {0.278, 0.299, 0.311}] (wid=0.042 ws=0.027) (gid=0.294 gs=0.042)
Clock network insertion delays are now [0.278ns, 0.311ns] average 0.298ns std.dev 0.007ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1641.7M, totSessionCpu=0:36:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1641.7M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1834.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1834.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1798.08 CPU=0:00:02.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1798.1M) ***
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:36:21 mem=1798.1M)
** Profile ** Overall slacks :  cpu=0:00:03.4, mem=1798.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1798.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.452  |
|           TNS (ns):|-866.233 |
|    Violating Paths:|  1149   |
|          All Paths:|  3220   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      3 (12)      |   -0.038   |      3 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.514%
       (97.114% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1798.1M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1721.8M, totSessionCpu=0:36:21 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20494

Instance distribution across the VT partitions:

 LVT : inst = 10072 (49.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10072 (49.1%)

 HVT : inst = 10419 (50.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10419 (50.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1721.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1721.8M) ***
*** Starting optimizing excluded clock nets MEM= 1721.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1721.8M) ***
Include MVT Delays for Hold Opt
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |    56   |    10   |     10  |     0   |     0   |     0   |     0   | -2.45 |          0|          0|          0|  97.11  |            |           |
|     9   |    46   |     7   |      7  |     0   |     0   |     0   |     0   | -2.45 |          0|          0|          3|  97.11  |   0:00:00.0|    1863.3M|
|     9   |    46   |     7   |      7  |     0   |     0   |     0   |     0   | -2.45 |          0|          0|          0|  97.11  |   0:00:00.0|    1863.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
Layer 7 has 197 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1863.3M) ***

*** Starting refinePlace (0:36:27 mem=1879.3M) ***
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Density distribution unevenness ratio = 1.423%
Density distribution unevenness ratio = 1.349%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1918.6MB
Summary Report:
Instances move: 0 (out of 20451 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1918.6MB
*** Finished refinePlace (0:36:29 mem=1918.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1918.6M)


Density : 0.9711
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1918.6M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1725.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1725.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1735.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1735.0M

------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1725.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.449  |
|           TNS (ns):|-865.977 |
|    Violating Paths:|  1149   |
|          All Paths:|  3220   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (8)       |   -0.011   |      2 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.514%
       (97.114% with Fillers)
Routing Overflow: 0.02% H and 0.10% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1735.0M
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1725.0M, totSessionCpu=0:36:30 **
*** Timing NOT met, worst failing slack is -2.449
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.449 TNS Slack -865.977 Density 97.11
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.449|   -2.449|-862.851| -865.977|    97.11%|   0:00:00.0| 1865.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.401|   -2.401|-862.331| -865.456|    97.11%|   0:00:01.0| 1869.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.401|   -2.401|-862.169| -865.294|    97.11%|   0:00:00.0| 1869.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.401|   -2.401|-862.169| -865.294|    97.11%|   0:00:01.0| 1871.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.401|   -2.401|-862.160| -865.285|    97.11%|   0:00:00.0| 1871.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -2.401|   -2.401|-862.143| -865.269|    97.11%|   0:00:00.0| 1871.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -2.401|   -2.401|-862.143| -865.269|    97.11%|   0:00:01.0| 1871.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.401|   -2.401|-862.091| -865.216|    97.11%|   0:00:00.0| 1871.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -2.401|   -2.401|-861.321| -864.447|    97.11%|   0:00:02.0| 1871.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.401|   -2.401|-861.321| -864.447|    97.11%|   0:00:02.0| 1873.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -2.401|   -2.401|-861.268| -864.393|    97.11%|   0:00:00.0| 1873.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
|  -2.401|   -2.401|-861.200| -864.326|    97.11%|   0:00:01.0| 1873.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -2.401|   -2.401|-861.040| -864.166|    97.11%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -2.401|   -2.401|-861.020| -864.146|    97.11%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -2.401|   -2.401|-861.020| -864.146|    97.11%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.401|   -2.401|-860.989| -864.115|    97.11%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D    |
|  -2.401|   -2.401|-860.805| -863.931|    97.11%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.401|   -2.401|-860.812| -863.938|    97.11%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.401|   -2.401|-860.754| -863.879|    97.11%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.401|   -2.401|-860.740| -863.865|    97.11%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D    |
|  -2.401|   -2.401|-860.740| -863.865|    97.11%|   0:00:01.0| 1896.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=1896.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=1896.6M) ***
** GigaOpt Optimizer WNS Slack -2.401 TNS Slack -863.865 Density 97.11
*** Starting refinePlace (0:36:48 mem=1912.6M) ***
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Density distribution unevenness ratio = 1.424%
Density distribution unevenness ratio = 1.350%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1945.0MB
Summary Report:
Instances move: 0 (out of 20447 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.184e+05 (2.085e+05 2.099e+05) (ext = 4.089e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1945.0MB
*** Finished refinePlace (0:36:50 mem=1945.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1945.0M)


Density : 0.9711
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1945.0M) ***
** GigaOpt Optimizer WNS Slack -2.401 TNS Slack -863.865 Density 97.11
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
Layer 7 has 197 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.7 real=0:00:15.0 mem=1945.0M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.401 TNS Slack -863.865 Density 97.11
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.401|   -2.401|-860.740| -863.865|    97.11%|   0:00:00.0| 1877.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.372|   -2.372|-860.552| -863.677|    97.10%|   0:00:06.0| 1881.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 2670 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.167|   -2.167|-822.314| -825.440|    97.10%|   0:00:08.0| 1900.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 48 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.664|   -1.664|-784.849| -787.974|    97.10%|   0:00:05.0| 1905.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -1.664|   -1.664|-784.810| -787.936|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -1.664|   -1.664|-784.810| -787.936|    97.10%|   0:00:01.0| 1908.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.5 real=0:00:20.0 mem=1908.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.153|   -1.664|  -3.125| -787.936|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[103]                                           |
|  -0.140|   -1.664|  -2.848| -787.658|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[6]                                             |
|  -0.126|   -1.664|  -2.473| -787.293|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[122]                                           |
|  -0.118|   -1.664|  -1.973| -786.793|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.098|   -1.664|  -1.733| -786.553|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[105]                                           |
|  -0.092|   -1.664|  -1.447| -786.267|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[99]                                            |
|  -0.084|   -1.664|  -1.439| -786.260|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[115]                                           |
|  -0.084|   -1.664|  -1.026| -785.847|    97.10%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| out[99]                                            |
|  -0.084|   -1.664|  -0.693| -785.514|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[99]                                            |
|  -0.084|   -1.664|  -0.693| -785.514|    97.10%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| out[99]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1908.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.2 real=0:00:21.0 mem=1908.1M) ***
** GigaOpt Optimizer WNS Slack -1.664 TNS Slack -785.514 Density 97.10
*** Starting refinePlace (0:37:17 mem=1924.1M) ***
Total net bbox length = 4.192e+05 (2.090e+05 2.102e+05) (ext = 4.089e+04)
Density distribution unevenness ratio = 1.430%
Density distribution unevenness ratio = 1.527%
Move report: Timing Driven Placement moves 71550 insts, mean move: 1.25 um, max move: 34.40 um
	Max move on inst (sfp_instance/FE_OCPC2945_n89): (325.20, 37.00) --> (336.20, 13.60)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 2032.4MB
Density distribution unevenness ratio = 1.550%
Move report: Detail placement moves 51130 insts, mean move: 0.74 um, max move: 11.80 um
	Max move on inst (sfp_instance/U1261): (416.60, 175.60) --> (419.40, 184.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2032.4MB
Summary Report:
Instances move: 19812 (out of 20513 movable)
Mean displacement: 2.81 um
Max displacement: 33.80 um (Instance: sfp_instance/FE_OCPC2945_n89) (325.2, 37) -> (335.6, 13.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.039e+05 (2.078e+05 1.961e+05) (ext = 4.091e+04)
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2032.4MB
*** Finished refinePlace (0:37:28 mem=2032.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2032.4M)


Density : 0.9731
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:12.1 real=0:00:12.0 mem=2032.4M) ***
** GigaOpt Optimizer WNS Slack -1.590 TNS Slack -781.169 Density 97.31
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.590|   -1.590|-780.513| -781.169|    97.31%|   0:00:00.0| 2032.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -1.557|   -1.557|-779.811| -780.467|    97.31%|   0:00:09.0| 2032.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 39 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.187|   -1.187|-747.578| -748.486|    97.31%|   0:00:08.0| 1974.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -1.180|   -1.180|-747.378| -748.285|    97.31%|   0:00:01.0| 1976.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -1.174|   -1.174|-747.215| -748.123|    97.31%|   0:00:03.0| 1976.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -1.168|   -1.168|-747.068| -747.975|    97.31%|   0:00:06.0| 1976.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
|  -1.167|   -1.167|-747.006| -747.914|    97.31%|   0:00:00.0| 1976.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -1.167|   -1.167|-746.974| -747.881|    97.31%|   0:00:01.0| 1976.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -1.167|   -1.167|-746.947| -747.854|    97.31%|   0:00:00.0| 1976.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 17 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.129|   -1.129|-743.447| -744.698|    97.31%|   0:00:06.0| 1995.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
|  -1.129|   -1.129|-743.437| -744.688|    97.31%|   0:00:01.0| 1995.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
|  -1.129|   -1.129|-743.355| -744.606|    97.31%|   0:00:00.0| 1995.4M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.129|   -1.129|-743.355| -744.606|    97.31%|   0:00:00.0| 1995.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.9 real=0:00:35.0 mem=1995.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.103|   -1.129|  -1.251| -744.606|    97.31%|   0:00:00.0| 1995.4M|   WC_VIEW|  default| out[99]                                            |
|  -0.103|   -1.129|  -1.251| -744.606|    97.31%|   0:00:01.0| 1995.4M|   WC_VIEW|  default| out[99]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1995.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.0 real=0:00:36.0 mem=1995.4M) ***
** GigaOpt Optimizer WNS Slack -1.129 TNS Slack -744.606 Density 97.31
*** Starting refinePlace (0:38:06 mem=1995.4M) ***
Total net bbox length = 4.067e+05 (2.090e+05 1.977e+05) (ext = 4.091e+04)
Density distribution unevenness ratio = 1.269%
Density distribution unevenness ratio = 1.543%
Move report: Timing Driven Placement moves 67494 insts, mean move: 0.85 um, max move: 28.00 um
	Max move on inst (sfp_instance/FE_RC_3985_0): (359.40, 22.60) --> (345.80, 37.00)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 2080.4MB
Density distribution unevenness ratio = 1.566%
Move report: Detail placement moves 49188 insts, mean move: 0.76 um, max move: 12.20 um
	Max move on inst (sfp_instance/U1261): (415.40, 175.60) --> (418.60, 184.60)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2034.7MB
Summary Report:
Instances move: 19377 (out of 20562 movable)
Mean displacement: 1.91 um
Max displacement: 29.60 um (Instance: sfp_instance/FE_RC_3985_0) (359.4, 22.6) -> (344.2, 37)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.007e+05 (2.057e+05 1.950e+05) (ext = 4.096e+04)
Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 2034.7MB
*** Finished refinePlace (0:38:17 mem=2034.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2034.7M)


Density : 0.9742
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:12.2 real=0:00:12.0 mem=2034.7M) ***
** GigaOpt Optimizer WNS Slack -1.129 TNS Slack -743.384 Density 97.42
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.129|   -1.129|-742.171| -743.384|    97.42%|   0:00:00.0| 2034.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
|  -1.114|   -1.114|-742.114| -743.327|    97.42%|   0:00:08.0| 2053.8M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.114|   -1.114|-741.995| -743.208|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.114|   -1.114|-742.111| -743.323|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:09.0 mem=2053.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.104|   -1.114|  -1.213| -743.323|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.104|   -1.114|  -1.213| -743.323|    97.42%|   0:00:02.0| 2053.8M|   WC_VIEW|  default| out[99]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=2053.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.1 real=0:00:11.0 mem=2053.8M) ***
** GigaOpt Optimizer WNS Slack -1.114 TNS Slack -743.323 Density 97.42
*** Starting refinePlace (0:38:29 mem=2053.8M) ***
Total net bbox length = 4.007e+05 (2.057e+05 1.950e+05) (ext = 4.096e+04)
Density distribution unevenness ratio = 1.288%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2053.8MB
Density distribution unevenness ratio = 1.202%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2053.8MB
Summary Report:
Instances move: 0 (out of 20562 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.007e+05 (2.057e+05 1.950e+05) (ext = 4.096e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2053.8MB
*** Finished refinePlace (0:38:29 mem=2053.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2053.8M)


Density : 0.9742
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2053.8M) ***
** GigaOpt Optimizer WNS Slack -1.114 TNS Slack -743.323 Density 97.42
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.114|   -1.114|-742.111| -743.323|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
|  -1.114|   -1.114|-741.961| -743.174|    97.42%|   0:00:08.0| 2053.8M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.114|   -1.114|-741.961| -743.174|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:10.0 mem=2053.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.104|   -1.114|  -1.213| -743.174|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.104|   -1.114|  -1.213| -743.174|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  default| out[99]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2053.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:11.0 mem=2053.8M) ***
** GigaOpt Optimizer WNS Slack -1.114 TNS Slack -743.174 Density 97.42
*** Starting refinePlace (0:38:41 mem=2053.8M) ***
Total net bbox length = 4.007e+05 (2.057e+05 1.950e+05) (ext = 4.096e+04)
Density distribution unevenness ratio = 1.288%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2053.8MB
Density distribution unevenness ratio = 1.202%
Move report: Detail placement moves 7696 insts, mean move: 3.94 um, max move: 231.60 um
	Max move on inst (FILLER_136801): (573.40, 571.60) --> (530.80, 382.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2053.8MB
Summary Report:
Instances move: 1351 (out of 20562 movable)
Mean displacement: 6.40 um
Max displacement: 52.00 um (Instance: sfp_instance/FE_RC_2964_0) (482.2, 19) -> (525.2, 28)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.120e+05 (2.141e+05 1.980e+05) (ext = 4.104e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2053.8MB
*** Finished refinePlace (0:38:43 mem=2053.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2053.8M)


Density : 0.9742
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=2053.8M) ***
** GigaOpt Optimizer WNS Slack -1.276 TNS Slack -746.974 Density 97.42
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.276|   -1.276|-745.439| -746.974|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -1.245|   -1.245|-744.855| -746.391|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -1.237|   -1.237|-744.689| -746.225|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -1.226|   -1.226|-744.461| -745.996|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -1.216|   -1.216|-744.274| -745.808|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -1.208|   -1.208|-744.108| -745.642|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -1.189|   -1.189|-743.980| -745.514|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -1.194|   -1.194|-743.946| -745.480|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -1.194|   -1.194|-743.946| -745.480|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=2053.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.141|   -1.194|  -1.534| -745.480|    97.42%|   0:00:00.0| 2053.8M|   WC_VIEW|  default| out[124]                                           |
|  -0.077|   -1.194|  -1.046| -744.992|    97.42%|   0:00:01.0| 2053.8M|   WC_VIEW|  default| out[116]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2053.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=2053.8M) ***
*** Starting refinePlace (0:38:48 mem=2053.8M) ***
Total net bbox length = 4.116e+05 (2.136e+05 1.979e+05) (ext = 4.101e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2053.8MB
Summary Report:
Instances move: 0 (out of 20559 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.116e+05 (2.136e+05 1.979e+05) (ext = 4.101e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2053.8MB
*** Finished refinePlace (0:38:49 mem=2053.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2053.8M)


Density : 0.9742
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=2053.8M) ***
** GigaOpt Optimizer WNS Slack -1.194 TNS Slack -744.992 Density 97.42
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:54 real=0:01:55 mem=2053.8M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.194 TNS Slack -744.992 Density 97.42
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.194|   -1.194|-743.946| -744.992|    97.42%|   0:00:00.0| 1967.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -1.184|   -1.184|-743.935| -744.981|    97.42%|   0:00:07.0| 1990.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[47]                            |
|  -1.184|   -1.184|-743.845| -744.891|    97.42%|   0:00:02.0| 1990.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[105]                           |
|  -1.184|   -1.184|-743.836| -744.882|    97.42%|   0:00:09.0| 1969.5M|   WC_VIEW|  reg2reg| psum_mem_instance/D[87]                            |
|  -1.184|   -1.184|-743.834| -744.880|    97.42%|   0:00:03.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -1.184|   -1.184|-743.811| -744.857|    97.42%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -1.184|   -1.184|-743.674| -744.721|    97.42%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -1.184|   -1.184|-743.602| -744.648|    97.42%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| psum_mem_instance/D[125]                           |
|  -1.184|   -1.184|-743.513| -744.559|    97.42%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -1.184|   -1.184|-743.379| -744.425|    97.42%|   0:00:03.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -1.184|   -1.184|-743.242| -744.288|    97.42%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -1.184|   -1.184|-743.122| -744.168|    97.42%|   0:00:04.0| 1988.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[79]                            |
|  -1.184|   -1.184|-742.458| -743.504|    97.42%|   0:00:03.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
|  -1.184|   -1.184|-741.666| -742.712|    97.42%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
|  -1.184|   -1.184|-741.517| -742.563|    97.42%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
|  -1.184|   -1.184|-741.490| -742.537|    97.42%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_14_/D   |
|  -1.184|   -1.184|-741.458| -742.505|    97.42%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -1.184|   -1.184|-741.149| -742.195|    97.42%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -1.184|   -1.184|-740.951| -741.998|    97.42%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -1.184|   -1.184|-739.474| -740.520|    97.42%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.184|   -1.184|-739.342| -740.388|    97.42%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_15_/D   |
|  -1.184|   -1.184|-739.165| -740.211|    97.42%|   0:00:03.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -1.184|   -1.184|-739.157| -740.203|    97.41%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
|  -1.184|   -1.184|-739.096| -740.142|    97.41%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
|  -1.184|   -1.184|-738.999| -740.045|    97.41%|   0:00:03.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
|  -1.184|   -1.184|-738.844| -739.891|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_13_/D   |
|  -1.184|   -1.184|-738.760| -739.806|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_13_/D   |
|  -1.184|   -1.184|-738.749| -739.795|    97.41%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -1.184|   -1.184|-738.717| -739.763|    97.41%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.184|   -1.184|-738.711| -739.758|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.184|   -1.184|-738.472| -739.518|    97.41%|   0:00:04.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -1.184|   -1.184|-738.344| -739.390|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -1.184|   -1.184|-738.324| -739.370|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D    |
|  -1.184|   -1.184|-738.260| -739.306|    97.41%|   0:00:02.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -1.184|   -1.184|-738.216| -739.262|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -1.184|   -1.184|-738.214| -739.260|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
|  -1.184|   -1.184|-737.273| -738.319|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -1.184|   -1.184|-736.219| -737.265|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -1.184|   -1.184|-734.811| -735.857|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
|  -1.184|   -1.184|-733.843| -734.889|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -1.184|   -1.184|-733.314| -734.360|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -1.184|   -1.184|-733.251| -734.297|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.184|   -1.184|-733.073| -734.119|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -1.184|   -1.184|-732.892| -733.938|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D    |
|  -1.184|   -1.184|-732.868| -733.914|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D    |
|  -1.184|   -1.184|-732.512| -733.558|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
|  -1.184|   -1.184|-731.672| -732.718|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
|  -1.184|   -1.184|-731.634| -732.680|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
|  -1.184|   -1.184|-727.961| -729.007|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -1.184|   -1.184|-727.036| -728.083|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -1.184|   -1.184|-725.736| -726.782|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
|  -1.184|   -1.184|-725.064| -726.110|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -1.184|   -1.184|-725.052| -726.098|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -1.184|   -1.184|-725.029| -726.076|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -1.184|   -1.184|-724.996| -726.042|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D    |
|  -1.184|   -1.184|-724.513| -725.559|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.184|   -1.184|-724.489| -725.535|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/D                                           |
|  -1.184|   -1.184|-723.715| -724.761|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.184|   -1.184|-723.702| -724.748|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/D                                         |
|  -1.184|   -1.184|-723.694| -724.740|    97.41%|   0:00:00.0| 1969.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -1.183|   -1.183|-723.694| -724.740|    97.41%|   0:00:01.0| 1969.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:18 real=0:01:18 mem=1969.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:18 real=0:01:18 mem=1969.5M) ***
** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -724.740 Density 97.41
*** Starting refinePlace (0:40:13 mem=1985.5M) ***
Total net bbox length = 4.115e+05 (2.136e+05 1.979e+05) (ext = 4.101e+04)
Density distribution unevenness ratio = 1.305%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1985.5MB
Density distribution unevenness ratio = 1.223%
Move report: Detail placement moves 138 insts, mean move: 3.72 um, max move: 35.00 um
	Max move on inst (sfp_instance/FE_RC_3985_0): (349.20, 69.40) --> (314.20, 69.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2027.9MB
Summary Report:
Instances move: 72 (out of 20549 movable)
Mean displacement: 5.92 um
Max displacement: 35.00 um (Instance: sfp_instance/FE_RC_3985_0) (349.2, 69.4) -> (314.2, 69.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.119e+05 (2.139e+05 1.980e+05) (ext = 4.101e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2027.9MB
*** Finished refinePlace (0:40:15 mem=2027.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2027.9M)


Density : 0.9741
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2027.9M) ***
** GigaOpt Optimizer WNS Slack -1.185 TNS Slack -724.777 Density 97.41
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 224 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:21 real=0:01:21 mem=2027.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 41  numPreroutedWires = 6694
[NR-eagl] Read numTotalNets=22611  numIgnoredNets=41
[NR-eagl] There are 125 clock nets ( 125 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 22445 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 125 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 224 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 2.058840e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 125 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.957400e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 22221 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.17% V. EstWL: 4.102488e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.10% V
[NR-eagl] Layer1(M1)(F) length: 9.200000e+00um, number of vias: 70310
[NR-eagl] Layer2(M2)(V) length: 1.188736e+05um, number of vias: 91220
[NR-eagl] Layer3(M3)(H) length: 1.584856e+05um, number of vias: 11977
[NR-eagl] Layer4(M4)(V) length: 6.605405e+04um, number of vias: 5441
[NR-eagl] Layer5(M5)(H) length: 6.086888e+04um, number of vias: 3071
[NR-eagl] Layer6(M6)(V) length: 2.501816e+04um, number of vias: 2261
[NR-eagl] Layer7(M7)(H) length: 1.424820e+04um, number of vias: 2545
[NR-eagl] Layer8(M8)(V) length: 1.395120e+04um, number of vias: 0
[NR-eagl] Total length: 4.575089e+05um, number of vias: 186825
[NR-eagl] End Peak syMemory usage = 1818.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.35 seconds
Extraction called for design 'core' of instances=157389 and nets=26134 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1815.129M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (341.20 10.00 384.40 38.80)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1924.97 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1925.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |    35   |     3   |      3  |     0   |     0   |     0   |     0   | -1.18 |          0|          0|          0|  97.41  |            |           |
|     6   |    30   |     3   |      3  |     0   |     0   |     0   |     0   | -1.18 |          0|          0|          1|  97.41  |   0:00:00.0|    1982.2M|
|     6   |    30   |     3   |      3  |     0   |     0   |     0   |     0   | -1.18 |          0|          0|          0|  97.41  |   0:00:00.0|    1982.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1982.2M) ***

*** Starting refinePlace (0:40:26 mem=2014.2M) ***
Total net bbox length = 4.119e+05 (2.139e+05 1.980e+05) (ext = 4.101e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2014.2MB
Summary Report:
Instances move: 0 (out of 20549 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.119e+05 (2.139e+05 1.980e+05) (ext = 4.101e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2014.2MB
*** Finished refinePlace (0:40:27 mem=2014.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2014.2M)


Density : 0.9741
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2014.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.185 -> -1.177 (bump = -0.008)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.177 TNS Slack -734.621 Density 97.41
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.177|   -1.177|-733.492| -734.621|    97.41%|   0:00:00.0| 2016.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
|  -1.174|   -1.174|-733.101| -734.230|    97.41%|   0:00:03.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=2035.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.068|   -1.174|  -1.129| -734.230|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[28]                                            |
|  -0.068|   -1.174|  -1.010| -734.111|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[16]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2035.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:03.0 mem=2035.6M) ***
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -734.111 Density 97.41
*** Starting refinePlace (0:40:36 mem=2035.6M) ***
Total net bbox length = 4.119e+05 (2.139e+05 1.980e+05) (ext = 4.099e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2035.6MB
Summary Report:
Instances move: 0 (out of 20549 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.119e+05 (2.139e+05 1.980e+05) (ext = 4.099e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2035.6MB
*** Finished refinePlace (0:40:37 mem=2035.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2035.6M)


Density : 0.9741
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2035.6M) ***
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -734.111 Density 97.41
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2035.6M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.185 -> -1.174 (bump = -0.011)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -724.677 -> -734.011
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -734.111 Density 97.41
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.174|   -1.174|-733.101| -734.111|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.174|   -1.174|-732.850| -733.859|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.174|   -1.174|-732.834| -733.843|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.174|   -1.174|-732.578| -733.588|    97.41%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[109]                           |
|  -1.174|   -1.174|-732.455| -733.464|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[109]                           |
|  -1.174|   -1.174|-732.423| -733.432|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[47]                            |
|  -1.174|   -1.174|-732.180| -733.190|    97.41%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.174|   -1.174|-732.073| -733.082|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[106]                           |
|  -1.174|   -1.174|-732.059| -733.069|    97.41%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[106]                           |
|  -1.174|   -1.174|-731.635| -732.645|    97.42%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -1.174|   -1.174|-731.594| -732.604|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -1.174|   -1.174|-731.530| -732.539|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -1.174|   -1.174|-731.385| -732.395|    97.42%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[49]                            |
|  -1.174|   -1.174|-731.362| -732.371|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[57]                            |
|  -1.174|   -1.174|-731.279| -732.288|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[86]                            |
|  -1.174|   -1.174|-731.262| -732.271|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[67]                            |
|  -1.174|   -1.174|-731.258| -732.267|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[67]                            |
|  -1.174|   -1.174|-731.248| -732.257|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[67]                            |
|  -1.174|   -1.174|-731.206| -732.216|    97.42%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[71]                            |
|  -1.174|   -1.174|-731.206| -732.215|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[71]                            |
|  -1.174|   -1.174|-731.177| -732.187|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[122]                           |
|  -1.174|   -1.174|-731.145| -732.155|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.174|   -1.174|-731.096| -732.106|    97.42%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[90]                            |
|  -1.174|   -1.174|-730.986| -731.995|    97.42%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[83]                            |
|  -1.174|   -1.174|-730.915| -731.924|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[20]                            |
|  -1.174|   -1.174|-730.862| -731.872|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -1.174|   -1.174|-730.842| -731.852|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -1.174|   -1.174|-730.837| -731.846|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -1.174|   -1.174|-730.834| -731.844|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -1.174|   -1.174|-730.825| -731.835|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -1.174|   -1.174|-730.806| -731.816|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -1.174|   -1.174|-730.786| -731.795|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -1.174|   -1.174|-730.786| -731.795|    97.43%|   0:00:02.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -1.174|   -1.174|-730.100| -731.110|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.174|   -1.174|-729.442| -730.451|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -1.174|   -1.174|-728.961| -729.971|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -1.174|   -1.174|-728.774| -729.783|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_/D   |
|  -1.174|   -1.174|-728.700| -729.709|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -1.174|   -1.174|-728.636| -729.646|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -1.174|   -1.174|-728.603| -729.613|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -1.174|   -1.174|-728.545| -729.554|    97.43%|   0:00:02.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -1.174|   -1.174|-728.533| -729.543|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
|  -1.174|   -1.174|-728.365| -729.374|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -1.174|   -1.174|-728.315| -729.325|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -1.174|   -1.174|-728.311| -729.321|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -1.174|   -1.174|-728.303| -729.313|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.174|   -1.174|-728.281| -729.291|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -1.174|   -1.174|-728.261| -729.270|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -1.174|   -1.174|-728.237| -729.247|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
|  -1.174|   -1.174|-728.222| -729.232|    97.44%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
|  -1.174|   -1.174|-728.208| -729.218|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
|  -1.174|   -1.174|-728.113| -729.122|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -1.174|   -1.174|-728.094| -729.104|    97.43%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
|  -1.174|   -1.174|-726.344| -727.354|    97.43%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D    |
|  -1.174|   -1.174|-725.443| -726.453|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -1.174|   -1.174|-724.047| -725.057|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
|  -1.174|   -1.174|-723.717| -724.726|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -1.174|   -1.174|-723.056| -724.066|    97.44%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -1.174|   -1.174|-723.027| -724.037|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -1.174|   -1.174|-722.675| -723.684|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
|  -1.174|   -1.174|-722.598| -723.607|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.174|   -1.174|-722.573| -723.582|    97.44%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -1.174|   -1.174|-722.572| -723.582|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.4 real=0:00:24.0 mem=2035.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.068|   -1.174|  -1.010| -723.582|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[16]                                            |
|  -0.068|   -1.174|  -0.805| -723.378|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[16]                                            |
|  -0.068|   -1.174|  -0.613| -723.185|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[97]                                            |
|  -0.068|   -1.174|  -0.424| -722.997|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[116]                                           |
|  -0.068|   -1.174|  -0.397| -722.969|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[116]                                           |
|  -0.068|   -1.174|  -0.345| -722.917|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[99]                                            |
|  -0.068|   -1.174|  -0.345| -722.918|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[16]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2035.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.1 real=0:00:24.0 mem=2035.6M) ***
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -722.918 Density 97.44
*** Starting refinePlace (0:41:06 mem=2035.6M) ***
Total net bbox length = 4.122e+05 (2.140e+05 1.982e+05) (ext = 4.099e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2035.6MB
Summary Report:
Instances move: 0 (out of 20545 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.122e+05 (2.140e+05 1.982e+05) (ext = 4.099e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2035.6MB
*** Finished refinePlace (0:41:07 mem=2035.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2035.6M)


Density : 0.9744
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2035.6M) ***
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -722.951 Density 97.44
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:26.4 real=0:00:26.0 mem=2035.6M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.150%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -722.951 Density 97.44
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.174|   -1.174|-722.606| -722.951|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.174|   -1.174|-722.606| -722.951|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[67]                            |
|  -1.174|   -1.174|-722.606| -722.951|    97.44%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -1.174|   -1.174|-722.606| -722.951|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -1.174|   -1.174|-722.606| -722.951|    97.44%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[15]                            |
|  -1.174|   -1.174|-722.606| -722.951|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.174|   -1.174|-722.578| -722.923|    97.44%|   0:00:01.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -1.174|   -1.174|-722.578| -722.923|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -1.174|   -1.174|-722.578| -722.923|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D    |
|  -1.174|   -1.174|-722.578| -722.923|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
|  -1.174|   -1.174|-722.578| -722.923|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=2035.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.068|   -1.174|  -0.345| -722.923|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[16]                                            |
|  -0.054|   -1.174|  -0.277| -722.855|    97.44%|   0:00:00.0| 2035.6M|   WC_VIEW|  default| out[97]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2035.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=2035.6M) ***
** GigaOpt Optimizer WNS Slack -1.174 TNS Slack -722.855 Density 97.44
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:03.0 mem=2035.6M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:04:59, real = 0:04:59, mem = 1833.6M, totSessionCpu=0:41:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=1833.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1833.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1841.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1841.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.174  | -1.174  | -0.054  |
|           TNS (ns):|-722.857 |-722.580 | -0.277  |
|    Violating Paths:|  1198   |  1184   |   14    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (4)       |   -0.034   |      1 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.839%
       (97.438% with Fillers)
Routing Overflow: 0.03% H and 0.10% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1841.6M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1544.71MB/1544.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1544.71MB/1544.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1544.71MB/1544.71MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT)
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 10%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 20%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 30%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 40%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 50%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 60%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 70%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 80%
2025-Mar-13 21:17:07 (2025-Mar-14 04:17:07 GMT): 90%

Finished Levelizing
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT)

Starting Activity Propagation
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT)
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT): 10%
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT): 20%
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1547.71MB/1547.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT)
 ... Calculating switching power
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT): 10%
2025-Mar-13 21:17:08 (2025-Mar-14 04:17:08 GMT): 20%
2025-Mar-13 21:17:09 (2025-Mar-14 04:17:09 GMT): 30%
2025-Mar-13 21:17:09 (2025-Mar-14 04:17:09 GMT): 40%
2025-Mar-13 21:17:09 (2025-Mar-14 04:17:09 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:17:09 (2025-Mar-14 04:17:09 GMT): 60%
2025-Mar-13 21:17:10 (2025-Mar-14 04:17:10 GMT): 70%
2025-Mar-13 21:17:10 (2025-Mar-14 04:17:10 GMT): 80%
2025-Mar-13 21:17:11 (2025-Mar-14 04:17:11 GMT): 90%

Finished Calculating power
2025-Mar-13 21:17:11 (2025-Mar-14 04:17:11 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1547.71MB/1547.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1547.71MB/1547.71MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1547.71MB/1547.71MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:17:11 (2025-Mar-14 04:17:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.55826787 	   59.6783%
Total Switching Power:      36.41868193 	   39.1194%
Total Leakage Power:         1.11931511 	    1.2023%
Total Power:                93.09626520
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.98       1.693      0.1481       21.83       23.44
Macro                                  0       0.658      0.1826      0.8406      0.9029
IO                                     0           0           0           0           0
Combinational                      32.13       29.68      0.7644       62.57       67.21
Clock (Combinational)              3.447       4.391      0.0242       7.862       8.445
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.56       36.42       1.119        93.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.56       36.42       1.119        93.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.447       4.391      0.0242       7.862       8.445
-----------------------------------------------------------------------------------------
Total                              3.447       4.391      0.0242       7.862       8.445
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3705
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U208 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.59328e-10 F
* 		Total instances in design: 157385
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 136801
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1561.37MB/1561.37MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.174  TNS Slack -722.855 Density 97.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.44%|        -|  -1.174|-722.855|   0:00:00.0| 1991.5M|
|    97.44%|        0|  -1.174|-722.855|   0:00:04.0| 1995.5M|
|    97.44%|        0|  -1.174|-722.855|   0:00:12.0| 2000.5M|
|    97.43%|       17|  -1.174|-722.755|   0:00:05.0| 2004.3M|
|    97.35%|      817|  -1.174|-721.555|   0:00:08.0| 2006.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.174  TNS Slack -721.555 Density 97.35
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:30.0) (real = 0:00:30.0) **
Executing incremental physical updates
*** Starting refinePlace (0:41:52 mem=1972.0M) ***
Total net bbox length = 4.120e+05 (2.139e+05 1.981e+05) (ext = 4.099e+04)
Density distribution unevenness ratio = 1.303%
Density distribution unevenness ratio = 1.519%
Move report: Timing Driven Placement moves 62940 insts, mean move: 0.84 um, max move: 27.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/FE_USKC3070_CTS_4): (208.60, 209.80) --> (194.20, 197.20)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1972.0MB
Density distribution unevenness ratio = 1.538%
Move report: Detail placement moves 49977 insts, mean move: 1.12 um, max move: 231.60 um
	Max move on inst (FILLER_128461): (573.40, 571.60) --> (509.20, 404.20)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1933.9MB
Summary Report:
Instances move: 18886 (out of 20526 movable)
Mean displacement: 1.86 um
Max displacement: 30.80 um (Instance: sfp_instance/U1987) (349, 103.6) -> (323.6, 98.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.065e+05 (2.107e+05 1.958e+05) (ext = 4.109e+04)
Runtime: CPU: 0:00:11.7 REAL: 0:00:12.0 MEM: 1933.9MB
*** Finished refinePlace (0:42:03 mem=1933.9M) ***
Checking setup slack degradation ...
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.174|   -1.174|-721.555| -721.555|    97.35%|   0:00:00.0| 2082.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2082.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2082.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1693.53MB/1693.53MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1693.53MB/1693.53MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1693.53MB/1693.53MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 21:17:59 (2025-Mar-14 04:17:59 GMT)
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 10%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 20%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 30%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 40%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 50%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 60%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 70%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 80%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 90%

Finished Levelizing
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT)

Starting Activity Propagation
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT)
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 10%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 20%
2025-Mar-13 21:18:00 (2025-Mar-14 04:18:00 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1693.53MB/1693.53MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT)
 ... Calculating switching power
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT): 10%
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT): 20%
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT): 30%
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT): 40%
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:18:01 (2025-Mar-14 04:18:01 GMT): 60%
2025-Mar-13 21:18:02 (2025-Mar-14 04:18:02 GMT): 70%
2025-Mar-13 21:18:02 (2025-Mar-14 04:18:02 GMT): 80%
2025-Mar-13 21:18:03 (2025-Mar-14 04:18:03 GMT): 90%

Finished Calculating power
2025-Mar-13 21:18:03 (2025-Mar-14 04:18:03 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1693.53MB/1693.53MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1693.53MB/1693.53MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1693.53MB/1693.53MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:18:03 (2025-Mar-14 04:18:03 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.38245858 	   59.6915%
Total Switching Power:      36.28471717 	   39.1079%
Total Leakage Power:         1.11392734 	    1.2006%
Total Power:                92.78110336
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99       1.691      0.1481       21.83       23.52
Macro                                  0       0.656      0.1826      0.8387      0.9039
IO                                     0           0           0           0           0
Combinational                      31.95       29.55       0.759       62.25        67.1
Clock (Combinational)              3.447       4.391      0.0242       7.862       8.474
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.38       36.28       1.114       92.78         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.38       36.28       1.114       92.78         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.447       4.391      0.0242       7.862       8.474
-----------------------------------------------------------------------------------------
Total                              3.447       4.391      0.0242       7.862       8.474
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3686
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U208 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.58814e-10 F
* 		Total instances in design: 157366
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 136801
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1693.53MB/1693.53MB)

*** Finished Leakage Power Optimization (cpu=0:00:52, real=0:00:52, mem=1900.49M, totSessionCpu=0:42:13).
Extraction called for design 'core' of instances=157366 and nets=26111 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1882.012M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1979.94 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1979.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1600.27MB/1600.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1600.27MB/1600.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1600.27MB/1600.27MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-13 21:18:09 (2025-Mar-14 04:18:09 GMT)
2025-Mar-13 21:18:09 (2025-Mar-14 04:18:09 GMT): 10%
2025-Mar-13 21:18:09 (2025-Mar-14 04:18:09 GMT): 20%
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1600.70MB/1600.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT)
 ... Calculating switching power
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT): 10%
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT): 20%
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT): 30%
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT): 40%
2025-Mar-13 21:18:10 (2025-Mar-14 04:18:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:18:11 (2025-Mar-14 04:18:11 GMT): 60%
2025-Mar-13 21:18:11 (2025-Mar-14 04:18:11 GMT): 70%
2025-Mar-13 21:18:12 (2025-Mar-14 04:18:12 GMT): 80%
2025-Mar-13 21:18:12 (2025-Mar-14 04:18:12 GMT): 90%

Finished Calculating power
2025-Mar-13 21:18:13 (2025-Mar-14 04:18:13 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1601.21MB/1601.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1601.21MB/1601.21MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1601.21MB/1601.21MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:18:13 (2025-Mar-14 04:18:13 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.38243067 	   59.6915%
Total Switching Power:      36.28471717 	   39.1079%
Total Leakage Power:         1.11392734 	    1.2006%
Total Power:                92.78107545
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99       1.691      0.1481       21.83       23.52
Macro                                  0       0.656      0.1826      0.8387      0.9039
IO                                     0           0           0           0           0
Combinational                      31.95       29.55       0.759       62.25        67.1
Clock (Combinational)              3.447       4.391      0.0242       7.862       8.474
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.38       36.28       1.114       92.78         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.38       36.28       1.114       92.78         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.447       4.391      0.0242       7.862       8.474
-----------------------------------------------------------------------------------------
Total                              3.447       4.391      0.0242       7.862       8.474
-----------------------------------------------------------------------------------------
Total leakage power = 1.11393 mW
Cell usage statistics:  
Library tcbn65gpluswc , 157363 cells ( 100.000000%) , 1.11393 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1605.51MB/1605.51MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:07, real = 0:06:06, mem = 1900.5M, totSessionCpu=0:42:23 **
** Profile ** Start :  cpu=0:00:00.0, mem=1900.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1900.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1910.5M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1902.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1902.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.174  | -1.174  | -0.054  |
|           TNS (ns):|-721.311 |-721.036 | -0.274  |
|    Violating Paths:|  1198   |  1184   |   14    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (4)       |   -0.034   |      1 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.755%
       (97.354% with Fillers)
Routing Overflow: 0.03% H and 0.10% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1902.5M
**optDesign ... cpu = 0:06:08, real = 0:06:08, mem = 1900.5M, totSessionCpu=0:42:24 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:07:43, real = 0:07:42, mem = 1832.0M, totSessionCpu=0:42:24 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1838.0M, totSessionCpu=0:42:26 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1838.0M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 542
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 542
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:27 mem=1838.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:00:08.4 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:00:08.5 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [20168 node(s), 29670 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:09.5 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:42:33 mem=1838.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1838.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1846.0M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1846.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1846.0M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1846.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.174  | -1.174  | -0.054  |
|           TNS (ns):|-721.311 |-721.036 | -0.274  |
|    Violating Paths:|  1198   |  1184   |   14    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.393  | -0.393  |  0.000  |
|           TNS (ns):| -43.733 | -43.733 |  0.000  |
|    Violating Paths:|   230   |   230   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (4)       |   -0.034   |      1 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.755%
       (97.354% with Fillers)
Routing Overflow: 0.03% H and 0.10% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1838.0M, totSessionCpu=0:42:35 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 166 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:42:36 mem=2064.6M density=97.354% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3934
      TNS :     -43.7325
      #VP :          230
  Density :      97.354%
------------------------------------------------------------------------------------------
 cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:42:37 mem=2064.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3934
      TNS :     -43.7325
      #VP :          230
  Density :      97.354%
------------------------------------------------------------------------------------------
 cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:42:37 mem=2064.6M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:09.6 real=0:00:10.0 totSessionCpu=0:42:37 mem=2064.6M density=97.354% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3637 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:09.7 real=0:00:10.0 totSessionCpu=0:42:37 mem=2064.6M density=97.354%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1890.9M, totSessionCpu=0:42:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1890.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1890.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:00:13.4 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-2:0-3.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1900.9M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1892.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1892.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.174  | -1.174  | -0.054  |
|           TNS (ns):|-721.311 |-721.036 | -0.274  |
|    Violating Paths:|  1198   |  1184   |   14    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.393  | -0.393  |  0.000  |
|           TNS (ns):| -43.733 | -43.733 |  0.000  |
|    Violating Paths:|   230   |   230   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (4)       |   -0.034   |      1 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.755%
       (97.354% with Fillers)
Routing Overflow: 0.03% H and 0.10% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1892.9M
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1890.9M, totSessionCpu=0:42:43 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8930 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 2 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1890.9M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.25 (MB), peak = 1725.28 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1833.5M, init mem=1833.5M)
*info: Placed = 157366         (Fixed = 39)
*info: Unplaced = 0           
Placement Density:97.34%(233502/239880)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1833.5M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (41) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1833.5M) ***
#Start route 166 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 13 21:27:03 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L2_1 connects to NET CTS_102 at location ( 353.700 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ connects to NET mac_array_instance/CTS_22 at location ( 315.100 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_ connects to NET mac_array_instance/CTS_22 at location ( 322.100 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_ connects to NET mac_array_instance/CTS_22 at location ( 321.500 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_ connects to NET mac_array_instance/CTS_22 at location ( 317.700 331.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ connects to NET mac_array_instance/CTS_22 at location ( 317.500 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ connects to NET mac_array_instance/CTS_22 at location ( 312.700 329.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ connects to NET mac_array_instance/CTS_22 at location ( 312.900 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_ connects to NET mac_array_instance/CTS_22 at location ( 315.100 327.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ connects to NET mac_array_instance/CTS_22 at location ( 313.300 326.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ connects to NET mac_array_instance/CTS_22 at location ( 313.500 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ connects to NET mac_array_instance/CTS_22 at location ( 320.900 324.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_ connects to NET mac_array_instance/CTS_22 at location ( 322.300 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_ connects to NET mac_array_instance/CTS_22 at location ( 317.700 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ connects to NET mac_array_instance/CTS_22 at location ( 309.900 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_ connects to NET mac_array_instance/CTS_22 at location ( 308.700 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_ connects to NET mac_array_instance/CTS_22 at location ( 318.100 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_ connects to NET mac_array_instance/CTS_22 at location ( 313.500 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_ connects to NET mac_array_instance/CTS_22 at location ( 312.700 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_ connects to NET mac_array_instance/CTS_22 at location ( 314.700 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_95 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_87 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_80 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26109 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1536.98 (MB), peak = 1725.28 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 295.400 153.000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 245.320 221.500 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 303.520 221.500 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 346.400 216.400 ) on M1 for NET CTS_102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 347.760 216.100 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 147.320 106.290 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 152.920 115.310 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 145.120 95.490 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 158.520 109.890 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 167.520 97.310 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 136.720 86.510 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 170.920 82.910 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 145.320 86.510 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 164.720 82.910 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.520 93.710 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 139.520 90.110 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 150.920 109.890 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 152.520 111.710 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 141.520 91.890 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 162.720 106.290 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#39 routed nets are extracted.
#    39 (0.15%) extracted nets are partially routed.
#2 routed nets are imported.
#125 (0.48%) nets are without wires.
#25945 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 26111.
#
#Number of eco nets is 39
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 13 21:27:10 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 13 21:27:11 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.66%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.64%
#
#  166 nets (0.64%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1542.64 (MB), peak = 1725.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1546.58 (MB), peak = 1725.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1586.51 (MB), peak = 1725.28 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.59 (MB), peak = 1725.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3523 (skipped).
#Total number of nets with skipped attribute = 22422 (skipped).
#Total number of routable nets = 166.
#Total number of nets in the design = 26111.
#
#164 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#22422 skipped nets have only detail routed wires.
#164 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                164               0  
#------------------------------------------------
#        Total                164               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                166                196           22226  
#-------------------------------------------------------------------
#        Total                166                196           22226  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 17728 um.
#Total half perimeter of net bounding box = 7930 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 334 um.
#Total wire length on LAYER M3 = 9498 um.
#Total wire length on LAYER M4 = 7809 um.
#Total wire length on LAYER M5 = 84 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7107
#Total number of multi-cut vias = 22 (  0.3%)
#Total number of single cut vias = 7085 ( 99.7%)
#Up-Via Summary (total 7107):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2429 ( 99.1%)        22 (  0.9%)       2451
#  Metal 2        2218 (100.0%)         0 (  0.0%)       2218
#  Metal 3        2388 (100.0%)         0 (  0.0%)       2388
#  Metal 4          50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                 7085 ( 99.7%)        22 (  0.3%)       7107 
#
#Total number of involved priority nets 164
#Maximum src to sink distance for priority net 262.4
#Average of max src_to_sink distance for priority net 45.7
#Average of ave src_to_sink distance for priority net 33.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1587.10 (MB), peak = 1725.28 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.02 (MB), peak = 1725.28 (MB)
#Start Track Assignment.
#Done with 728 horizontal wires in 2 hboxes and 442 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 18344 um.
#Total half perimeter of net bounding box = 7930 um.
#Total wire length on LAYER M1 = 571 um.
#Total wire length on LAYER M2 = 334 um.
#Total wire length on LAYER M3 = 9519 um.
#Total wire length on LAYER M4 = 7816 um.
#Total wire length on LAYER M5 = 103 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6903
#Total number of multi-cut vias = 22 (  0.3%)
#Total number of single cut vias = 6881 ( 99.7%)
#Up-Via Summary (total 6903):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2335 ( 99.1%)        22 (  0.9%)       2357
#  Metal 2        2122 (100.0%)         0 (  0.0%)       2122
#  Metal 3        2377 (100.0%)         0 (  0.0%)       2377
#  Metal 4          47 (100.0%)         0 (  0.0%)         47
#-----------------------------------------------------------
#                 6881 ( 99.7%)        22 (  0.3%)       6903 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1564.50 (MB), peak = 1725.28 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 38.09 (MB)
#Total memory = 1564.50 (MB)
#Peak memory = 1725.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.8% of the total area was rechecked for DRC, and 25.6% required routing.
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut      Mar   Totals
#	M1            6        0       17        2        0       25
#	M2           12        3        2        0        1       18
#	Totals       18        3       19        2        1       43
#113482 out of 157366 instances need to be verified(marked ipoed).
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut      Mar   Totals
#	M1            6        0       17        2        0       25
#	M2           12        3        2        0        1       18
#	Totals       18        3       19        2        1       43
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1654.43 (MB), peak = 1725.28 (MB)
#start 1st optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            2        0       11        0       13
#	M2            3        7        3        2       15
#	Totals        5        7       14        2       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1574.14 (MB), peak = 1725.28 (MB)
#start 2nd optimization iteration ...
#    number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            0       12        0       12
#	M2            4        6        2       12
#	Totals        4       18        2       24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.83 (MB), peak = 1725.28 (MB)
#start 3rd optimization iteration ...
#    number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            2       10        0       12
#	M2            4        2        2        8
#	M3            0        1        0        1
#	Totals        6       13        2       21
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.10 (MB), peak = 1725.28 (MB)
#start 4th optimization iteration ...
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            0       12        0       12
#	M2            2        2        2        6
#	Totals        2       14        2       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.54 (MB), peak = 1725.28 (MB)
#start 5th optimization iteration ...
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            2       10        0       12
#	M2            2        2        2        6
#	Totals        4       12        2       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.57 (MB), peak = 1725.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 16086 um.
#Total half perimeter of net bounding box = 7930 um.
#Total wire length on LAYER M1 = 17 um.
#Total wire length on LAYER M2 = 2063 um.
#Total wire length on LAYER M3 = 8236 um.
#Total wire length on LAYER M4 = 5769 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6022
#Total number of multi-cut vias = 154 (  2.6%)
#Total number of single cut vias = 5868 ( 97.4%)
#Up-Via Summary (total 6022):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2330 ( 93.8%)       154 (  6.2%)       2484
#  Metal 2        2165 (100.0%)         0 (  0.0%)       2165
#  Metal 3        1371 (100.0%)         0 (  0.0%)       1371
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 5868 ( 97.4%)       154 (  2.6%)       6022 
#
#Total number of DRC violations = 18
#Total number of violations on LAYER M1 = 12
#Total number of violations on LAYER M2 = 6
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -4.00 (MB)
#Total memory = 1560.50 (MB)
#Peak memory = 1725.28 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -4.00 (MB)
#Total memory = 1560.50 (MB)
#Peak memory = 1725.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -26.55 (MB)
#Total memory = 1501.28 (MB)
#Peak memory = 1725.28 (MB)
#Number of warnings = 61
#Total number of warnings = 111
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 13 21:27:47 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 13 21:27:47 2025
#
#Generating timing data, please wait...
#22631 total nets, 166 already routed, 166 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1930.6 CPU=0:00:02.8 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1458.43 (MB), peak = 1725.28 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_8930.tif.gz ...
#Read in timing information for 270 ports, 20565 instances from timing file .timing_file_8930.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26109 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#196/22588 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1457.30 (MB), peak = 1725.28 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 13 21:27:58 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 13 21:27:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.66%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.64%
#
#  166 nets (0.64%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1461.66 (MB), peak = 1725.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1560.89 (MB), peak = 1725.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1563.07 (MB), peak = 1725.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3523 (skipped).
#Total number of routable nets = 22588.
#Total number of nets in the design = 26111.
#
#22422 routable nets have only global wires.
#166 routable nets have only detail routed wires.
#196 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#166 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                196           22226  
#------------------------------------------------
#        Total                196           22226  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                166                196           22226  
#-------------------------------------------------------------------
#        Total                166                196           22226  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     87(0.31%)     25(0.09%)      3(0.01%)   (0.41%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     87(0.04%)     25(0.01%)      3(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.09% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 429267 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2187 um.
#Total wire length on LAYER M2 = 107857 um.
#Total wire length on LAYER M3 = 152233 um.
#Total wire length on LAYER M4 = 71403 um.
#Total wire length on LAYER M5 = 56648 um.
#Total wire length on LAYER M6 = 18202 um.
#Total wire length on LAYER M7 = 10545 um.
#Total wire length on LAYER M8 = 10192 um.
#Total number of vias = 130875
#Total number of multi-cut vias = 154 (  0.1%)
#Total number of single cut vias = 130721 ( 99.9%)
#Up-Via Summary (total 130875):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66576 ( 99.8%)       154 (  0.2%)      66730
#  Metal 2       44752 (100.0%)         0 (  0.0%)      44752
#  Metal 3        9380 (100.0%)         0 (  0.0%)       9380
#  Metal 4        4304 (100.0%)         0 (  0.0%)       4304
#  Metal 5        2332 (100.0%)         0 (  0.0%)       2332
#  Metal 6        1852 (100.0%)         0 (  0.0%)       1852
#  Metal 7        1525 (100.0%)         0 (  0.0%)       1525
#-----------------------------------------------------------
#               130721 ( 99.9%)       154 (  0.1%)     130875 
#
#Max overcon = 6 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1563.18 (MB), peak = 1725.28 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.55 (MB), peak = 1725.28 (MB)
#Start Track Assignment.
#Done with 28979 horizontal wires in 2 hboxes and 27838 vertical wires in 2 hboxes.
#Done with 6021 horizontal wires in 2 hboxes and 5306 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 450070 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 17033 um.
#Total wire length on LAYER M2 = 107162 um.
#Total wire length on LAYER M3 = 157754 um.
#Total wire length on LAYER M4 = 71774 um.
#Total wire length on LAYER M5 = 57169 um.
#Total wire length on LAYER M6 = 18260 um.
#Total wire length on LAYER M7 = 10602 um.
#Total wire length on LAYER M8 = 10316 um.
#Total number of vias = 130875
#Total number of multi-cut vias = 154 (  0.1%)
#Total number of single cut vias = 130721 ( 99.9%)
#Up-Via Summary (total 130875):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66576 ( 99.8%)       154 (  0.2%)      66730
#  Metal 2       44752 (100.0%)         0 (  0.0%)      44752
#  Metal 3        9380 (100.0%)         0 (  0.0%)       9380
#  Metal 4        4304 (100.0%)         0 (  0.0%)       4304
#  Metal 5        2332 (100.0%)         0 (  0.0%)       2332
#  Metal 6        1852 (100.0%)         0 (  0.0%)       1852
#  Metal 7        1525 (100.0%)         0 (  0.0%)       1525
#-----------------------------------------------------------
#               130721 ( 99.9%)       154 (  0.1%)     130875 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1512.74 (MB), peak = 1725.28 (MB)
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 63.88 (MB)
#Total memory = 1512.74 (MB)
#Peak memory = 1725.28 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 938
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          170       36      135       27       31        0       27      426
#	M2          329       46       72        0       17       31        1      496
#	M3            8        1        7        0        0        0        0       16
#	Totals      507       83      214       27       48       31       28      938
#cpu time = 00:03:15, elapsed time = 00:03:16, memory = 1538.24 (MB), peak = 1725.28 (MB)
#start 1st optimization iteration ...
#    number of violations = 885
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          127       19      128       13       29        0       20      336
#	M2          298       52       99        4       30       27        1      511
#	M3           15        7       16        0        0        0        0       38
#	Totals      440       78      243       17       59       27       21      885
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1527.99 (MB), peak = 1725.28 (MB)
#start 2nd optimization iteration ...
#    number of violations = 819
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          120       14      127        8       24        0       22      315
#	M2          268       38       85       14       28       35        3      471
#	M3           17        7        9        0        0        0        0       33
#	Totals      405       59      221       22       52       35       25      819
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1531.57 (MB), peak = 1725.28 (MB)
#start 3rd optimization iteration ...
#    number of violations = 683
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           96        9      103        9       25        0       19      261
#	M2          226       22       89        9       26       26        1      399
#	M3            8        3       12        0        0        0        0       23
#	Totals      330       34      204       18       51       26       20      683
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1526.09 (MB), peak = 1725.28 (MB)
#start 4th optimization iteration ...
#    number of violations = 641
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           98       11      107       10       19        0       22      267
#	M2          228       21       54        4       20       23        2      352
#	M3           12        4        5        0        0        0        0       21
#	M4            0        0        1        0        0        0        0        1
#	Totals      338       36      167       14       39       23       24      641
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1529.52 (MB), peak = 1725.28 (MB)
#start 5th optimization iteration ...
#    number of violations = 594
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Others   Totals
#	M1           88        9      103       20        9        0       20      249
#	M2          222       18       50       22        0       18        2      332
#	M3            7        3        3        0        0        0        0       13
#	Totals      317       30      156       42        9       18       22      594
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1526.35 (MB), peak = 1725.28 (MB)
#start 6th optimization iteration ...
#    number of violations = 712
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          150       12      139       16       28        0       27      372
#	M2          213       28       37        0       22       20        5      325
#	M3            8        4        3        0        0        0        0       15
#	Totals      371       44      179       16       50       20       32      712
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1542.03 (MB), peak = 1725.28 (MB)
#start 7th optimization iteration ...
#    number of violations = 719
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          129       12      137       16       26        0       30      350
#	M2          215       24       46        0       26       26        8      345
#	M3           10        5        9        0        0        0        0       24
#	Totals      354       41      192       16       52       26       38      719
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1540.54 (MB), peak = 1725.28 (MB)
#start 8th optimization iteration ...
#    number of violations = 705
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          144       12      139       15       26        0       30      366
#	M2          209       25       38        0       23       20        7      322
#	M3            8        4        5        0        0        0        0       17
#	Totals      361       41      182       15       49       20       37      705
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1545.64 (MB), peak = 1725.28 (MB)
#start 9th optimization iteration ...
#    number of violations = 731
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          132       10      137       16       24        0       28      347
#	M2          242       26       47        0       14       28       12      369
#	M3            7        3        5        0        0        0        0       15
#	Totals      381       39      189       16       38       28       40      731
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1542.59 (MB), peak = 1725.28 (MB)
#start 10th optimization iteration ...
#    number of violations = 758
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          148       11      138        5       23        0       40      365
#	M2          236       26       49       11       18       33        5      378
#	M3            7        1        7        0        0        0        0       15
#	Totals      391       38      194       16       41       33       45      758
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1534.02 (MB), peak = 1725.28 (MB)
#start 11th optimization iteration ...
#    number of violations = 733
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Others   Totals
#	M1          143       12      137       22       14        0       22      350
#	M2          237       27       54       12        0       38        7      375
#	M3            3        0        5        0        0        0        0        8
#	Totals      383       39      196       34       14       38       29      733
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1571.29 (MB), peak = 1725.28 (MB)
#start 12th optimization iteration ...
#    number of violations = 730
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Others   Totals
#	M1          149       12      139       21       14        0       24      359
#	M2          227       25       49       17        0       33        8      359
#	M3            5        1        6        0        0        0        0       12
#	Totals      381       38      194       38       14       33       32      730
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1575.03 (MB), peak = 1725.28 (MB)
#start 13th optimization iteration ...
#    number of violations = 717
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Others   Totals
#	M1          144        9      140       20       15        0       22      350
#	M2          232       26       49       12        0       27       12      358
#	M3            3        1        5        0        0        0        0        9
#	Totals      379       36      194       32       15       27       34      717
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1574.54 (MB), peak = 1725.28 (MB)
#start 14th optimization iteration ...
#    number of violations = 710
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Others   Totals
#	M1          147       12      137       21       14        0       24      355
#	M2          222       23       46       14        0       31       10      346
#	M3            4        1        4        0        0        0        0        9
#	Totals      373       36      187       35       14       31       34      710
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1575.67 (MB), peak = 1725.28 (MB)
#start 15th optimization iteration ...
#    number of violations = 624
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          106        8      115        4       11        0       22      266
#	M2          205       20       72        8        9       28        3      345
#	M3            3        0        8        1        0        1        0       13
#	Totals      314       28      195       13       20       29       25      624
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1589.38 (MB), peak = 1725.28 (MB)
#start 16th optimization iteration ...
#    number of violations = 578
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           72        3       88        3        3        0       14      183
#	M2          168       14      126       11        5       45        4      373
#	M3            8        4        9        0        0        1        0       22
#	Totals      248       21      223       14        8       46       18      578
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1625.14 (MB), peak = 1725.28 (MB)
#start 17th optimization iteration ...
#    number of violations = 562
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           70        2       85        8        3        0        9      177
#	M2          169       14      149        0        8       25        8      373
#	M3            4        0        6        0        0        1        1       12
#	Totals      243       16      240        8       11       26       18      562
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1623.80 (MB), peak = 1725.28 (MB)
#start 18th optimization iteration ...
#    number of violations = 546
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           68        2       84        3        2        0       13      172
#	M2          163       10      128        8        5       42        4      360
#	M3            6        1        5        1        0        1        0       14
#	Totals      237       13      217       12        7       43       17      546
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1625.50 (MB), peak = 1725.28 (MB)
#start 19th optimization iteration ...
#    number of violations = 570
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           65        2       83        4        2        0       13      169
#	M2          162       13      162       13        6       30        3      389
#	M3            5        2        5        0        0        0        0       12
#	Totals      232       17      250       17        8       30       16      570
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1625.89 (MB), peak = 1725.28 (MB)
#start 20th optimization iteration ...
#    number of violations = 553
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CShort      Mar   Others   Totals
#	M1           69        2       82        3        3        0       13      172
#	M2          164       13      126       13        5       41        6      368
#	M3            4        1        7        0        0        1        0       13
#	Totals      237       16      215       16        8       42       19      553
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1625.60 (MB), peak = 1725.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 455301 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2955 um.
#Total wire length on LAYER M2 = 113587 um.
#Total wire length on LAYER M3 = 155815 um.
#Total wire length on LAYER M4 = 88280 um.
#Total wire length on LAYER M5 = 59164 um.
#Total wire length on LAYER M6 = 19416 um.
#Total wire length on LAYER M7 = 7910 um.
#Total wire length on LAYER M8 = 8174 um.
#Total number of vias = 145509
#Total number of multi-cut vias = 1574 (  1.1%)
#Total number of single cut vias = 143935 ( 98.9%)
#Up-Via Summary (total 145509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68797 ( 98.7%)       935 (  1.3%)      69732
#  Metal 2       56254 (100.0%)         0 (  0.0%)      56254
#  Metal 3       13069 (100.0%)         0 (  0.0%)      13069
#  Metal 4        3799 (100.0%)         0 (  0.0%)       3799
#  Metal 5         663 ( 50.9%)       639 ( 49.1%)       1302
#  Metal 6         746 (100.0%)         0 (  0.0%)        746
#  Metal 7         607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               143935 ( 98.9%)      1574 (  1.1%)     145509 
#
#Total number of DRC violations = 553
#Total number of violations on LAYER M1 = 172
#Total number of violations on LAYER M2 = 368
#Total number of violations on LAYER M3 = 13
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:07:36
#Elapsed time = 00:07:36
#Increased memory = -10.24 (MB)
#Total memory = 1502.50 (MB)
#Peak memory = 1725.28 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 447
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           37        3       44        2        2        0        7       95
#	M2          153        9      128        8        8       33        4      343
#	M3            4        1        4        0        0        0        0        9
#	Totals      194       13      176       10       10       33       11      447
#cpu time = 00:01:53, elapsed time = 00:01:54, memory = 1497.47 (MB), peak = 1725.28 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 448
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           38        2       48        3        2        0        8      101
#	M2          149        9      131       10        8       28        4      339
#	M3            3        0        5        0        0        0        0        8
#	Totals      190       11      184       13       10       28       12      448
#cpu time = 00:01:48, elapsed time = 00:01:48, memory = 1492.55 (MB), peak = 1725.28 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 448
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           38        2       48        3        2        0        8      101
#	M2          149        9      131       10        8       28        4      339
#	M3            3        0        5        0        0        0        0        8
#	Totals      190       11      184       13       10       28       12      448
#cpu time = 00:02:06, elapsed time = 00:02:06, memory = 1490.44 (MB), peak = 1725.28 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 448
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           38        2       48        3        2        0        8      101
#	M2          149        9      131       10        8       28        4      339
#	M3            3        0        5        0        0        0        0        8
#	Totals      190       11      184       13       10       28       12      448
#cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1490.27 (MB), peak = 1725.28 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:07:36
#Elapsed time = 00:07:37
#Increased memory = -12.23 (MB)
#Total memory = 1490.27 (MB)
#Peak memory = 1725.28 (MB)
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 455309 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2947 um.
#Total wire length on LAYER M2 = 113597 um.
#Total wire length on LAYER M3 = 155823 um.
#Total wire length on LAYER M4 = 88273 um.
#Total wire length on LAYER M5 = 59167 um.
#Total wire length on LAYER M6 = 19417 um.
#Total wire length on LAYER M7 = 7910 um.
#Total wire length on LAYER M8 = 8174 um.
#Total number of vias = 145515
#Total number of multi-cut vias = 1573 (  1.1%)
#Total number of single cut vias = 143942 ( 98.9%)
#Up-Via Summary (total 145515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68799 ( 98.7%)       934 (  1.3%)      69733
#  Metal 2       56250 (100.0%)         0 (  0.0%)      56250
#  Metal 3       13072 (100.0%)         0 (  0.0%)      13072
#  Metal 4        3804 (100.0%)         0 (  0.0%)       3804
#  Metal 5         664 ( 51.0%)       639 ( 49.0%)       1303
#  Metal 6         746 (100.0%)         0 (  0.0%)        746
#  Metal 7         607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               143942 ( 98.9%)      1573 (  1.1%)     145515 
#
#Total number of DRC violations = 448
#Total number of violations on LAYER M1 = 101
#Total number of violations on LAYER M2 = 339
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           38        2       48        3        2        0        8      101
#	M2          149        9      131       10        8       28        4      339
#	M3            3        0        5        0        0        0        0        8
#	Totals      190       11      184       13       10       28       12      448
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.27 (MB), peak = 1725.28 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 455309 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2947 um.
#Total wire length on LAYER M2 = 113597 um.
#Total wire length on LAYER M3 = 155823 um.
#Total wire length on LAYER M4 = 88273 um.
#Total wire length on LAYER M5 = 59167 um.
#Total wire length on LAYER M6 = 19417 um.
#Total wire length on LAYER M7 = 7910 um.
#Total wire length on LAYER M8 = 8174 um.
#Total number of vias = 145515
#Total number of multi-cut vias = 1573 (  1.1%)
#Total number of single cut vias = 143942 ( 98.9%)
#Up-Via Summary (total 145515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68799 ( 98.7%)       934 (  1.3%)      69733
#  Metal 2       56250 (100.0%)         0 (  0.0%)      56250
#  Metal 3       13072 (100.0%)         0 (  0.0%)      13072
#  Metal 4        3804 (100.0%)         0 (  0.0%)       3804
#  Metal 5         664 ( 51.0%)       639 ( 49.0%)       1303
#  Metal 6         746 (100.0%)         0 (  0.0%)        746
#  Metal 7         607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               143942 ( 98.9%)      1573 (  1.1%)     145515 
#
#Total number of DRC violations = 448
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 101
#Total number of violations on LAYER M2 = 339
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 13 21:43:38 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.27 (MB), peak = 1725.28 (MB)
#
#Start Post Route Wire Spread.
#Done with 4990 horizontal wires in 4 hboxes and 3770 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 458903 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2958 um.
#Total wire length on LAYER M2 = 114163 um.
#Total wire length on LAYER M3 = 157460 um.
#Total wire length on LAYER M4 = 89221 um.
#Total wire length on LAYER M5 = 59452 um.
#Total wire length on LAYER M6 = 19452 um.
#Total wire length on LAYER M7 = 7973 um.
#Total wire length on LAYER M8 = 8223 um.
#Total number of vias = 145515
#Total number of multi-cut vias = 1573 (  1.1%)
#Total number of single cut vias = 143942 ( 98.9%)
#Up-Via Summary (total 145515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68799 ( 98.7%)       934 (  1.3%)      69733
#  Metal 2       56250 (100.0%)         0 (  0.0%)      56250
#  Metal 3       13072 (100.0%)         0 (  0.0%)      13072
#  Metal 4        3804 (100.0%)         0 (  0.0%)       3804
#  Metal 5         664 ( 51.0%)       639 ( 49.0%)       1303
#  Metal 6         746 (100.0%)         0 (  0.0%)        746
#  Metal 7         607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               143942 ( 98.9%)      1573 (  1.1%)     145515 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1510.78 (MB), peak = 1725.28 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 458903 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2958 um.
#Total wire length on LAYER M2 = 114163 um.
#Total wire length on LAYER M3 = 157460 um.
#Total wire length on LAYER M4 = 89221 um.
#Total wire length on LAYER M5 = 59452 um.
#Total wire length on LAYER M6 = 19452 um.
#Total wire length on LAYER M7 = 7973 um.
#Total wire length on LAYER M8 = 8223 um.
#Total number of vias = 145515
#Total number of multi-cut vias = 1573 (  1.1%)
#Total number of single cut vias = 143942 ( 98.9%)
#Up-Via Summary (total 145515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68799 ( 98.7%)       934 (  1.3%)      69733
#  Metal 2       56250 (100.0%)         0 (  0.0%)      56250
#  Metal 3       13072 (100.0%)         0 (  0.0%)      13072
#  Metal 4        3804 (100.0%)         0 (  0.0%)       3804
#  Metal 5         664 ( 51.0%)       639 ( 49.0%)       1303
#  Metal 6         746 (100.0%)         0 (  0.0%)        746
#  Metal 7         607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               143942 ( 98.9%)      1573 (  1.1%)     145515 
#
#
#Start DRC checking..
#    number of violations = 446
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           40        2       48        3        2        0        8      103
#	M2          152        9      124       10        8       28        4      335
#	M3            3        0        5        0        0        0        0        8
#	Totals      195       11      177       13       10       28       12      446
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1540.43 (MB), peak = 1725.28 (MB)
#CELL_VIEW core,init has 446 DRC violations
#Total number of DRC violations = 446
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 103
#Total number of violations on LAYER M2 = 335
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#Start Post Route via swapping..
#    number of violations = 446
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           40        2       48        3        2        0        8      103
#	M2          152        9      124       10        8       28        4      335
#	M3            3        0        5        0        0        0        0        8
#	Totals      195       11      177       13       10       28       12      446
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1496.43 (MB), peak = 1725.28 (MB)
#    number of violations = 446
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           40        2       48        3        2        0        8      103
#	M2          152        9      124       10        8       28        4      335
#	M3            3        0        5        0        0        0        0        8
#	Totals      195       11      177       13       10       28       12      446
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1497.76 (MB), peak = 1725.28 (MB)
#CELL_VIEW core,init has 446 DRC violations
#Total number of DRC violations = 446
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 103
#Total number of violations on LAYER M2 = 335
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 166
#Total wire length = 458903 um.
#Total half perimeter of net bounding box = 432307 um.
#Total wire length on LAYER M1 = 2958 um.
#Total wire length on LAYER M2 = 114163 um.
#Total wire length on LAYER M3 = 157460 um.
#Total wire length on LAYER M4 = 89221 um.
#Total wire length on LAYER M5 = 59452 um.
#Total wire length on LAYER M6 = 19452 um.
#Total wire length on LAYER M7 = 7973 um.
#Total wire length on LAYER M8 = 8223 um.
#Total number of vias = 145515
#Total number of multi-cut vias = 100870 ( 69.3%)
#Total number of single cut vias = 44645 ( 30.7%)
#Up-Via Summary (total 145515):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43805 ( 62.8%)     25928 ( 37.2%)      69733
#  Metal 2         796 (  1.4%)     55454 ( 98.6%)      56250
#  Metal 3          29 (  0.2%)     13043 ( 99.8%)      13072
#  Metal 4           4 (  0.1%)      3800 ( 99.9%)       3804
#  Metal 5           0 (  0.0%)      1303 (100.0%)       1303
#  Metal 6           8 (  1.1%)       738 ( 98.9%)        746
#  Metal 7           3 (  0.5%)       604 ( 99.5%)        607
#-----------------------------------------------------------
#                44645 ( 30.7%)    100870 ( 69.3%)     145515 
#
#detailRoute Statistics:
#Cpu time = 00:15:58
#Elapsed time = 00:15:59
#Increased memory = -16.71 (MB)
#Total memory = 1496.02 (MB)
#Peak memory = 1725.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:35
#Elapsed time = 00:16:36
#Increased memory = -62.72 (MB)
#Total memory = 1438.56 (MB)
#Peak memory = 1725.28 (MB)
#Number of warnings = 0
#Total number of warnings = 111
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 13 21:44:23 2025
#
#routeDesign: cpu time = 00:17:19, elapsed time = 00:17:20, memory = 1438.56 (MB), peak = 1725.28 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157366 and nets=26111 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1793.6M)
Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 1862.5M)
Extracted 20.0009% (CPU Time= 0:00:00.7  MEM= 1862.5M)
Extracted 30.0006% (CPU Time= 0:00:00.9  MEM= 1862.5M)
Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 1862.5M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1862.5M)
Extracted 60.0007% (CPU Time= 0:00:01.5  MEM= 1866.5M)
Extracted 70.0009% (CPU Time= 0:00:01.9  MEM= 1866.5M)
Extracted 80.0006% (CPU Time= 0:00:02.3  MEM= 1866.5M)
Extracted 90.0008% (CPU Time= 0:00:02.4  MEM= 1866.5M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1866.5M)
Number of Extracted Resistors     : 368887
Number of Extracted Ground Cap.   : 365345
Number of Extracted Coupling Cap. : 587772
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1830.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:03.0  MEM: 1830.457M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1819.6M, totSessionCpu=1:01:35 **
#Created 848 library cell signatures
#Created 26111 NETS and 0 SPECIALNETS signatures
#Created 157367 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.27 (MB), peak = 1725.28 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.27 (MB), peak = 1725.28 (MB)
Begin checking placement ... (start mem=1819.6M, init mem=1819.6M)
*info: Placed = 157366         (Fixed = 39)
*info: Unplaced = 0           
Placement Density:97.34%(233502/239880)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1819.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20565

Instance distribution across the VT partitions:

 LVT : inst = 10212 (49.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10212 (49.7%)

 HVT : inst = 10350 (50.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10350 (50.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157366 and nets=26111 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1811.6M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1864.5M)
Extracted 20.0009% (CPU Time= 0:00:00.8  MEM= 1864.5M)
Extracted 30.0006% (CPU Time= 0:00:00.9  MEM= 1864.5M)
Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 1864.5M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1864.5M)
Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1868.5M)
Extracted 70.0009% (CPU Time= 0:00:02.0  MEM= 1868.5M)
Extracted 80.0006% (CPU Time= 0:00:02.4  MEM= 1868.5M)
Extracted 90.0008% (CPU Time= 0:00:02.6  MEM= 1868.5M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1868.5M)
Number of Extracted Resistors     : 368887
Number of Extracted Ground Cap.   : 365345
Number of Extracted Coupling Cap. : 587772
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1848.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 1848.449M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:18.1 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:18.1 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26111,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1939.24 CPU=0:00:05.4 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1939.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26111,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1915.28 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1915.3M) ***
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=1:01:58 mem=1915.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1915.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1915.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1915.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1915.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.138  | -1.138  | -0.046  |
|           TNS (ns):|-711.027 |-710.791 | -0.236  |
|    Violating Paths:|  1208   |  1195   |   13    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.755%
       (97.354% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1832.7M, totSessionCpu=1:01:58 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
**INFO: Start fixing DRV (Mem = 1897.51M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.14 |          0|          0|          0|  97.35  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.14 |          0|          0|          0|  97.35  |   0:00:01.0|    2151.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2151.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 2008.1M, totSessionCpu=1:02:04 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2008.07M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2008.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2008.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2018.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2018.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=2008.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.138  | -1.138  | -0.046  |
|           TNS (ns):|-711.027 |-710.791 | -0.236  |
|    Violating Paths:|  1208   |  1195   |   13    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.755%
       (97.354% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2018.1M
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 2008.1M, totSessionCpu=1:02:05 **
*** Timing NOT met, worst failing slack is -1.138
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.138 TNS Slack -711.030 Density 97.35
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.138|   -1.138|-710.793| -711.030|    97.35%|   0:00:00.0| 2074.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[51]                            |
|  -1.095|   -1.095|-710.108| -710.344|    97.36%|   0:00:02.0| 2095.7M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.095|   -1.095|-710.093| -710.329|    97.36%|   0:00:01.0| 2095.7M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.095|   -1.095|-710.086| -710.322|    97.36%|   0:00:00.0| 2095.7M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-710.086| -710.322|    97.36%|   0:00:01.0| 2095.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=2095.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -1.095|  -0.236| -710.322|    97.36%|   0:00:00.0| 2095.7M|   WC_VIEW|  default| out[29]                                            |
|  -0.013|   -1.095|  -0.035| -709.847|    97.37%|   0:00:01.0| 2095.7M|        NA|       NA| NA                                                 |
|  -0.013|   -1.095|  -0.035| -709.847|    97.37%|   0:00:00.0| 2095.7M|   WC_VIEW|  default| out[97]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2095.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:05.0 mem=2095.7M) ***
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -709.847 Density 97.37
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 27 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=2095.7M) ***
*** Starting refinePlace (1:02:15 mem=2076.6M) ***
Density distribution unevenness ratio = 1.225%
Move report: Detail placement moves 8 insts, mean move: 5.92 um, max move: 18.00 um
	Max move on inst (sfp_instance/FE_OCPC3077_FE_RN_51): (349.20, 42.40) --> (349.20, 60.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2076.6MB
Summary Report:
Instances move: 5 (out of 20542 movable)
Mean displacement: 8.04 um
Max displacement: 18.00 um (Instance: sfp_instance/FE_OCPC3077_FE_RN_51) (349.2, 42.4) -> (349.2, 60.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2076.6MB
*** Finished refinePlace (1:02:17 mem=2076.6M) ***
Density distribution unevenness ratio = 1.149%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -709.872 Density 97.37
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-709.831| -709.872|    97.37%|   0:00:00.0| 2080.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.095|   -1.095|-709.529| -709.570|    97.38%|   0:00:02.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[53]                            |
|  -1.095|   -1.095|-709.486| -709.527|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[53]                            |
|  -1.095|   -1.095|-709.455| -709.496|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[53]                            |
|  -1.095|   -1.095|-709.378| -709.419|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[112]                           |
|  -1.095|   -1.095|-709.374| -709.415|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[112]                           |
|  -1.095|   -1.095|-709.290| -709.331|    97.38%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[126]                           |
|  -1.095|   -1.095|-709.230| -709.271|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[43]                            |
|  -1.095|   -1.095|-709.185| -709.226|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[43]                            |
|  -1.095|   -1.095|-709.146| -709.187|    97.38%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[43]                            |
|  -1.095|   -1.095|-709.074| -709.115|    97.39%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[57]                            |
|  -1.095|   -1.095|-709.032| -709.073|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[57]                            |
|  -1.095|   -1.095|-708.977| -709.018|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.095|   -1.095|-708.927| -708.968|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[82]                            |
|  -1.095|   -1.095|-708.822| -708.863|    97.39%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -1.095|   -1.095|-708.667| -708.708|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -1.095|   -1.095|-708.644| -708.685|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -1.095|   -1.095|-708.611| -708.652|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -1.095|   -1.095|-708.484| -708.524|    97.39%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -1.095|   -1.095|-708.482| -708.523|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -1.095|   -1.095|-708.397| -708.438|    97.39%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -1.095|   -1.095|-708.372| -708.413|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -1.095|   -1.095|-708.349| -708.390|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -1.095|   -1.095|-708.246| -708.287|    97.40%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -1.095|   -1.095|-708.218| -708.259|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -1.095|   -1.095|-708.199| -708.240|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -1.095|   -1.095|-708.070| -708.111|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -1.095|   -1.095|-708.052| -708.093|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -1.095|   -1.095|-708.030| -708.071|    97.40%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -1.095|   -1.095|-708.013| -708.053|    97.40%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -1.095|   -1.095|-707.927| -707.968|    97.41%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -1.095|   -1.095|-707.900| -707.941|    97.41%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[35]                            |
|  -1.095|   -1.095|-707.889| -707.930|    97.41%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[37]                            |
|  -1.095|   -1.095|-707.902| -707.943|    97.41%|   0:00:01.0| 2082.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[26]                            |
|  -1.095|   -1.095|-707.897| -707.938|    97.41%|   0:00:00.0| 2082.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-705.730| -705.771|    97.41%|   0:00:03.0| 2099.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -1.095|   -1.095|-705.548| -705.589|    97.41%|   0:00:00.0| 2099.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -1.095|   -1.095|-705.797| -705.838|    97.41%|   0:00:01.0| 2099.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -1.095|   -1.095|-705.584| -705.625|    97.41%|   0:00:01.0| 2099.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -1.095|   -1.095|-705.456| -705.497|    97.41%|   0:00:00.0| 2099.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -1.095|   -1.095|-705.456| -705.497|    97.41%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -1.095|   -1.095|-705.450| -705.491|    97.41%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
|  -1.095|   -1.095|-705.438| -705.479|    97.41%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
|  -1.095|   -1.095|-705.332| -705.373|    97.41%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.095|   -1.095|-705.318| -705.359|    97.41%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[3]                             |
|  -1.095|   -1.095|-705.318| -705.359|    97.41%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[18]                            |
|  -1.095|   -1.095|-705.312| -705.353|    97.41%|   0:00:00.0| 2102.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -1.095|   -1.095|-705.299| -705.340|    97.41%|   0:00:00.0| 2103.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -1.095|   -1.095|-705.273| -705.314|    97.41%|   0:00:00.0| 2103.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_7_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-705.161| -705.202|    97.41%|   0:00:03.0| 2116.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -1.095|   -1.095|-705.161| -705.202|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -1.095|   -1.095|-705.161| -705.202|    97.41%|   0:00:01.0| 2108.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -1.095|   -1.095|-705.161| -705.202|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -1.095|   -1.095|-704.341| -704.382|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D    |
|  -1.095|   -1.095|-704.313| -704.354|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -1.095|   -1.095|-704.198| -704.239|    97.41%|   0:00:01.0| 2108.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_21_/D                                           |
|  -1.095|   -1.095|-704.169| -704.210|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -1.095|   -1.095|-704.169| -704.210|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:21.0 mem=2108.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.013|   -1.095|  -0.041| -704.210|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  default| out[97]                                            |
|  -0.013|   -1.095|  -0.041| -704.210|    97.41%|   0:00:00.0| 2108.1M|   WC_VIEW|  default| out[97]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2108.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.5 real=0:00:21.0 mem=2108.1M) ***
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -704.210 Density 97.41
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 27 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 167 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.1 real=0:00:21.0 mem=2108.1M) ***
*** Starting refinePlace (1:02:44 mem=2089.0M) ***
Density distribution unevenness ratio = 1.202%
Move report: Detail placement moves 1 insts, mean move: 0.60 um, max move: 0.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_2): (218.60, 339.40) --> (219.20, 339.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2089.0MB
Summary Report:
Instances move: 1 (out of 20564 movable)
Mean displacement: 0.60 um
Max displacement: 0.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_2) (218.6, 339.4) -> (219.2, 339.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2089.0MB
*** Finished refinePlace (1:02:45 mem=2089.0M) ***
Density distribution unevenness ratio = 1.131%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1970.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=1970.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1978.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1978.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.013  |
|           TNS (ns):|-704.249 |-704.209 | -0.041  |
|    Violating Paths:|  1188   |  1182   |    6    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.812%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1978.1M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1676.33MB/1676.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1676.33MB/1676.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1676.33MB/1676.33MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 21:45:42 (2025-Mar-14 04:45:42 GMT)
2025-Mar-13 21:45:42 (2025-Mar-14 04:45:42 GMT): 10%
2025-Mar-13 21:45:42 (2025-Mar-14 04:45:42 GMT): 20%
2025-Mar-13 21:45:42 (2025-Mar-14 04:45:42 GMT): 30%
2025-Mar-13 21:45:42 (2025-Mar-14 04:45:42 GMT): 40%
2025-Mar-13 21:45:42 (2025-Mar-14 04:45:42 GMT): 50%
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 60%
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 70%
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 80%
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 90%

Finished Levelizing
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT)

Starting Activity Propagation
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT)
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 10%
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 20%
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1676.84MB/1676.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT)
 ... Calculating switching power
2025-Mar-13 21:45:43 (2025-Mar-14 04:45:43 GMT): 10%
2025-Mar-13 21:45:44 (2025-Mar-14 04:45:44 GMT): 20%
2025-Mar-13 21:45:44 (2025-Mar-14 04:45:44 GMT): 30%
2025-Mar-13 21:45:44 (2025-Mar-14 04:45:44 GMT): 40%
2025-Mar-13 21:45:44 (2025-Mar-14 04:45:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:45:44 (2025-Mar-14 04:45:44 GMT): 60%
2025-Mar-13 21:45:44 (2025-Mar-14 04:45:44 GMT): 70%
2025-Mar-13 21:45:45 (2025-Mar-14 04:45:45 GMT): 80%
2025-Mar-13 21:45:45 (2025-Mar-14 04:45:45 GMT): 90%

Finished Calculating power
2025-Mar-13 21:45:46 (2025-Mar-14 04:45:46 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1677.00MB/1677.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1677.00MB/1677.00MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1677.00MB/1677.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:45:46 (2025-Mar-14 04:45:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.41465648 	   60.9892%
Total Switching Power:      34.32760556 	   37.7808%
Total Leakage Power:         1.11756302 	    1.2300%
Total Power:                90.85982534
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99        1.57      0.1481       21.71       23.89
Macro                                  0      0.5901      0.1826      0.7727      0.8504
IO                                     0           0           0           0           0
Combinational                      31.98       28.04      0.7626       60.78        66.9
Clock (Combinational)              3.442       4.126     0.02421       7.592       8.356
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.41       34.33       1.118       90.86         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.41       34.33       1.118       90.86         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.442       4.126     0.02421       7.592       8.356
-----------------------------------------------------------------------------------------
Total                              3.442       4.126     0.02421       7.592       8.356
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3388
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U208 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.49026e-10 F
* 		Total instances in design: 157401
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 136801
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1683.93MB/1683.93MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.095  TNS Slack -704.252 Density 97.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.41%|        -|  -1.095|-704.252|   0:00:00.0| 2250.9M|
|    97.37%|      282|  -1.095|-703.406|   0:00:11.0| 2250.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.095  TNS Slack -703.406 Density 97.37
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 167 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:12.0) (real = 0:00:12.0) **
*** Starting refinePlace (1:03:04 mem=2207.0M) ***
Density distribution unevenness ratio = 1.210%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2207.0MB
Summary Report:
Instances move: 0 (out of 20564 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2207.0MB
*** Finished refinePlace (1:03:05 mem=2207.0M) ***
Density distribution unevenness ratio = 1.140%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 1972.4M, totSessionCpu=1:03:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1972.38M, totSessionCpu=1:03:06 .
**optDesign ... cpu = 0:01:31, real = 0:01:32, mem = 1972.4M, totSessionCpu=1:03:06 **

Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
Info: total 34 nets with RC integrity issues will be excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-703.406| -703.406|    97.37%|   0:00:00.0| 2123.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2123.2M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2123.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 167 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1727.87MB/1727.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1727.87MB/1727.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1727.87MB/1727.87MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT)
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 10%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 20%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 30%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 40%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 50%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 60%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 70%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 80%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 90%

Finished Levelizing
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT)

Starting Activity Propagation
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT)
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 10%
2025-Mar-13 21:46:06 (2025-Mar-14 04:46:06 GMT): 20%
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 30%

Finished Activity Propagation
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1727.94MB/1727.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT)
 ... Calculating switching power
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 10%
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 20%
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 30%
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 40%
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 21:46:07 (2025-Mar-14 04:46:07 GMT): 60%
2025-Mar-13 21:46:08 (2025-Mar-14 04:46:08 GMT): 70%
2025-Mar-13 21:46:08 (2025-Mar-14 04:46:08 GMT): 80%
2025-Mar-13 21:46:09 (2025-Mar-14 04:46:09 GMT): 90%

Finished Calculating power
2025-Mar-13 21:46:09 (2025-Mar-14 04:46:09 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1727.94MB/1727.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1727.94MB/1727.94MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1727.94MB/1727.94MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 21:46:09 (2025-Mar-14 04:46:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.33235123 	   61.0068%
Total Switching Power:      34.25108154 	   37.7636%
Total Leakage Power:         1.11526560 	    1.2296%
Total Power:                90.69869866
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                            20       1.569      0.1481       21.71       23.94
Macro                                  0      0.5895      0.1826      0.7722      0.8514
IO                                     0           0           0           0           0
Combinational                      31.89       27.97      0.7603       60.62       66.84
Clock (Combinational)              3.442       4.126     0.02421       7.592       8.371
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.33       34.25       1.115        90.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.33       34.25       1.115        90.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.442       4.126     0.02421       7.592       8.371
-----------------------------------------------------------------------------------------
Total                              3.442       4.126     0.02421       7.592       8.371
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3384
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U208 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.48777e-10 F
* 		Total instances in design: 157401
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 136801
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1728.96MB/1728.96MB)

*** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:23, mem=1972.17M, totSessionCpu=1:03:15).
**ERROR: (IMPOPT-310):	Design density (97.37%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 542
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 542
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:03:15 mem=1972.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 26146,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.5 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:08.0 totSessionCpu=0:00:27.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:27.3 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [20542 node(s), 26194 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:00:28.2 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/coe_eosdata_Z0ybLh/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=1:03:26 mem=1972.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1972.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1980.2M
Loading timing data from /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/coe_eosdata_Z0ybLh/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1980.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1980.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1980.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.013  |
|           TNS (ns):|-703.406 |-703.365 | -0.041  |
|    Violating Paths:|  1188   |  1182   |    6    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.381  | -0.381  |  0.000  |
|           TNS (ns):| -42.133 | -42.133 |  0.000  |
|    Violating Paths:|   225   |   225   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:52, real = 0:01:53, mem = 1974.2M, totSessionCpu=1:03:27 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=1:03:28 mem=2107.7M density=97.369% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3814
      TNS :     -42.1337
      #VP :          225
  Density :      97.369%
------------------------------------------------------------------------------------------
 cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:03:28 mem=2107.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3814
      TNS :     -42.1337
      #VP :          225
  Density :      97.369%
------------------------------------------------------------------------------------------
 cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=1:03:29 mem=2107.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=1:03:29 mem=2107.7M density=97.369% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3643 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=1:03:29 mem=2107.7M density=97.369%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -1.095 ns
Total 0 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: -1.0955
        slack threshold: 0.3245
GigaOpt: 14 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 779 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.095 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -1.0955
        slack threshold: 0.3245
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 779 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2087.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2087.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2087.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2087.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.013  |
|           TNS (ns):|-703.406 |-703.365 | -0.041  |
|    Violating Paths:|  1188   |  1182   |    6    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2087.7M
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 1905.4M, totSessionCpu=1:03:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 13 21:46:28 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_OCPC3077_FE_RN_51 connects to NET sfp_instance/FE_OCPN3077_FE_RN_51 at location ( 349.205 43.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN3077_FE_RN_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_1__fifo_instance/q5_reg_7_ connects to NET CTS_94 at location ( 251.700 119.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_94 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_2 connects to NET CTS_83 at location ( 220.100 340.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_10 connects to NET CTS_82 at location ( 161.900 153.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_2 connects to NET mac_array_instance/col_idx_4__mac_col_inst/CTS_7 at location ( 219.500 340.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6215_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3559_0 at location ( 206.700 157.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3559_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_0__fifo_instance/U98 connects to NET FE_OCPN2911_array_out_7_ at location ( 150.900 108.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2911_array_out_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/U121 connects to NET sfp_instance/FE_OCPN2843_out_122_ at location ( 516.040 21.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN2843_out_122_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5798_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3353_0 at location ( 505.300 401.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3353_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5750_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3328_0 at location ( 221.500 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3328_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5750_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3327_0 at location ( 221.100 169.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3327_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5706_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3300_0 at location ( 239.100 140.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3300_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_5617_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3247_0 at location ( 351.700 344.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3247_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5597_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3237_0 at location ( 305.900 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3237_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5554_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3210_0 at location ( 233.900 288.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3210_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC2698_key_q_13_ connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2698_key_q_13_ at location ( 279.300 175.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2698_key_q_13_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC2698_key_q_13_ connects to NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN2696_key_q_13_ at location ( 278.100 174.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN2696_key_q_13_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U448 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4 at location ( 51.500 180.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U448 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4 at location ( 53.700 180.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1127_0_dup connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3 at location ( 117.900 141.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3023_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 36 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 77
#  Number of instances deleted (including moved) = 42
#  Number of instances resized = 295
#  Number of instances with same cell size swap = 10
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 414
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26144 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#779/22623 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1600.78 (MB), peak = 1786.91 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 161.505 153.100 ) on M1 for NET CTS_82. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 219.405 340.200 ) on M1 for NET CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 250.995 119.000 ) on M1 for NET CTS_94. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 305.920 18.100 ) on M1 for NET FE_OCPN1609_out_42_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 377.515 14.680 ) on M1 for NET FE_OCPN1978_FE_OFN510_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 265.600 26.955 ) on M1 for NET FE_OCPN1992_out_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 525.515 29.080 ) on M1 for NET FE_OCPN2025_FE_OFN633_out_124_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 458.600 12.600 ) on M1 for NET FE_OCPN2094_out_93_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 263.275 26.955 ) on M1 for NET FE_OCPN2264_out_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 288.120 16.300 ) on M1 for NET FE_OCPN2318_out_35_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 295.915 10.900 ) on M1 for NET FE_OCPN2322_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 261.475 26.955 ) on M1 for NET FE_OCPN2325_out_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 470.915 12.700 ) on M1 for NET FE_OCPN2451_out_97_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 476.600 11.000 ) on M1 for NET FE_OCPN2557_out_111_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 305.115 26.920 ) on M1 for NET FE_OCPN2608_FE_OFN477_out_46_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 151.055 108.100 ) on M1 for NET FE_OCPN2911_array_out_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 327.110 126.110 ) on M1 for NET FE_OFN365_n3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 446.100 192.690 ) on M1 for NET FE_OFN366_inst_19_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 449.530 23.480 ) on M1 for NET FE_OFN510_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 265.400 47.000 ) on M1 for NET FE_OFN628_out_19_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1138 routed nets are extracted.
#    566 (2.16%) extracted nets are partially routed.
#21484 routed nets are imported.
#1 (0.00%) nets are without wires.
#3523 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 26146.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 566
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 13 21:46:32 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 13 21:46:34 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.66%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.64%
#
#  181 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1603.69 (MB), peak = 1786.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.16 (MB), peak = 1786.91 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1643.94 (MB), peak = 1786.91 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.15 (MB), peak = 1786.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3523 (skipped).
#Total number of routable nets = 22623.
#Total number of nets in the design = 26146.
#
#567 routable nets have only global wires.
#22056 routable nets have only detail routed wires.
#24 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#354 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 15                  9             543  
#-------------------------------------------------------------------
#        Total                 15                  9             543  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                181                197           22245  
#-------------------------------------------------------------------
#        Total                181                197           22245  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.01%)      3(0.01%)   (0.03%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459423 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2951 um.
#Total wire length on LAYER M2 = 114243 um.
#Total wire length on LAYER M3 = 157740 um.
#Total wire length on LAYER M4 = 89393 um.
#Total wire length on LAYER M5 = 59440 um.
#Total wire length on LAYER M6 = 19455 um.
#Total wire length on LAYER M7 = 7977 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 145602
#Total number of multi-cut vias = 100671 ( 69.1%)
#Total number of single cut vias = 44931 ( 30.9%)
#Up-Via Summary (total 145602):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43861 ( 62.9%)     25844 ( 37.1%)      69705
#  Metal 2         945 (  1.7%)     55350 ( 98.3%)      56295
#  Metal 3          89 (  0.7%)     13037 ( 99.3%)      13126
#  Metal 4          17 (  0.4%)      3797 ( 99.6%)       3814
#  Metal 5           3 (  0.2%)      1302 ( 99.8%)       1305
#  Metal 6          12 (  1.6%)       738 ( 98.4%)        750
#  Metal 7           4 (  0.7%)       603 ( 99.3%)        607
#-----------------------------------------------------------
#                44931 ( 30.9%)    100671 ( 69.1%)     145602 
#
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 232.4
#Average of max src_to_sink distance for priority net 97.1
#Average of ave src_to_sink distance for priority net 57.4
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1644.15 (MB), peak = 1786.91 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.93 (MB), peak = 1786.91 (MB)
#Start Track Assignment.
#Done with 93 horizontal wires in 2 hboxes and 90 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459534 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2994 um.
#Total wire length on LAYER M2 = 114266 um.
#Total wire length on LAYER M3 = 157775 um.
#Total wire length on LAYER M4 = 89399 um.
#Total wire length on LAYER M5 = 59440 um.
#Total wire length on LAYER M6 = 19456 um.
#Total wire length on LAYER M7 = 7979 um.
#Total wire length on LAYER M8 = 8225 um.
#Total number of vias = 145596
#Total number of multi-cut vias = 100671 ( 69.1%)
#Total number of single cut vias = 44925 ( 30.9%)
#Up-Via Summary (total 145596):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43859 ( 62.9%)     25844 ( 37.1%)      69703
#  Metal 2         944 (  1.7%)     55350 ( 98.3%)      56294
#  Metal 3          87 (  0.7%)     13037 ( 99.3%)      13124
#  Metal 4          16 (  0.4%)      3797 ( 99.6%)       3813
#  Metal 5           3 (  0.2%)      1302 ( 99.8%)       1305
#  Metal 6          12 (  1.6%)       738 ( 98.4%)        750
#  Metal 7           4 (  0.7%)       603 ( 99.3%)        607
#-----------------------------------------------------------
#                44925 ( 30.9%)    100671 ( 69.1%)     145596 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1653.71 (MB), peak = 1786.91 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 52.45 (MB)
#Total memory = 1653.71 (MB)
#Peak memory = 1786.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.9% of the total area was rechecked for DRC, and 18.1% required routing.
#    number of violations = 597
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           71       14       87       13       14        0        9      208
#	M2          181       32      115       10       11       25        3      377
#	M3            6        2        4        0        0        0        0       12
#	Totals      258       48      206       23       25       25       12      597
#372 out of 157401 instances need to be verified(marked ipoed).
#12.0% of the total area is being checked for drcs
#12.0% of the total area was checked
#    number of violations = 796
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          167       26      123       58       16        0       11      401
#	M2          183       34      117       10       11       25        3      383
#	M3            6        2        4        0        0        0        0       12
#	Totals      356       62      244       68       27       25       14      796
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1657.97 (MB), peak = 1786.91 (MB)
#start 1st optimization iteration ...
#    number of violations = 498
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           50       12       46        8        4        0        9      129
#	M2          152        8      135       17       12       29        5      358
#	M3            5        2        4        0        0        0        0       11
#	Totals      207       22      185       25       16       29       14      498
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1644.71 (MB), peak = 1786.91 (MB)
#start 2nd optimization iteration ...
#    number of violations = 470
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           36        5       47        2        6        0        9      105
#	M2          145        3      134       21       13       32        5      353
#	M3            6        3        3        0        0        0        0       12
#	Totals      187       11      184       23       19       32       14      470
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1652.12 (MB), peak = 1786.91 (MB)
#start 3rd optimization iteration ...
#    number of violations = 469
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           44        7       51        3        6        0       10      121
#	M2          155        5      125       14       11       26        5      341
#	M3            3        1        3        0        0        0        0        7
#	Totals      202       13      179       17       17       26       15      469
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1651.86 (MB), peak = 1786.91 (MB)
#start 4th optimization iteration ...
#    number of violations = 459
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           32        3       44        2        5        0        9       95
#	M2          148        5      133       18       13       29        6      352
#	M3            5        3        4        0        0        0        0       12
#	Totals      185       11      181       20       18       29       15      459
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1648.97 (MB), peak = 1786.91 (MB)
#start 5th optimization iteration ...
#    number of violations = 470
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           43        4       52        3        4        0       11      117
#	M2          151       10      126       18       12       24        4      345
#	M3            4        1        3        0        0        0        0        8
#	Totals      198       15      181       21       16       24       15      470
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1646.68 (MB), peak = 1786.91 (MB)
#start 6th optimization iteration ...
#    number of violations = 501
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           63        4       67        2        4        0       15      155
#	M2          152        9      113       12        9       36        3      334
#	M3            6        1        5        0        0        0        0       12
#	Totals      221       14      185       14       13       36       18      501
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1670.27 (MB), peak = 1786.91 (MB)
#start 7th optimization iteration ...
#    number of violations = 525
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           63        3       64        1        9        0       19      159
#	M2          146       12      137       12       11       32        4      354
#	M3            6        2        4        0        0        0        0       12
#	Totals      215       17      205       13       20       32       23      525
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1664.48 (MB), peak = 1786.91 (MB)
#start 8th optimization iteration ...
#    number of violations = 524
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           61        4       64        3        5        0       15      152
#	M2          147       11      134       16       11       42        4      365
#	M3            3        0        4        0        0        0        0        7
#	Totals      211       15      202       19       16       42       19      524
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1670.11 (MB), peak = 1786.91 (MB)
#start 9th optimization iteration ...
#    number of violations = 525
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           62        3       61        1        6        0       16      149
#	M2          160       10      126       22       13       32        5      368
#	M3            3        1        4        0        0        0        0        8
#	Totals      225       14      191       23       19       32       21      525
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1670.91 (MB), peak = 1786.91 (MB)
#start 10th optimization iteration ...
#    number of violations = 530
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           58        3       68        3        5        0       14      151
#	M2          151       15      123       23       13       39        3      367
#	M3            5        2        5        0        0        0        0       12
#	Totals      214       20      196       26       18       39       17      530
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1671.32 (MB), peak = 1786.91 (MB)
#start 11th optimization iteration ...
#    number of violations = 529
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           58        4       64        2        4        0       14      146
#	M2          158       10      141       10       10       37        3      369
#	M3            7        2        4        0        1        0        0       14
#	Totals      223       16      209       12       15       37       17      529
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1693.75 (MB), peak = 1786.91 (MB)
#start 12th optimization iteration ...
#    number of violations = 517
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           59        2       67        2        3        0       14      147
#	M2          155       14      114       16        8       46        3      356
#	M3            6        3        4        0        1        0        0       14
#	Totals      220       19      185       18       12       46       17      517
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1700.55 (MB), peak = 1786.91 (MB)
#start 13th optimization iteration ...
#    number of violations = 511
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           62        4       63        1        5        0       14      149
#	M2          144        6      144       10        9       32        3      348
#	M3            5        1        7        0        1        0        0       14
#	Totals      211       11      214       11       15       32       17      511
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1700.46 (MB), peak = 1786.91 (MB)
#start 14th optimization iteration ...
#    number of violations = 498
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           57        3       65        1        4        0       14      144
#	M2          143       10      120       16       10       39        4      342
#	M3            3        2        6        0        0        0        1       12
#	Totals      203       15      191       17       14       39       19      498
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1703.71 (MB), peak = 1786.91 (MB)
#start 15th optimization iteration ...
#    number of violations = 510
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           55        2       65        2        3        0       13      140
#	M2          146       10      141       13        6       30        4      350
#	M3            9        2        6        0        3        0        0       20
#	Totals      210       14      212       15       12       30       17      510
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1713.66 (MB), peak = 1786.91 (MB)
#start 16th optimization iteration ...
#    number of violations = 486
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           56        2       70        1        6        0        8      143
#	M2          147       11      110       12        0       44        8      332
#	M3            5        2        4        0        0        0        0       11
#	Totals      208       15      184       13        6       44       16      486
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1761.20 (MB), peak = 1786.91 (MB)
#start 17th optimization iteration ...
#    number of violations = 531
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           58        4       65        2        5        0       13      147
#	M2          132        7      178        9        9       30        4      369
#	M3            8        3        3        0        1        0        0       15
#	Totals      198       14      246       11       15       30       17      531
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1761.00 (MB), peak = 1786.91 (MB)
#start 18th optimization iteration ...
#    number of violations = 493
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           56        2       66        2        2        0       13      141
#	M2          142        7      122       11        6       42        5      335
#	M3            8        4        4        0        0        0        0       16
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	Totals      206       13      193       13        8       42       18      493
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1756.32 (MB), peak = 1786.91 (MB)
#start 19th optimization iteration ...
#    number of violations = 506
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           59        3       62        2        4        0       13      143
#	M2          136        5      160       11        5       27        4      348
#	M3            7        2        5        0        0        1        0       15
#	Totals      202       10      227       13        9       28       17      506
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1752.86 (MB), peak = 1786.91 (MB)
#start 20th optimization iteration ...
#    number of violations = 491
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           60        3       63        2        3        0       13      144
#	M2          134       10      132        8        5       35        4      328
#	M3            9        4        5        0        0        1        0       19
#	Totals      203       17      200       10        8       36       17      491
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1750.99 (MB), peak = 1786.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459116 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2966 um.
#Total wire length on LAYER M2 = 113709 um.
#Total wire length on LAYER M3 = 157636 um.
#Total wire length on LAYER M4 = 89622 um.
#Total wire length on LAYER M5 = 59488 um.
#Total wire length on LAYER M6 = 19429 um.
#Total wire length on LAYER M7 = 8046 um.
#Total wire length on LAYER M8 = 8220 um.
#Total number of vias = 146538
#Total number of multi-cut vias = 98597 ( 67.3%)
#Total number of single cut vias = 47941 ( 32.7%)
#Up-Via Summary (total 146538):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       44579 ( 63.8%)     25241 ( 36.2%)      69820
#  Metal 2        2552 (  4.5%)     54251 ( 95.5%)      56803
#  Metal 3         630 (  4.7%)     12722 ( 95.3%)      13352
#  Metal 4         121 (  3.1%)      3749 ( 96.9%)       3870
#  Metal 5          14 (  1.1%)      1307 ( 98.9%)       1321
#  Metal 6          30 (  3.9%)       732 ( 96.1%)        762
#  Metal 7          15 (  2.5%)       595 ( 97.5%)        610
#-----------------------------------------------------------
#                47941 ( 32.7%)     98597 ( 67.3%)     146538 
#
#Total number of DRC violations = 491
#Total number of violations on LAYER M1 = 144
#Total number of violations on LAYER M2 = 328
#Total number of violations on LAYER M3 = 19
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:59
#Elapsed time = 00:03:59
#Increased memory = -28.78 (MB)
#Total memory = 1624.93 (MB)
#Peak memory = 1786.91 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 409
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        2       49        1        2        0        8       89
#	M2          131        4      129       11        8       23        4      310
#	M3            4        2        4        0        0        0        0       10
#	Totals      162        8      182       12       10       23       12      409
#cpu time = 00:01:56, elapsed time = 00:01:56, memory = 1621.30 (MB), peak = 1786.91 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 409
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        2       49        1        2        0        8       89
#	M2          131        4      129       11        8       23        4      310
#	M3            4        2        4        0        0        0        0       10
#	Totals      162        8      182       12       10       23       12      409
#cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1620.76 (MB), peak = 1786.91 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 409
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        2       49        1        2        0        8       89
#	M2          131        4      129       11        8       23        4      310
#	M3            4        2        4        0        0        0        0       10
#	Totals      162        8      182       12       10       23       12      409
#cpu time = 00:01:54, elapsed time = 00:01:55, memory = 1618.00 (MB), peak = 1786.91 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:05:45
#Elapsed time = 00:05:45
#Increased memory = -6.93 (MB)
#Total memory = 1618.00 (MB)
#Peak memory = 1786.91 (MB)
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459114 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2959 um.
#Total wire length on LAYER M2 = 113721 um.
#Total wire length on LAYER M3 = 157656 um.
#Total wire length on LAYER M4 = 89603 um.
#Total wire length on LAYER M5 = 59473 um.
#Total wire length on LAYER M6 = 19435 um.
#Total wire length on LAYER M7 = 8046 um.
#Total wire length on LAYER M8 = 8220 um.
#Total number of vias = 146543
#Total number of multi-cut vias = 98588 ( 67.3%)
#Total number of single cut vias = 47955 ( 32.7%)
#Up-Via Summary (total 146543):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       44580 ( 63.8%)     25240 ( 36.2%)      69820
#  Metal 2        2552 (  4.5%)     54248 ( 95.5%)      56800
#  Metal 3         644 (  4.8%)     12721 ( 95.2%)      13365
#  Metal 4         118 (  3.1%)      3747 ( 96.9%)       3865
#  Metal 5          14 (  1.1%)      1307 ( 98.9%)       1321
#  Metal 6          32 (  4.2%)       730 ( 95.8%)        762
#  Metal 7          15 (  2.5%)       595 ( 97.5%)        610
#-----------------------------------------------------------
#                47955 ( 32.7%)     98588 ( 67.3%)     146543 
#
#Total number of DRC violations = 409
#Total number of violations on LAYER M1 = 89
#Total number of violations on LAYER M2 = 310
#Total number of violations on LAYER M3 = 10
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        2       49        1        2        0        8       89
#	M2          131        4      129       11        8       23        4      310
#	M3            4        2        4        0        0        0        0       10
#	Totals      162        8      182       12       10       23       12      409
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1610.44 (MB), peak = 1786.91 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459114 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2959 um.
#Total wire length on LAYER M2 = 113721 um.
#Total wire length on LAYER M3 = 157656 um.
#Total wire length on LAYER M4 = 89603 um.
#Total wire length on LAYER M5 = 59473 um.
#Total wire length on LAYER M6 = 19435 um.
#Total wire length on LAYER M7 = 8046 um.
#Total wire length on LAYER M8 = 8220 um.
#Total number of vias = 146543
#Total number of multi-cut vias = 98588 ( 67.3%)
#Total number of single cut vias = 47955 ( 32.7%)
#Up-Via Summary (total 146543):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       44580 ( 63.8%)     25240 ( 36.2%)      69820
#  Metal 2        2552 (  4.5%)     54248 ( 95.5%)      56800
#  Metal 3         644 (  4.8%)     12721 ( 95.2%)      13365
#  Metal 4         118 (  3.1%)      3747 ( 96.9%)       3865
#  Metal 5          14 (  1.1%)      1307 ( 98.9%)       1321
#  Metal 6          32 (  4.2%)       730 ( 95.8%)        762
#  Metal 7          15 (  2.5%)       595 ( 97.5%)        610
#-----------------------------------------------------------
#                47955 ( 32.7%)     98588 ( 67.3%)     146543 
#
#Total number of DRC violations = 409
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 89
#Total number of violations on LAYER M2 = 310
#Total number of violations on LAYER M3 = 10
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 13 21:56:24 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.44 (MB), peak = 1786.91 (MB)
#
#Start Post Route Wire Spread.
#Done with 748 horizontal wires in 4 hboxes and 926 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459621 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113839 um.
#Total wire length on LAYER M3 = 157864 um.
#Total wire length on LAYER M4 = 89750 um.
#Total wire length on LAYER M5 = 59492 um.
#Total wire length on LAYER M6 = 19441 um.
#Total wire length on LAYER M7 = 8051 um.
#Total wire length on LAYER M8 = 8223 um.
#Total number of vias = 146543
#Total number of multi-cut vias = 98588 ( 67.3%)
#Total number of single cut vias = 47955 ( 32.7%)
#Up-Via Summary (total 146543):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       44580 ( 63.8%)     25240 ( 36.2%)      69820
#  Metal 2        2552 (  4.5%)     54248 ( 95.5%)      56800
#  Metal 3         644 (  4.8%)     12721 ( 95.2%)      13365
#  Metal 4         118 (  3.1%)      3747 ( 96.9%)       3865
#  Metal 5          14 (  1.1%)      1307 ( 98.9%)       1321
#  Metal 6          32 (  4.2%)       730 ( 95.8%)        762
#  Metal 7          15 (  2.5%)       595 ( 97.5%)        610
#-----------------------------------------------------------
#                47955 ( 32.7%)     98588 ( 67.3%)     146543 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1638.07 (MB), peak = 1786.91 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459621 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113839 um.
#Total wire length on LAYER M3 = 157864 um.
#Total wire length on LAYER M4 = 89750 um.
#Total wire length on LAYER M5 = 59492 um.
#Total wire length on LAYER M6 = 19441 um.
#Total wire length on LAYER M7 = 8051 um.
#Total wire length on LAYER M8 = 8223 um.
#Total number of vias = 146543
#Total number of multi-cut vias = 98588 ( 67.3%)
#Total number of single cut vias = 47955 ( 32.7%)
#Up-Via Summary (total 146543):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       44580 ( 63.8%)     25240 ( 36.2%)      69820
#  Metal 2        2552 (  4.5%)     54248 ( 95.5%)      56800
#  Metal 3         644 (  4.8%)     12721 ( 95.2%)      13365
#  Metal 4         118 (  3.1%)      3747 ( 96.9%)       3865
#  Metal 5          14 (  1.1%)      1307 ( 98.9%)       1321
#  Metal 6          32 (  4.2%)       730 ( 95.8%)        762
#  Metal 7          15 (  2.5%)       595 ( 97.5%)        610
#-----------------------------------------------------------
#                47955 ( 32.7%)     98588 ( 67.3%)     146543 
#
#
#Start Post Route via swapping..
#22.85% of area are rerouted by ECO routing.
#    number of violations = 437
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           29        2       49        1        2        0        8       91
#	M2          152        4      133       11        8       24        4      336
#	M3            4        2        4        0        0        0        0       10
#	Totals      185        8      186       12       10       24       12      437
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1613.07 (MB), peak = 1786.91 (MB)
#    number of violations = 424
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           29        2       49        1        2        0        8       91
#	M2          139        4      133       11        8       24        4      323
#	M3            4        2        4        0        0        0        0       10
#	Totals      172        8      186       12       10       24       12      424
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1617.56 (MB), peak = 1786.91 (MB)
#CELL_VIEW core,init has 424 DRC violations
#Total number of DRC violations = 424
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 91
#Total number of violations on LAYER M2 = 323
#Total number of violations on LAYER M3 = 10
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459621 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113839 um.
#Total wire length on LAYER M3 = 157864 um.
#Total wire length on LAYER M4 = 89750 um.
#Total wire length on LAYER M5 = 59492 um.
#Total wire length on LAYER M6 = 19441 um.
#Total wire length on LAYER M7 = 8051 um.
#Total wire length on LAYER M8 = 8223 um.
#Total number of vias = 146543
#Total number of multi-cut vias = 101876 ( 69.5%)
#Total number of single cut vias = 44667 ( 30.5%)
#Up-Via Summary (total 146543):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43817 ( 62.8%)     26003 ( 37.2%)      69820
#  Metal 2         805 (  1.4%)     55995 ( 98.6%)      56800
#  Metal 3          29 (  0.2%)     13336 ( 99.8%)      13365
#  Metal 4           4 (  0.1%)      3861 ( 99.9%)       3865
#  Metal 5           0 (  0.0%)      1321 (100.0%)       1321
#  Metal 6           9 (  1.2%)       753 ( 98.8%)        762
#  Metal 7           3 (  0.5%)       607 ( 99.5%)        610
#-----------------------------------------------------------
#                44667 ( 30.5%)    101876 ( 69.5%)     146543 
#
#detailRoute Statistics:
#Cpu time = 00:10:02
#Elapsed time = 00:10:02
#Increased memory = -37.88 (MB)
#Total memory = 1615.83 (MB)
#Peak memory = 1786.91 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 26146 NETS and 0 SPECIALNETS signatures
#Created 157402 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.50 (MB), peak = 1786.91 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1621.51 (MB), peak = 1786.91 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:13
#Elapsed time = 00:10:12
#Increased memory = -55.38 (MB)
#Total memory = 1564.18 (MB)
#Peak memory = 1786.91 (MB)
#Number of warnings = 63
#Total number of warnings = 175
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 13 21:56:40 2025
#
**optDesign ... cpu = 0:12:10, real = 0:12:11, mem = 1873.0M, totSessionCpu=1:13:46 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157401 and nets=26146 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1873.0M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1925.9M)
Extracted 20.0007% (CPU Time= 0:00:00.7  MEM= 1925.9M)
Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 1925.9M)
Extracted 40.0009% (CPU Time= 0:00:01.0  MEM= 1925.9M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1925.9M)
Extracted 60.0006% (CPU Time= 0:00:01.4  MEM= 1929.9M)
Extracted 70.0007% (CPU Time= 0:00:01.9  MEM= 1929.9M)
Extracted 80.0008% (CPU Time= 0:00:02.2  MEM= 1929.9M)
Extracted 90.0009% (CPU Time= 0:00:02.4  MEM= 1929.9M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 1929.9M)
Number of Extracted Resistors     : 374709
Number of Extracted Ground Cap.   : 370800
Number of Extracted Coupling Cap. : 594080
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1909.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 1909.863M)
**optDesign ... cpu = 0:12:14, real = 0:12:15, mem = 1873.0M, totSessionCpu=1:13:49 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 26146,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1967.35 CPU=0:00:05.2 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 1967.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1943.39 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1943.4M) ***
*** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=1:14:00 mem=1943.4M)
**optDesign ... cpu = 0:12:25, real = 0:12:26, mem = 1876.6M, totSessionCpu=1:14:00 **
*** Timing NOT met, worst failing slack is -1.095
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
*info: 167 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -704.592 Density 97.37
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[84]                            |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[37]                            |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:01.0| 2126.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_18_/D   |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:01.0| 2126.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -1.095|   -1.095|-704.569| -704.592|    97.37%|   0:00:00.0| 2126.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2126.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=2126.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 167 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2126.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:12:31, real = 0:12:32, mem = 1975.4M, totSessionCpu=1:14:07 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1975.38M, totSessionCpu=1:14:07 .
**optDesign ... cpu = 0:12:32, real = 0:12:33, mem = 1975.4M, totSessionCpu=1:14:07 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:32, real = 0:12:33, mem = 1975.4M, totSessionCpu=1:14:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2032.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2032.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 26146,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.0 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:36.9 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:00.-9, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:08.2, mem=2032.6M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1977.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1977.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.010  |
|           TNS (ns):|-704.591 |-704.567 | -0.023  |
|    Violating Paths:|  1187   |  1182   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.382  | -0.382  |  0.000  |
|           TNS (ns):| -42.126 | -42.126 |  0.000  |
|    Violating Paths:|   223   |   223   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1977.4M
**optDesign ... cpu = 0:12:42, real = 0:12:44, mem = 1975.4M, totSessionCpu=1:14:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1917.1M, totSessionCpu=1:14:20 **
#Created 848 library cell signatures
#Created 26146 NETS and 0 SPECIALNETS signatures
#Created 157402 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.52 (MB), peak = 1786.91 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.52 (MB), peak = 1786.91 (MB)
Begin checking placement ... (start mem=1917.1M, init mem=1917.1M)
*info: Placed = 157401         (Fixed = 36)
*info: Unplaced = 0           
Placement Density:97.36%(233538/239880)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1917.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20600

Instance distribution across the VT partitions:

 LVT : inst = 10277 (49.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10277 (49.9%)

 HVT : inst = 10320 (50.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10320 (50.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157401 and nets=26146 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1905.1M)
Extracted 10.0006% (CPU Time= 0:00:00.7  MEM= 1957.9M)
Extracted 20.0007% (CPU Time= 0:00:00.8  MEM= 1957.9M)
Extracted 30.0008% (CPU Time= 0:00:00.9  MEM= 1957.9M)
Extracted 40.0009% (CPU Time= 0:00:01.0  MEM= 1957.9M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1957.9M)
Extracted 60.0006% (CPU Time= 0:00:01.5  MEM= 1961.9M)
Extracted 70.0007% (CPU Time= 0:00:02.0  MEM= 1961.9M)
Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 1961.9M)
Extracted 90.0009% (CPU Time= 0:00:02.4  MEM= 1961.9M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1961.9M)
Number of Extracted Resistors     : 374709
Number of Extracted Ground Cap.   : 370800
Number of Extracted Coupling Cap. : 594080
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1941.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 1941.930M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1991.11 CPU=0:00:05.3 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1991.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1967.15 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1967.1M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:09.0 totSessionCpu=1:14:37 mem=1967.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1967.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=1967.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1967.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1967.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.010  |
|           TNS (ns):|-704.591 |-704.567 | -0.023  |
|    Violating Paths:|  1187   |  1182   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1967.1M
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1875.3M, totSessionCpu=1:14:38 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
**INFO: Start fixing DRV (Mem = 1942.04M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.10 |          0|          0|          0|  97.37  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.10 |          0|          0|          0|  97.37  |   0:00:00.0|    2196.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 167 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2196.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 2052.6M, totSessionCpu=1:14:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2052.60M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2052.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2052.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2062.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2062.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=2052.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.010  |
|           TNS (ns):|-704.591 |-704.567 | -0.023  |
|    Violating Paths:|  1187   |  1182   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2062.6M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 2052.6M, totSessionCpu=1:14:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=2043.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2043.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2043.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2043.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.010  |
|           TNS (ns):|-704.591 |-704.567 | -0.023  |
|    Violating Paths:|  1187   |  1182   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2043.1M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1985.8M, totSessionCpu=1:14:46 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 13 21:57:42 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26144 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#779/22623 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1672.92 (MB), peak = 1786.91 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.48 (MB)
#Total memory = 1672.92 (MB)
#Peak memory = 1786.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 388
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           29        2       48        1        2        0        8       90
#	M2          139        4       98       11        8       24        4      288
#	M3            4        2        4        0        0        0        0       10
#	Totals      172        8      150       12       10       24       12      388
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.65 (MB), peak = 1786.91 (MB)
#start 1st optimization iteration ...
#    number of violations = 471
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           46        5       48        8        4        0       10      121
#	M2          155       10      123       16        7       25        4      340
#	M3            3        1        6        0        0        0        0       10
#	Totals      204       16      177       24       11       25       14      471
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1713.84 (MB), peak = 1786.91 (MB)
#start 2nd optimization iteration ...
#    number of violations = 409
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   CutSpc   CShort      Mar   Others   Totals
#	M1           28       48        1        3        3        0        7       90
#	M2          130      133       11        8        3       21        3      309
#	M3            5        4        0        0        0        0        1       10
#	Totals      163      185       12       11        6       21       11      409
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1725.95 (MB), peak = 1786.91 (MB)
#start 3rd optimization iteration ...
#    number of violations = 458
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           37        3       53        3        4        0        9      109
#	M2          143        6      133       15        5       27        5      334
#	M3            7        1        5        2        0        0        0       15
#	Totals      187       10      191       20        9       27       14      458
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1725.88 (MB), peak = 1786.91 (MB)
#start 4th optimization iteration ...
#    number of violations = 425
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           30        3       48        2        4        0        8       95
#	M2          137        6      119       17        9       25        4      317
#	M3            5        4        4        0        0        0        0       13
#	Totals      172       13      171       19       13       25       12      425
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1725.09 (MB), peak = 1786.91 (MB)
#start 5th optimization iteration ...
#    number of violations = 473
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           40        4       50        3        4        0        9      110
#	M2          150       11      138       16        9       26        5      355
#	M3            3        1        4        0        0        0        0        8
#	Totals      193       16      192       19       13       26       14      473
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1724.38 (MB), peak = 1786.91 (MB)
#start 6th optimization iteration ...
#    number of violations = 464
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           46        3       61        2        5        0       11      128
#	M2          148       12      110       14       11       29        4      328
#	M3            4        0        3        0        0        0        1        8
#	Totals      198       15      174       16       16       29       16      464
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1743.57 (MB), peak = 1786.91 (MB)
#start 7th optimization iteration ...
#    number of violations = 462
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           50        3       59        1        5        0       11      129
#	M2          146       13      115       12        8       29        2      325
#	M3            3        0        5        0        0        0        0        8
#	Totals      199       16      179       13       13       29       13      462
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1740.74 (MB), peak = 1786.91 (MB)
#start 8th optimization iteration ...
#    number of violations = 476
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           52        4       58        3        5        0       10      132
#	M2          147       10      119       13        8       30        6      333
#	M3            4        1        5        0        0        0        1       11
#	Totals      203       15      182       16       13       30       17      476
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1739.85 (MB), peak = 1786.91 (MB)
#start 9th optimization iteration ...
#    number of violations = 476
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           48        3       55        1        5        0       11      123
#	M2          150       11      125       13       10       31        4      344
#	M3            4        2        3        0        0        0        0        9
#	Totals      202       16      183       14       15       31       15      476
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1739.43 (MB), peak = 1786.91 (MB)
#start 10th optimization iteration ...
#    number of violations = 480
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           49        3       63        3        4        0       10      132
#	M2          147       15      110       20        9       32        4      337
#	M3            6        2        3        0        0        0        0       11
#	Totals      202       20      176       23       13       32       14      480
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1745.99 (MB), peak = 1786.91 (MB)
#start 11th optimization iteration ...
#    number of violations = 483
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           52        2       64        2        5        0       12      137
#	M2          152       11      128       11        9       20        4      335
#	M3            3        2        5        0        0        0        1       11
#	Totals      207       15      197       13       14       20       17      483
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1774.50 (MB), peak = 1786.91 (MB)
#start 12th optimization iteration ...
#    number of violations = 486
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           53        2       65        2        5        0       12      139
#	M2          152       13      108       11        9       37        4      334
#	M3            7        3        3        0        0        0        0       13
#	Totals      212       18      176       13       14       37       16      486
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1776.18 (MB), peak = 1786.91 (MB)
#start 13th optimization iteration ...
#    number of violations = 494
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           52        3       62        1        6        0       12      136
#	M2          154        9      133       10        6       32        4      348
#	M3            3        1        6        0        0        0        0       10
#	Totals      209       13      201       11       12       32       16      494
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1776.67 (MB), peak = 1786.91 (MB)
#start 14th optimization iteration ...
#    number of violations = 466
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           56        3       65        3        6        0       12      145
#	M2          152       15       97        6        6       32        4      312
#	M3            4        1        4        0        0        0        0        9
#	Totals      212       19      166        9       12       32       16      466
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1776.07 (MB), peak = 1786.91 (MB)
#start 15th optimization iteration ...
#    number of violations = 495
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           51        2       61        1        2        0       12      129
#	M2          146        8      137       18        6       33        5      353
#	M3            7        3        3        0        0        0        0       13
#	Totals      204       13      201       19        8       33       17      495
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1795.81 (MB), peak = 1796.72 (MB)
#start 16th optimization iteration ...
#    number of violations = 485
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           52        2       63        2        2        0       12      133
#	M2          149        9      129        9        4       35        5      340
#	M3            6        1        3        0        1        0        1       12
#	Totals      207       12      195       11        7       35       18      485
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1846.54 (MB), peak = 1852.93 (MB)
#start 17th optimization iteration ...
#    number of violations = 487
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           54        3       60        2        3        0       13      135
#	M2          145        7      134       10        4       37        4      341
#	M3            5        2        4        0        0        0        0       11
#	Totals      204       12      198       12        7       37       17      487
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1850.66 (MB), peak = 1852.93 (MB)
#start 18th optimization iteration ...
#    number of violations = 504
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           54        2       64        3        3        0       12      138
#	M2          143       10      137       14        4       40        5      353
#	M3            7        3        3        0        0        0        0       13
#	Totals      204       15      204       17        7       40       17      504
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1829.32 (MB), peak = 1852.93 (MB)
#start 19th optimization iteration ...
#    number of violations = 479
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           50        3       58        2        5        0       13      131
#	M2          144        9      133       11        6       32        5      340
#	M3            4        0        4        0        0        0        0        8
#	Totals      198       12      195       13       11       32       18      479
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1851.84 (MB), peak = 1852.93 (MB)
#start 20th optimization iteration ...
#    number of violations = 472
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           52        2       66        2        3        0       12      137
#	M2          125        9      129       12        6       37        5      323
#	M3            5        1        4        0        0        1        1       12
#	Totals      182       12      199       14        9       38       18      472
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1847.15 (MB), peak = 1852.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459547 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2970 um.
#Total wire length on LAYER M2 = 113812 um.
#Total wire length on LAYER M3 = 157786 um.
#Total wire length on LAYER M4 = 89729 um.
#Total wire length on LAYER M5 = 59513 um.
#Total wire length on LAYER M6 = 19452 um.
#Total wire length on LAYER M7 = 8060 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146569
#Total number of multi-cut vias = 101435 ( 69.2%)
#Total number of single cut vias = 45134 ( 30.8%)
#Up-Via Summary (total 146569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43928 ( 62.9%)     25894 ( 37.1%)      69822
#  Metal 2        1019 (  1.8%)     55784 ( 98.2%)      56803
#  Metal 3         129 (  1.0%)     13249 ( 99.0%)      13378
#  Metal 4          35 (  0.9%)      3831 ( 99.1%)       3866
#  Metal 5           7 (  0.5%)      1318 ( 99.5%)       1325
#  Metal 6          10 (  1.3%)       754 ( 98.7%)        764
#  Metal 7           6 (  1.0%)       605 ( 99.0%)        611
#-----------------------------------------------------------
#                45134 ( 30.8%)    101435 ( 69.2%)     146569 
#
#Total number of DRC violations = 472
#Total number of violations on LAYER M1 = 137
#Total number of violations on LAYER M2 = 323
#Total number of violations on LAYER M3 = 12
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:22
#Elapsed time = 00:03:22
#Increased memory = 22.70 (MB)
#Total memory = 1695.62 (MB)
#Peak memory = 1852.93 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 425
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           26        3       47        1        2        0        6       85
#	M2          127        4      146       12       11       26        4      330
#	M3            5        2        3        0        0        0        0       10
#	Totals      158        9      196       13       13       26       10      425
#cpu time = 00:02:01, elapsed time = 00:02:01, memory = 1692.16 (MB), peak = 1852.93 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 425
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           26        3       47        1        2        0        6       85
#	M2          127        4      146       12       11       26        4      330
#	M3            5        2        3        0        0        0        0       10
#	Totals      158        9      196       13       13       26       10      425
#cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1689.75 (MB), peak = 1862.84 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 425
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           26        3       47        1        2        0        6       85
#	M2          127        4      146       12       11       26        4      330
#	M3            5        2        3        0        0        0        0       10
#	Totals      158        9      196       13       13       26       10      425
#cpu time = 00:01:58, elapsed time = 00:01:58, memory = 1690.48 (MB), peak = 1862.84 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:05:59
#Elapsed time = 00:05:59
#Increased memory = -5.14 (MB)
#Total memory = 1690.48 (MB)
#Peak memory = 1862.84 (MB)
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459545 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113804 um.
#Total wire length on LAYER M3 = 157786 um.
#Total wire length on LAYER M4 = 89721 um.
#Total wire length on LAYER M5 = 59531 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146555
#Total number of multi-cut vias = 101415 ( 69.2%)
#Total number of single cut vias = 45140 ( 30.8%)
#Up-Via Summary (total 146555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43930 ( 62.9%)     25892 ( 37.1%)      69822
#  Metal 2        1022 (  1.8%)     55777 ( 98.2%)      56799
#  Metal 3         125 (  0.9%)     13241 ( 99.1%)      13366
#  Metal 4          40 (  1.0%)      3828 ( 99.0%)       3868
#  Metal 5           7 (  0.5%)      1318 ( 99.5%)       1325
#  Metal 6          10 (  1.3%)       754 ( 98.7%)        764
#  Metal 7           6 (  1.0%)       605 ( 99.0%)        611
#-----------------------------------------------------------
#                45140 ( 30.8%)    101415 ( 69.2%)     146555 
#
#Total number of DRC violations = 425
#Total number of violations on LAYER M1 = 85
#Total number of violations on LAYER M2 = 330
#Total number of violations on LAYER M3 = 10
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           26        3       47        1        2        0        6       85
#	M2          127        4      146       12       11       26        4      330
#	M3            5        2        3        0        0        0        0       10
#	Totals      158        9      196       13       13       26       10      425
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1680.41 (MB), peak = 1862.84 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459545 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113804 um.
#Total wire length on LAYER M3 = 157786 um.
#Total wire length on LAYER M4 = 89721 um.
#Total wire length on LAYER M5 = 59531 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146555
#Total number of multi-cut vias = 101415 ( 69.2%)
#Total number of single cut vias = 45140 ( 30.8%)
#Up-Via Summary (total 146555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43930 ( 62.9%)     25892 ( 37.1%)      69822
#  Metal 2        1022 (  1.8%)     55777 ( 98.2%)      56799
#  Metal 3         125 (  0.9%)     13241 ( 99.1%)      13366
#  Metal 4          40 (  1.0%)      3828 ( 99.0%)       3868
#  Metal 5           7 (  0.5%)      1318 ( 99.5%)       1325
#  Metal 6          10 (  1.3%)       754 ( 98.7%)        764
#  Metal 7           6 (  1.0%)       605 ( 99.0%)        611
#-----------------------------------------------------------
#                45140 ( 30.8%)    101415 ( 69.2%)     146555 
#
#Total number of DRC violations = 425
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 85
#Total number of violations on LAYER M2 = 330
#Total number of violations on LAYER M3 = 10
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#4.23% of area are rerouted by ECO routing.
#    number of violations = 460
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           28        3       47        1        2        0        6       87
#	M2          152        4      153       12       11       27        4      363
#	M3            5        2        3        0        0        0        0       10
#	Totals      185        9      203       13       13       27       10      460
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1680.92 (MB), peak = 1862.84 (MB)
#    number of violations = 431
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           26        3       47        1        2        0        6       85
#	M2          134        4      146       12       11       25        4      336
#	M3            5        2        3        0        0        0        0       10
#	Totals      165        9      196       13       13       25       10      431
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1685.75 (MB), peak = 1862.84 (MB)
#CELL_VIEW core,init has 431 DRC violations
#Total number of DRC violations = 431
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 85
#Total number of violations on LAYER M2 = 336
#Total number of violations on LAYER M3 = 10
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 459545 um.
#Total half perimeter of net bounding box = 432903 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113804 um.
#Total wire length on LAYER M3 = 157786 um.
#Total wire length on LAYER M4 = 89721 um.
#Total wire length on LAYER M5 = 59531 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146555
#Total number of multi-cut vias = 101905 ( 69.5%)
#Total number of single cut vias = 44650 ( 30.5%)
#Up-Via Summary (total 146555):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43819 ( 62.8%)     26003 ( 37.2%)      69822
#  Metal 2         794 (  1.4%)     56005 ( 98.6%)      56799
#  Metal 3          20 (  0.1%)     13346 ( 99.9%)      13366
#  Metal 4           4 (  0.1%)      3864 ( 99.9%)       3868
#  Metal 5           1 (  0.1%)      1324 ( 99.9%)       1325
#  Metal 6           9 (  1.2%)       755 ( 98.8%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                44650 ( 30.5%)    101905 ( 69.5%)     146555 
#
#detailRoute Statistics:
#Cpu time = 00:09:26
#Elapsed time = 00:09:26
#Increased memory = 11.09 (MB)
#Total memory = 1684.01 (MB)
#Peak memory = 1862.84 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 26146 NETS and 0 SPECIALNETS signatures
#Created 157402 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.68 (MB), peak = 1862.84 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.91 (MB), peak = 1862.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:09:32
#Elapsed time = 00:09:32
#Increased memory = -35.51 (MB)
#Total memory = 1636.43 (MB)
#Peak memory = 1862.84 (MB)
#Number of warnings = 1
#Total number of warnings = 176
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 13 22:07:13 2025
#
**optDesign ... cpu = 0:09:57, real = 0:09:57, mem = 1972.8M, totSessionCpu=1:24:17 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157401 and nets=26146 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1972.8M)
Extracted 10.0005% (CPU Time= 0:00:00.6  MEM= 2017.6M)
Extracted 20.0006% (CPU Time= 0:00:00.7  MEM= 2017.6M)
Extracted 30.0006% (CPU Time= 0:00:00.8  MEM= 2017.6M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 2017.6M)
Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 2017.6M)
Extracted 60.0008% (CPU Time= 0:00:01.5  MEM= 2021.7M)
Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 2021.7M)
Extracted 80.0009% (CPU Time= 0:00:02.2  MEM= 2021.7M)
Extracted 90.0009% (CPU Time= 0:00:02.4  MEM= 2021.7M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 2021.7M)
Number of Extracted Resistors     : 374019
Number of Extracted Ground Cap.   : 370112
Number of Extracted Coupling Cap. : 593232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2009.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 2009.637M)
**optDesign ... cpu = 0:10:01, real = 0:10:01, mem = 1970.8M, totSessionCpu=1:24:21 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 26146,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2060.59 CPU=0:00:05.3 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 2060.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2036.63 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2036.6M) ***
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=1:24:32 mem=2036.6M)
**optDesign ... cpu = 0:10:12, real = 0:10:12, mem = 1966.0M, totSessionCpu=1:24:32 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:12, real = 0:10:13, mem = 1966.0M, totSessionCpu=1:24:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=2023.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2023.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2023.3M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1968.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1968.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.100  | -1.100  | -0.008  |
|           TNS (ns):|-705.202 |-705.181 | -0.022  |
|    Violating Paths:|  1188   |  1182   |    6    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1968.0M
**optDesign ... cpu = 0:10:14, real = 0:10:14, mem = 1966.0M, totSessionCpu=1:24:35 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1922.7M, totSessionCpu=1:24:38 **
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 26146 NETS and 0 SPECIALNETS signatures
#Created 157402 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.89 (MB), peak = 1862.84 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1609.89 (MB), peak = 1862.84 (MB)
Begin checking placement ... (start mem=1922.7M, init mem=1922.7M)
*info: Placed = 157401         (Fixed = 36)
*info: Unplaced = 0           
Placement Density:97.36%(233538/239880)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1922.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20600

Instance distribution across the VT partitions:

 LVT : inst = 10277 (49.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10277 (49.9%)

 HVT : inst = 10320 (50.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10320 (50.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157401 and nets=26146 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1912.6M)
Extracted 10.0005% (CPU Time= 0:00:00.6  MEM= 1981.5M)
Extracted 20.0006% (CPU Time= 0:00:00.7  MEM= 1981.5M)
Extracted 30.0006% (CPU Time= 0:00:00.8  MEM= 1981.5M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 1981.5M)
Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 1981.5M)
Extracted 60.0008% (CPU Time= 0:00:01.4  MEM= 1985.5M)
Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1985.5M)
Extracted 80.0009% (CPU Time= 0:00:02.2  MEM= 1985.5M)
Extracted 90.0009% (CPU Time= 0:00:02.3  MEM= 1985.5M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 1985.5M)
Number of Extracted Resistors     : 374019
Number of Extracted Ground Cap.   : 370112
Number of Extracted Coupling Cap. : 593232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1965.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 1965.508M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2024.22 CPU=0:00:05.3 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 2024.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26146,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2000.27 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2000.3M) ***
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=1:24:54 mem=2000.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2000.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2000.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2000.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2000.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.100  | -1.100  | -0.008  |
|           TNS (ns):|-705.202 |-705.181 | -0.022  |
|    Violating Paths:|  1188   |  1182   |    6    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.770%
       (97.369% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2000.3M
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1893.1M, totSessionCpu=1:24:55 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -1.100
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
*info: 167 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.100 TNS Slack -705.204 Density 97.37
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.100|   -1.100|-705.182| -705.204|    97.37%|   0:00:00.0| 2141.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -1.095|   -1.095|-704.979| -705.007|    97.37%|   0:00:01.0| 2142.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-704.979| -705.007|    97.37%|   0:00:01.0| 2150.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:02.0 mem=2150.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=2150.2M) ***
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -705.007 Density 97.37
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 167 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2150.2M) ***
*** Starting refinePlace (1:25:06 mem=2139.1M) ***
Density distribution unevenness ratio = 1.210%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2139.1MB
Summary Report:
Instances move: 0 (out of 20567 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2139.1MB
*** Finished refinePlace (1:25:08 mem=2139.1M) ***
Density distribution unevenness ratio = 1.140%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 167 clock nets excluded from IPO operation.
*info: 167 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -705.007 Density 97.37
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-704.979| -705.007|    97.37%|   0:00:00.0| 2133.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.095|   -1.095|-704.970| -704.998|    97.37%|   0:00:01.0| 2134.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[119]                           |
|  -1.095|   -1.095|-704.970| -704.998|    97.37%|   0:00:02.0| 2134.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[84]                            |
|  -1.095|   -1.095|-704.970| -704.998|    97.37%|   0:00:00.0| 2134.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[60]                            |
|  -1.095|   -1.095|-704.963| -704.992|    97.37%|   0:00:01.0| 2134.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -1.095|   -1.095|-704.963| -704.991|    97.37%|   0:00:00.0| 2134.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
|  -1.095|   -1.095|-705.067| -705.095|    97.37%|   0:00:01.0| 2134.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_0_/D                |
|  -1.095|   -1.095|-704.971| -704.999|    97.37%|   0:00:00.0| 2134.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-693.720| -693.748|    97.37%|   0:00:05.0| 2152.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -1.095|   -1.095|-693.720| -693.748|    97.37%|   0:00:01.0| 2155.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -1.095|   -1.095|-693.720| -693.748|    97.37%|   0:00:00.0| 2155.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/D   |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:01.0| 2156.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:01.0| 2156.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:00.0| 2158.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_8_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:03.0| 2171.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:00.0| 2163.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:01.0| 2163.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:00.0| 2163.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
|  -1.095|   -1.095|-693.707| -693.735|    97.38%|   0:00:00.0| 2163.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
|  -1.095|   -1.095|-693.697| -693.725|    97.38%|   0:00:00.0| 2163.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
|  -1.095|   -1.095|-693.663| -693.692|    97.38%|   0:00:00.0| 2163.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
|  -1.095|   -1.095|-693.661| -693.689|    97.38%|   0:00:00.0| 2163.3M|        NA|       NA| NA                                                 |
|  -1.095|   -1.095|-693.660| -693.689|    97.38%|   0:00:00.0| 2163.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.3 real=0:00:17.0 mem=2163.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.3 real=0:00:17.0 mem=2163.3M) ***
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -693.689 Density 97.38
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:17.9 real=0:00:18.0 mem=2163.3M) ***
*** Starting refinePlace (1:25:31 mem=2144.2M) ***
Density distribution unevenness ratio = 1.203%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2144.2MB
Summary Report:
Instances move: 0 (out of 20577 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2144.2MB
*** Finished refinePlace (1:25:32 mem=2144.2M) ***
Density distribution unevenness ratio = 1.134%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.095 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -1.0953
        slack threshold: 0.3247
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 779 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.095 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -1.0953
        slack threshold: 0.3247
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 779 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2084.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2084.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2084.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2084.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.095  | -1.095  | -0.008  |
|           TNS (ns):|-693.685 |-693.656 | -0.028  |
|    Violating Paths:|  1189   |  1182   |    7    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.785%
       (97.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2084.4M
**optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 1961.2M, totSessionCpu=1:25:35 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 13 22:08:31 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U889 connects to NET sfp_instance/FE_OCPN2278_n769 at location ( 340.900 34.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN2278_n769 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST sfp_instance/FE_RC_3091_0 connects to NET sfp_instance/FE_RN_1837_0 at location ( 423.900 16.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_1837_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST sfp_instance/FE_OCPC1498_n757 connects to NET sfp_instance/FE_OCPN1498_n757 at location ( 330.300 23.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN1498_n757 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_1__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 connects to NET ofifo_inst/col_idx_1__fifo_instance/FE_OFN139_rd_ptr_0_ at location ( 291.100 111.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_1__fifo_instance/FE_OFN139_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U39 connects to NET inst[6] at location ( 39.300 243.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U39 connects to NET mac_in[28] at location ( 40.700 242.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[28] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST U39 connects to NET kmem_out[28] at location ( 40.300 243.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_out[28] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST U39 connects to NET qmem_out[28] at location ( 39.500 243.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET qmem_out[28] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_6248_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/n19 at location ( 379.900 252.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/n19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B3 of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_6248_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/n154 at location ( 380.500 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/n154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_6248_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/cnt_q[1] at location ( 379.300 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/cnt_q[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST ofifo_inst/col_idx_1__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 connects to NET ofifo_inst/col_idx_1__fifo_instance/q2[19] at location ( 291.300 111.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_1__fifo_instance/q2[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 connects to NET ofifo_inst/col_idx_2__fifo_instance/q7[2] at location ( 313.900 183.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_2__fifo_instance/q7[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 connects to NET ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/out_sub0_3[2] at location ( 314.300 183.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/out_sub0_3[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST sfp_instance/FE_RC_2953_0 connects to NET sfp_instance/n679 at location ( 476.300 20.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/n679 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST sfp_instance/U810 connects to NET sfp_instance/n682 at location ( 462.300 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/n682 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U810 connects to NET sfp_instance/n683 at location ( 460.700 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/n683 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/U810 connects to NET sfp_instance/n811 at location ( 461.100 23.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/n811 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 13 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 16
#  Number of instances deleted (including moved) = 3
#  Number of instances resized = 10
#  Total number of placement changes (moved instances are counted twice) = 29
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26157 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#779/22636 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1627.67 (MB), peak = 1862.84 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 453.115 10.900 ) on M1 for NET FE_OCPN1874_out_91_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 453.685 10.900 ) on M1 for NET FE_PSN3126_FE_OCPN1874_out_91_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 271.460 100.900 ) on M1 for NET FE_PSN3136_pmem_in_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 445.175 228.700 ) on M1 for NET FE_USKN3012_CTS_88. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 482.745 243.070 ) on M1 for NET FE_USKN3044_CTS_89. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 246.945 118.925 ) on M1 for NET FE_USKN3047_CTS_91. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 360.300 216.115 ) on M1 for NET FE_USKN3063_CTS_97. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 303.000 162.185 ) on M1 for NET array_out[56]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 38.900 243.120 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 40.050 242.910 ) on M1 for NET kmem_out[28]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 217.885 108.115 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3130_n705. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 217.400 108.200 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n705. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 380.300 252.235 ) on M1 for NET mac_array_instance/col_idx_5__mac_col_inst/cnt_q[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B3 at ( 381.895 252.235 ) on M1 for NET mac_array_instance/col_idx_5__mac_col_inst/n154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 380.790 252.040 ) on M1 for NET mac_array_instance/col_idx_5__mac_col_inst/n19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 40.440 243.080 ) on M1 for NET mac_in[28]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 290.900 111.700 ) on M1 for NET ofifo_inst/col_idx_1__fifo_instance/FE_OFN139_rd_ptr_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 291.140 111.700 ) on M1 for NET ofifo_inst/col_idx_1__fifo_instance/q2[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 317.800 187.400 ) on M1 for NET ofifo_inst/col_idx_2__fifo_instance/FE_OFN149_rd_ptr_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 303.955 162.100 ) on M1 for NET ofifo_inst/col_idx_2__fifo_instance/FE_PSN3129_array_out_56_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#58 routed nets are extracted.
#    38 (0.15%) extracted nets are partially routed.
#22573 routed nets are imported.
#5 (0.02%) nets are without wires.
#3523 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 26159.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 38
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 13 22:08:35 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 13 22:08:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.67%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.64%
#
#  188 nets (0.72%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1630.60 (MB), peak = 1862.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.12 (MB), peak = 1862.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.23 (MB), peak = 1862.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3523 (skipped).
#Total number of routable nets = 22636.
#Total number of nets in the design = 26159.
#
#43 routable nets have only global wires.
#22593 routable nets have only detail routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#373 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 12              31  
#------------------------------------------------
#        Total                 12              31  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                188                197           22251  
#-------------------------------------------------------------------
#        Total                188                197           22251  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459740 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2961 um.
#Total wire length on LAYER M2 = 113810 um.
#Total wire length on LAYER M3 = 157889 um.
#Total wire length on LAYER M4 = 89808 um.
#Total wire length on LAYER M5 = 59531 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146620
#Total number of multi-cut vias = 101887 ( 69.5%)
#Total number of single cut vias = 44733 ( 30.5%)
#Up-Via Summary (total 146620):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43846 ( 62.8%)     25995 ( 37.2%)      69841
#  Metal 2         827 (  1.5%)     55996 ( 98.5%)      56823
#  Metal 3          43 (  0.3%)     13345 ( 99.7%)      13388
#  Metal 4           4 (  0.1%)      3864 ( 99.9%)       3868
#  Metal 5           1 (  0.1%)      1324 ( 99.9%)       1325
#  Metal 6           9 (  1.2%)       755 ( 98.8%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                44733 ( 30.5%)    101887 ( 69.5%)     146620 
#
#Total number of involved priority nets 9
#Maximum src to sink distance for priority net 63.6
#Average of max src_to_sink distance for priority net 26.2
#Average of ave src_to_sink distance for priority net 26.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1668.32 (MB), peak = 1862.84 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.09 (MB), peak = 1862.84 (MB)
#Start Track Assignment.
#Done with 20 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459760 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2967 um.
#Total wire length on LAYER M2 = 113814 um.
#Total wire length on LAYER M3 = 157900 um.
#Total wire length on LAYER M4 = 89806 um.
#Total wire length on LAYER M5 = 59531 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146620
#Total number of multi-cut vias = 101887 ( 69.5%)
#Total number of single cut vias = 44733 ( 30.5%)
#Up-Via Summary (total 146620):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43846 ( 62.8%)     25995 ( 37.2%)      69841
#  Metal 2         827 (  1.5%)     55996 ( 98.5%)      56823
#  Metal 3          43 (  0.3%)     13345 ( 99.7%)      13388
#  Metal 4           4 (  0.1%)      3864 ( 99.9%)       3868
#  Metal 5           1 (  0.1%)      1324 ( 99.9%)       1325
#  Metal 6           9 (  1.2%)       755 ( 98.8%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                44733 ( 30.5%)    101887 ( 69.5%)     146620 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1677.98 (MB), peak = 1862.84 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 49.62 (MB)
#Total memory = 1677.98 (MB)
#Peak memory = 1862.84 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.5% of the total area was rechecked for DRC, and 2.8% required routing.
#    number of violations = 384
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           28        4       43        1        2        0        6       84
#	M2          133        4      101       12       11       25        4      290
#	M3            5        2        3        0        0        0        0       10
#	Totals      166       10      147       13       13       25       10      384
#26 out of 157414 instances need to be verified(marked ipoed).
#1.2% of the total area is being checked for drcs
#1.2% of the total area was checked
#    number of violations = 412
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           36        6       55        3        2        0        6      108
#	M2          133        4      105       12       11       25        4      294
#	M3            5        2        3        0        0        0        0       10
#	Totals      174       12      163       15       13       25       10      412
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1684.97 (MB), peak = 1862.84 (MB)
#start 1st optimization iteration ...
#    number of violations = 442
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           34        4       43        7        2        0        7       97
#	M2          146        7      124       16        9       23        4      329
#	M3            9        3        4        0        0        0        0       16
#	Totals      189       14      171       23       11       23       11      442
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1667.96 (MB), peak = 1862.84 (MB)
#start 2nd optimization iteration ...
#    number of violations = 444
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           25        3       48        1        2        0        6       85
#	M2          135        4      149       17       11       27        5      348
#	M3            7        2        2        0        0        0        0       11
#	Totals      167        9      199       18       13       27       11      444
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1678.59 (MB), peak = 1862.84 (MB)
#start 3rd optimization iteration ...
#    number of violations = 450
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           31        3       52        2        3        0        7       98
#	M2          141        5      128       25       12       28        3      342
#	M3            6        2        2        0        0        0        0       10
#	Totals      178       10      182       27       15       28       10      450
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1678.71 (MB), peak = 1862.84 (MB)
#start 4th optimization iteration ...
#    number of violations = 444
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           25        3       49        2        3        0        6       88
#	M2          140        7      129       23       14       25        6      344
#	M3            6        2        4        0        0        0        0       12
#	Totals      171       12      182       25       17       25       12      444
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1678.82 (MB), peak = 1862.84 (MB)
#start 5th optimization iteration ...
#    number of violations = 431
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       44        1        2        0        6       83
#	M2          131        5      139       16       13       29        5      338
#	M3            5        1        4        0        0        0        0       10
#	Totals      163        9      187       17       15       29       11      431
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1678.82 (MB), peak = 1862.84 (MB)
#start 6th optimization iteration ...
#    number of violations = 483
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           51        4       62        2        4        0       10      133
#	M2          135        4      124       17       13       37        4      334
#	M3            8        2        4        0        1        1        0       16
#	Totals      194       10      190       19       18       38       14      483
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1703.82 (MB), peak = 1862.84 (MB)
#start 7th optimization iteration ...
#    number of violations = 499
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           48        2       64        2        2        0       11      129
#	M2          139        8      134       19       13       32        4      349
#	M3            7        3       10        0        1        0        0       21
#	Totals      194       13      208       21       16       32       15      499
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1704.45 (MB), peak = 1862.84 (MB)
#start 8th optimization iteration ...
#    number of violations = 503
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           50        4       69        2        5        0       10      140
#	M2          133        9      142       13       11       34        4      346
#	M3            8        5        3        0        1        0        0       17
#	Totals      191       18      214       15       17       34       14      503
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1702.15 (MB), peak = 1862.84 (MB)
#start 9th optimization iteration ...
#    number of violations = 482
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           47        3       66        2        3        0       11      132
#	M2          142        7      133        8        9       29        4      332
#	M3            9        4        4        0        1        0        0       18
#	Totals      198       14      203       10       13       29       15      482
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1699.70 (MB), peak = 1862.84 (MB)
#start 10th optimization iteration ...
#    number of violations = 479
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           48        2       68        3        2        0       10      133
#	M2          133       13      124       11        7       36        4      328
#	M3            9        4        4        0        1        0        0       18
#	Totals      190       19      196       14       10       36       14      479
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1699.86 (MB), peak = 1862.84 (MB)
#start 11th optimization iteration ...
#    number of violations = 509
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           48        2       63        2        2        0       11      128
#	M2          141        6      150       13        9       33        6      358
#	M3            7        4       11        0        1        0        0       23
#	Totals      196       12      224       15       12       33       17      509
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1735.04 (MB), peak = 1862.84 (MB)
#start 12th optimization iteration ...
#    number of violations = 500
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           49        3       64        2        3        0       11      132
#	M2          142        7      127       10        9       45        4      344
#	M3            7        4       13        0        0        0        0       24
#	Totals      198       14      204       12       12       45       15      500
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1735.89 (MB), peak = 1862.84 (MB)
#start 13th optimization iteration ...
#    number of violations = 483
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           49        3       64        2        3        0       11      132
#	M2          135        7      138       11        9       26        4      330
#	M3            9        4        4        2        1        0        1       21
#	Totals      193       14      206       15       13       26       16      483
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1735.00 (MB), peak = 1862.84 (MB)
#start 14th optimization iteration ...
#    number of violations = 469
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           50        2       65        3        2        0       11      133
#	M2          131        5      126        8        9       35        4      318
#	M3            6        4        8        0        0        0        0       18
#	Totals      187       11      199       11       11       35       15      469
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1734.52 (MB), peak = 1862.84 (MB)
#start 15th optimization iteration ...
#    number of violations = 467
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           51        2       64        3        1        0       11      132
#	M2          137        6      123        8        7       28        5      314
#	M3            9        4        6        0        2        0        0       21
#	Totals      197       12      193       11       10       28       16      467
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1738.38 (MB), peak = 1862.84 (MB)
#start 16th optimization iteration ...
#    number of violations = 488
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           51        2       63        2        2        0       10      130
#	M2          134        9      128       12        7       43        4      337
#	M3           10        6        3        0        1        0        1       21
#	Totals      195       17      194       14       10       43       15      488
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1793.68 (MB), peak = 1862.84 (MB)
#start 17th optimization iteration ...
#    number of violations = 472
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           49        3       63        2        1        0        9      127
#	M2          136        7      138        7        7       29        4      328
#	M3            8        5        4        0        0        0        0       17
#	Totals      193       15      205        9        8       29       13      472
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1799.20 (MB), peak = 1862.84 (MB)
#start 18th optimization iteration ...
#    number of violations = 489
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           50        2       65        2        2        0        9      130
#	M2          127        9      138       13        9       41        5      342
#	M3            7        5        5        0        0        0        0       17
#	Totals      184       16      208       15       11       41       14      489
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1794.72 (MB), peak = 1862.84 (MB)
#start 19th optimization iteration ...
#    number of violations = 500
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           54        3       66        2        3        0        9      137
#	M2          134        8      160       11        8       22        4      347
#	M3            8        3        4        0        1        0        0       16
#	Totals      196       14      230       13       12       22       13      500
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1812.75 (MB), peak = 1862.84 (MB)
#start 20th optimization iteration ...
#    number of violations = 487
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           54        3       66        2        3        0        9      137
#	M2          125        8      132        6        9       46        4      330
#	M3           10        5        4        0        0        0        1       20
#	Totals      189       16      202        8       12       46       14      487
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1808.15 (MB), peak = 1862.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459706 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2963 um.
#Total wire length on LAYER M2 = 113806 um.
#Total wire length on LAYER M3 = 157853 um.
#Total wire length on LAYER M4 = 89791 um.
#Total wire length on LAYER M5 = 59544 um.
#Total wire length on LAYER M6 = 19461 um.
#Total wire length on LAYER M7 = 8060 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146693
#Total number of multi-cut vias = 101352 ( 69.1%)
#Total number of single cut vias = 45341 ( 30.9%)
#Up-Via Summary (total 146693):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43976 ( 63.0%)     25873 ( 37.0%)      69849
#  Metal 2        1148 (  2.0%)     55708 ( 98.0%)      56856
#  Metal 3         168 (  1.3%)     13243 ( 98.7%)      13411
#  Metal 4          31 (  0.8%)      3843 ( 99.2%)       3874
#  Metal 5           4 (  0.3%)      1324 ( 99.7%)       1328
#  Metal 6          11 (  1.4%)       753 ( 98.6%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                45341 ( 30.9%)    101352 ( 69.1%)     146693 
#
#Total number of DRC violations = 487
#Total number of violations on LAYER M1 = 137
#Total number of violations on LAYER M2 = 330
#Total number of violations on LAYER M3 = 20
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:18
#Elapsed time = 00:03:18
#Increased memory = -24.88 (MB)
#Total memory = 1653.09 (MB)
#Peak memory = 1862.84 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 412
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       46        1        3        0        4       84
#	M2          128        3      138        6        7       23        6      311
#	M3            8        5        4        0        0        0        0       17
#	Totals      163       11      188        7       10       23       10      412
#cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1647.92 (MB), peak = 1862.84 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 412
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       46        1        3        0        4       84
#	M2          128        3      138        6        7       23        6      311
#	M3            8        5        4        0        0        0        0       17
#	Totals      163       11      188        7       10       23       10      412
#cpu time = 00:02:04, elapsed time = 00:02:04, memory = 1646.52 (MB), peak = 1862.84 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 412
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       46        1        3        0        4       84
#	M2          128        3      138        6        7       23        6      311
#	M3            8        5        4        0        0        0        0       17
#	Totals      163       11      188        7       10       23       10      412
#cpu time = 00:01:57, elapsed time = 00:01:57, memory = 1644.77 (MB), peak = 1862.84 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:06:00
#Elapsed time = 00:06:00
#Increased memory = -8.32 (MB)
#Total memory = 1644.77 (MB)
#Peak memory = 1862.84 (MB)
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459703 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2957 um.
#Total wire length on LAYER M2 = 113832 um.
#Total wire length on LAYER M3 = 157857 um.
#Total wire length on LAYER M4 = 89769 um.
#Total wire length on LAYER M5 = 59548 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146667
#Total number of multi-cut vias = 101316 ( 69.1%)
#Total number of single cut vias = 45351 ( 30.9%)
#Up-Via Summary (total 146667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43980 ( 63.0%)     25869 ( 37.0%)      69849
#  Metal 2        1156 (  2.0%)     55700 ( 98.0%)      56856
#  Metal 3         174 (  1.3%)     13223 ( 98.7%)      13397
#  Metal 4          27 (  0.7%)      3840 ( 99.3%)       3867
#  Metal 5           0 (  0.0%)      1323 (100.0%)       1323
#  Metal 6          11 (  1.4%)       753 ( 98.6%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                45351 ( 30.9%)    101316 ( 69.1%)     146667 
#
#Total number of DRC violations = 412
#Total number of violations on LAYER M1 = 84
#Total number of violations on LAYER M2 = 311
#Total number of violations on LAYER M3 = 17
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       46        1        3        0        4       84
#	M2          128        3      138        6        7       23        6      311
#	M3            8        5        4        0        0        0        0       17
#	Totals      163       11      188        7       10       23       10      412
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1638.84 (MB), peak = 1862.84 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459703 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2957 um.
#Total wire length on LAYER M2 = 113832 um.
#Total wire length on LAYER M3 = 157857 um.
#Total wire length on LAYER M4 = 89769 um.
#Total wire length on LAYER M5 = 59548 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146667
#Total number of multi-cut vias = 101316 ( 69.1%)
#Total number of single cut vias = 45351 ( 30.9%)
#Up-Via Summary (total 146667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43980 ( 63.0%)     25869 ( 37.0%)      69849
#  Metal 2        1156 (  2.0%)     55700 ( 98.0%)      56856
#  Metal 3         174 (  1.3%)     13223 ( 98.7%)      13397
#  Metal 4          27 (  0.7%)      3840 ( 99.3%)       3867
#  Metal 5           0 (  0.0%)      1323 (100.0%)       1323
#  Metal 6          11 (  1.4%)       753 ( 98.6%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                45351 ( 30.9%)    101316 ( 69.1%)     146667 
#
#Total number of DRC violations = 412
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 84
#Total number of violations on LAYER M2 = 311
#Total number of violations on LAYER M3 = 17
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#7.32% of area are rerouted by ECO routing.
#    number of violations = 440
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           29        3       46        1        3        0        4       86
#	M2          146        3      145        6        7       24        6      337
#	M3            8        5        4        0        0        0        0       17
#	Totals      183       11      195        7       10       24       10      440
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1638.84 (MB), peak = 1862.84 (MB)
#    number of violations = 418
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       46        1        3        0        4       84
#	M2          133        3      139        6        7       23        6      317
#	M3            8        5        4        0        0        0        0       17
#	Totals      168       11      189        7       10       23       10      418
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1643.26 (MB), peak = 1862.84 (MB)
#CELL_VIEW core,init has 418 DRC violations
#Total number of DRC violations = 418
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 84
#Total number of violations on LAYER M2 = 317
#Total number of violations on LAYER M3 = 17
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459703 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2957 um.
#Total wire length on LAYER M2 = 113832 um.
#Total wire length on LAYER M3 = 157857 um.
#Total wire length on LAYER M4 = 89769 um.
#Total wire length on LAYER M5 = 59548 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146667
#Total number of multi-cut vias = 101988 ( 69.5%)
#Total number of single cut vias = 44679 ( 30.5%)
#Up-Via Summary (total 146667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43836 ( 62.8%)     26013 ( 37.2%)      69849
#  Metal 2         802 (  1.4%)     56054 ( 98.6%)      56856
#  Metal 3          25 (  0.2%)     13372 ( 99.8%)      13397
#  Metal 4           4 (  0.1%)      3863 ( 99.9%)       3867
#  Metal 5           0 (  0.0%)      1323 (100.0%)       1323
#  Metal 6           9 (  1.2%)       755 ( 98.8%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                44679 ( 30.5%)    101988 ( 69.5%)     146667 
#
#detailRoute Statistics:
#Cpu time = 00:09:25
#Elapsed time = 00:09:25
#Increased memory = -36.45 (MB)
#Total memory = 1641.52 (MB)
#Peak memory = 1862.84 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 26159 NETS and 0 SPECIALNETS signatures
#Created 157415 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.15 (MB), peak = 1862.84 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1646.36 (MB), peak = 1862.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:09:35
#Elapsed time = 00:09:34
#Increased memory = -44.84 (MB)
#Total memory = 1593.96 (MB)
#Peak memory = 1862.84 (MB)
#Number of warnings = 57
#Total number of warnings = 233
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 13 22:18:05 2025
#
**optDesign ... cpu = 0:10:33, real = 0:10:31, mem = 1939.5M, totSessionCpu=1:35:10 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=157414 and nets=26159 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/core_8930_X97OMg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1939.5M)
Extracted 10.0008% (CPU Time= 0:00:00.6  MEM= 1984.3M)
Extracted 20.0006% (CPU Time= 0:00:00.7  MEM= 1984.3M)
Extracted 30.0009% (CPU Time= 0:00:00.9  MEM= 1984.3M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 1984.3M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1984.3M)
Extracted 60.0008% (CPU Time= 0:00:01.5  MEM= 1988.3M)
Extracted 70.0006% (CPU Time= 0:00:01.9  MEM= 1988.3M)
Extracted 80.0009% (CPU Time= 0:00:02.2  MEM= 1988.3M)
Extracted 90.0007% (CPU Time= 0:00:02.4  MEM= 1988.3M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 1988.3M)
Number of Extracted Resistors     : 374046
Number of Extracted Ground Cap.   : 370131
Number of Extracted Coupling Cap. : 593548
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1976.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 1976.332M)
**optDesign ... cpu = 0:10:36, real = 0:10:35, mem = 1937.5M, totSessionCpu=1:35:14 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 26159,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2029.81 CPU=0:00:05.3 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_8930_ieng6-ece-04.ucsd.edu_ttalapaneni_TR0yOX/.AAE_yLnpts/.AAE_8930/waveform.data...
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2029.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26159,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2005.85 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2005.9M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=1:35:25 mem=2005.9M)
**optDesign ... cpu = 0:10:47, real = 0:10:46, mem = 1935.9M, totSessionCpu=1:35:25 **
*** Timing NOT met, worst failing slack is -1.095
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 172 clock nets excluded from IPO operation.
*info: 172 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -694.425 Density 97.38
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[87]                            |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:01.0| 2174.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:01.0| 2174.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -1.095|   -1.095|-694.401| -694.425|    97.38%|   0:00:00.0| 2174.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[100]                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2174.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=2174.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=2174.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:10:54, real = 0:10:52, mem = 2025.8M, totSessionCpu=1:35:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=2025.75M, totSessionCpu=1:35:32 .
**optDesign ... cpu = 0:10:54, real = 0:10:53, mem = 2025.8M, totSessionCpu=1:35:32 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1540.36MB/1540.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1540.69MB/1540.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1540.74MB/1540.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT)
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 10%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 20%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 30%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 40%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 50%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 60%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 70%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 80%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 90%

Finished Levelizing
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT)

Starting Activity Propagation
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT)
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 10%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 20%
2025-Mar-13 22:18:28 (2025-Mar-14 05:18:28 GMT): 30%

Finished Activity Propagation
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1541.55MB/1541.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT)
 ... Calculating switching power
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT): 10%
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT): 20%
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT): 30%
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT): 40%
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-13 22:18:29 (2025-Mar-14 05:18:29 GMT): 60%
2025-Mar-13 22:18:30 (2025-Mar-14 05:18:30 GMT): 70%
2025-Mar-13 22:18:31 (2025-Mar-14 05:18:31 GMT): 80%
2025-Mar-13 22:18:31 (2025-Mar-14 05:18:31 GMT): 90%

Finished Calculating power
2025-Mar-13 22:18:31 (2025-Mar-14 05:18:31 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1542.64MB/1542.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1542.64MB/1542.64MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1542.67MB/1542.67MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-13 22:18:31 (2025-Mar-14 05:18:31 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.38915050 	   60.9747%
Total Switching Power:      34.33450602 	   37.7968%
Total Leakage Power:         1.11597079 	    1.2285%
Total Power:                90.83962753
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                            20       1.569      0.1481       21.71        23.9
Macro                                  0      0.5887      0.1826      0.7713      0.8491
IO                                     0           0           0           0           0
Combinational                      31.92       28.02      0.7607        60.7       66.82
Clock (Combinational)              3.476        4.16      0.0245       7.661       8.433
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.39       34.33       1.116       90.84         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.39       34.33       1.116       90.84         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.476        4.16      0.0245       7.661       8.433
-----------------------------------------------------------------------------------------
Total                              3.476        4.16      0.0245       7.661       8.433
-----------------------------------------------------------------------------------------
Total leakage power = 1.11597 mW
Cell usage statistics:  
Library tcbn65gpluswc , 157411 cells ( 100.000000%) , 1.11597 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1544.53MB/1544.53MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:10:58, real = 0:10:58, mem = 2025.8M, totSessionCpu=1:35:36 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:59, real = 0:10:58, mem = 2025.8M, totSessionCpu=1:35:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=2083.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=2083.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2083.0M
** Profile ** Total reports :  cpu=0:00:00.9, mem=2027.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2027.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.096  | -1.096  | -0.008  |
|           TNS (ns):|-694.422 |-694.399 | -0.023  |
|    Violating Paths:|  1187   |  1182   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.785%
       (97.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2027.8M
**optDesign ... cpu = 0:11:01, real = 0:11:00, mem = 2025.8M, totSessionCpu=1:35:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8930 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 992 markers are saved ...
... 365 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2025.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1965.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.2  MEM: 155.8M)

<CMD> verify_drc -report report.txt
 *** Starting Verify DRC (MEM: 2121.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:05.8  ELAPSED TIME: 5.00  MEM: 167.0M) ***

<CMD> verify_drc -fix

Usage: verify_drc [-help] [-area {x1 y1 x2 y2}] [-check_implant_across_rows]
                  [-check_ndr_spacing] [-check_only {all | regular | special}]
                  [-check_routing_halo] [-check_same_via_cell] [-exclude_pg_net]
                  [-ignore_trial_route] [-layer_range {layer1 [layer2]}]
                  [-limit <max_error>] [-report <file_name>] [-view_window]

**ERROR: (IMPTCM-48):	"-fix" is not a legal option for command "verify_drc". Either the current option or an option prior to it is not specified correctly.

<CMD> route_fix_signoff_drc

route_fix_signoff_drc

#Start route_fix_signoff_drc on Fri Mar 14 03:21:46 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26157 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#779/22636 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1623.59 (MB), peak = 1906.55 (MB)
#Merging special wires...
#routeSiEffort set to medium
#
#Start Detail Routing..
#    number of violations = 371
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           27        3       43        1        3        0        6       83
#	M2          133        3       90        6        7       23        9      271
#	M3            8        5        4        0        0        0        0       17
#	Totals      168       11      137        7       10       23       15      371
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.50 (MB), peak = 1906.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 188
#Total wire length = 459703 um.
#Total half perimeter of net bounding box = 433140 um.
#Total wire length on LAYER M1 = 2957 um.
#Total wire length on LAYER M2 = 113832 um.
#Total wire length on LAYER M3 = 157857 um.
#Total wire length on LAYER M4 = 89769 um.
#Total wire length on LAYER M5 = 59548 um.
#Total wire length on LAYER M6 = 19454 um.
#Total wire length on LAYER M7 = 8061 um.
#Total wire length on LAYER M8 = 8226 um.
#Total number of vias = 146667
#Total number of multi-cut vias = 101988 ( 69.5%)
#Total number of single cut vias = 44679 ( 30.5%)
#Up-Via Summary (total 146667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43836 ( 62.8%)     26013 ( 37.2%)      69849
#  Metal 2         802 (  1.4%)     56054 ( 98.6%)      56856
#  Metal 3          25 (  0.2%)     13372 ( 99.8%)      13397
#  Metal 4           4 (  0.1%)      3863 ( 99.9%)       3867
#  Metal 5           0 (  0.0%)      1323 (100.0%)       1323
#  Metal 6           9 (  1.2%)       755 ( 98.8%)        764
#  Metal 7           3 (  0.5%)       608 ( 99.5%)        611
#-----------------------------------------------------------
#                44679 ( 30.5%)    101988 ( 69.5%)     146667 
#
#Total number of DRC violations = 371
#Total number of violations on LAYER M1 = 83
#Total number of violations on LAYER M2 = 271
#Total number of violations on LAYER M3 = 17
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.64 (MB)
#Total memory = 1626.55 (MB)
#Peak memory = 1906.55 (MB)
#
#route_fix_signoff_drc statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -292.52 (MB)
#Total memory = 1614.02 (MB)
#Peak memory = 1906.55 (MB)
#Number of warnings = 0
#Total number of warnings = 233
#Number of fails = 0
#Total number of fails = 0
#Complete route_fix_signoff_drc on Fri Mar 14 03:21:52 2025
#
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1996.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.0  MEM: 94.3M)

<CMD> fit
<CMD> fit
<CMD> zoomBox 32.945 209.958 179.350 183.117
<CMD> zoomBox 41.306 195.947 71.478 190.131
<CMD> selectMarker 49.2500 192.5100 49.5500 192.6900 1 1 6
<CMD> deselectAll
<CMD> selectMarker 49.2500 192.5100 49.5500 192.6900 1 1 6
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 48.75 192.01 50.05 193.19
<CMD> zoomBox 48.75 192.01 50.05 193.19
<CMD> fit
<CMD> fit
invalid command name "highlightNet"
<CMD> highlight -h
Invalid pointer or cannot find: "-h" in "dbIsObjHilite"
Usage: dbIsObjHilite <objPtr>
<CMD> highlight -help

Usage: highlight [-help] [<objectList>] [-original  | -index <integer> ] [-original  | -color <string> ] [-original  | -pattern <string> ]

-help                # Prints out the command usage
<objectList>         # Specifies Object Pointer List. (string, optional)
-color <string>      # Specifies the color value for the specified object.
                     # (string, optional)
-index <integer>     # Specifies the index value for the specified object.
                     # (int, optional, min=1, max=64)
-original            # Highlight the object through original color.
                     # (bool, optional)
-pattern <string>    # Specifies the pattern value for the specified object.
                     # (string, optional)


<CMD> highlight VDD
Invalid pointer or cannot find: "VDD" in "dbIsObjHilite"
Usage: dbIsObjHilite <objPtr>
