# File Structure and Organization

Complete guide to the repository organization and file descriptions.

## ğŸ“ Repository Structure

```
stepper_motor/
â”‚
â”œâ”€â”€ ğŸ“„ README.md                     # Main project overview (start here!)
â”œâ”€â”€ ğŸ“„ QUICKSTART.md                 # 5-minute quick start guide
â”œâ”€â”€ ğŸ“„ DESIGN.md                     # Technical design specifications
â”œâ”€â”€ ğŸ“„ ARCHITECTURE.md               # Architecture and block diagrams
â”œâ”€â”€ ğŸ“„ FLOW.md                       # Complete RTL-to-GDS flow documentation
â”œâ”€â”€ ğŸ“„ REPORTS_README.md             # Guide to report generation scripts
â”œâ”€â”€ ğŸ“„ FILE_STRUCTURE.md             # This file
â”‚
â”œâ”€â”€ ğŸ Python Scripts (Report Generators)
â”‚   â”œâ”€â”€ area_report.py               # Area and utilization analysis
â”‚   â”œâ”€â”€ timing_report.py             # Timing and critical path analysis
â”‚   â””â”€â”€ power_report.py              # Power consumption analysis
â”‚
â”œâ”€â”€ ğŸ“‚ gds/
â”‚   â””â”€â”€ stepper_ctrl.gds             # Final GDSII layout (production)
â”‚
â”œâ”€â”€ ğŸ“‚ reports/
â”‚   â””â”€â”€ stepper_ctrl/
â”‚       â”œâ”€â”€ metrics.csv              # Complete design metrics
â”‚       â”œâ”€â”€ logs/                    # OpenLane flow execution logs
â”‚       â””â”€â”€ signoff/
â”‚           â””â”€â”€ 31-rcx_sta.checks.rpt # Final verification report
â”‚
â””â”€â”€ ğŸ“‚ OpenLane/                     # OpenLane EDA Framework
    â”œâ”€â”€ flow.tcl                     # Main flow script
    â”œâ”€â”€ requirements.txt             # Python dependencies
    â”œâ”€â”€ Makefile                     # Build automation
    â”‚
    â”œâ”€â”€ designs/stepper_ctrl/        # Design-specific files
    â”‚   â”œâ”€â”€ config.tcl               # Flow configuration
    â”‚   â”œâ”€â”€ sky130A_sky130_fd_sc_hd_config.tcl  # PDK config
    â”‚   â””â”€â”€ ...
    â”‚
    â”œâ”€â”€ configuration/               # Global flow configurations
    â”‚   â”œâ”€â”€ general.tcl
    â”‚   â”œâ”€â”€ synthesis.tcl
    â”‚   â”œâ”€â”€ floorplan.tcl
    â”‚   â”œâ”€â”€ placement.tcl
    â”‚   â”œâ”€â”€ routing.tcl
    â”‚   â”œâ”€â”€ cts.tcl
    â”‚   â””â”€â”€ extraction.tcl
    â”‚
    â”œâ”€â”€ scripts/                     # EDA tool scripts
    â”‚   â”œâ”€â”€ synthesis/
    â”‚   â”œâ”€â”€ placement/
    â”‚   â”œâ”€â”€ routing/
    â”‚   â””â”€â”€ ...
    â”‚
    â”œâ”€â”€ docker/                      # Docker configurations
    â”‚   â””â”€â”€ Dockerfile
    â”‚
    â””â”€â”€ dependencies/                # Tool dependencies
        â””â”€â”€ tool.py
```

---

## ğŸ“š Documentation Files

### Entry Points

#### **README.md** (Main Hub)
- **Purpose**: Complete project overview
- **Audience**: Everyone (first stop!)
- **Content**:
  - Project description
  - Key features and metrics
  - Quick links to other docs
  - How to generate reports
  - Design highlights
- **Read Time**: 10-15 minutes

#### **QUICKSTART.md** (Fast Track)
- **Purpose**: Get up and running quickly
- **Audience**: Impatient people! ğŸ˜„
- **Content**:
  - What is this project?
  - How to run reports (30 seconds)
  - Key numbers
  - One-line summary
- **Read Time**: 5 minutes

### Detailed Documentation

#### **DESIGN.md** (Specifications)
- **Purpose**: Technical design details
- **Audience**: Engineers, technical reviewers
- **Content**:
  - Design specifications
  - Functional specifications
  - Interface specifications
  - Performance metrics
  - Operating conditions
  - Cell library information
- **Read Time**: 15-20 minutes

#### **ARCHITECTURE.md** (System Design)
- **Purpose**: Architecture and block diagrams
- **Audience**: System designers, students
- **Content**:
  - High-level architecture
  - Block diagrams
  - System interface
  - Control logic
  - Data paths
  - State management
  - Clock and power distribution
- **Read Time**: 20-25 minutes

#### **FLOW.md** (Design Process)
- **Purpose**: Complete design flow documentation
- **Audience**: Flow engineers, interested learners
- **Content**:
  - RTL-to-GDS flow overview
  - Detailed stage descriptions
  - Tools and technologies
  - Design metrics at each stage
  - Verification process
  - Quality assurance
- **Read Time**: 25-30 minutes

#### **REPORTS_README.md** (Analysis Tools)
- **Purpose**: Guide to report generation
- **Audience**: Anyone wanting design metrics
- **Content**:
  - How to run each report
  - What each report contains
  - Example output
  - Data source information
- **Read Time**: 10 minutes

#### **FILE_STRUCTURE.md** (This File)
- **Purpose**: Repository organization guide
- **Audience**: Project browsers
- **Content**:
  - Complete directory tree
  - File descriptions
  - Reading recommendations
  - How to find things

---

## ğŸ Python Report Scripts

### area_report.py
**Purpose**: Generate area and utilization analysis  
**Location**: `/workspaces/stepper_motor/area_report.py`

**Features**:
- Die and core area metrics
- Cell utilization statistics
- Cell type breakdown
- Gate-level distribution
- Routing metrics

**Usage**:
```bash
python3 area_report.py
```

**Output**: 
```
AREA METRICS:
----------------------------------------------------------------------
Die Area:             0.004998 mmÂ²
Core Area:            2,953 ÂµmÂ²
...
```

### timing_report.py
**Purpose**: Generate timing analysis  
**Location**: `/workspaces/stepper_motor/timing_report.py`

**Features**:
- Clock constraints
- Critical path analysis
- Slack analysis
- Setup/hold times
- Logic depth metrics

**Usage**:
```bash
python3 timing_report.py
```

**Output**:
```
TIMING METRICS:
----------------------------------------------------------------------
Clock Period:         20.0 ns
Critical Path:        1.26 ns
Slack:                18.74 ns
...
```

### power_report.py
**Purpose**: Generate power consumption analysis  
**Location**: `/workspaces/stepper_motor/power_report.py`

**Features**:
- Power at multiple corners
- Internal/switching/leakage breakdown
- Power density analysis
- Temperature effects
- Power comparison

**Usage**:
```bash
python3 power_report.py
```

**Output**:
```
POWER ANALYSIS (Typical):
----------------------------------------------------------------------
Internal Power:       9.61e-05 ÂµW
Switching Power:      3.53e-05 ÂµW
Leakage Power:        1.11e-09 ÂµW
Total Power:          1.314e-04 ÂµW
...
```

---

## ğŸ“Š Results and Data Files

### metrics.csv
**Path**: `reports/stepper_ctrl/metrics.csv`  
**Format**: Comma-separated values  
**Size**: ~1 KB (single row, 100+ columns)

**Contains**:
- Area metrics (die area, core area, utilization)
- Cell counts (logic, decap, welltap, fill)
- Gate statistics (AND, OR, NAND, NOR, XOR, MUX, DFF)
- Timing information (clock period, critical path, slack)
- Power data (internal, switching, leakage)
- Routing statistics (wire length, via count)
- Verification results (DRC, LVS, antenna checks)
- Configuration parameters

**How to Read**:
```bash
# View as readable table
column -t -s, reports/stepper_ctrl/metrics.csv | head -1
```

### stepper_ctrl.gds
**Path**: `gds/stepper_ctrl.gds`  
**Format**: GDS-II (binary layout format)  
**Size**: ~2-5 MB

**Contains**:
- Complete chip layout
- All metal layers (6 levels)
- Via connections
- Cell placements
- 429 cell instances
- ~100,000 polygons

**How to View**:
```bash
# If KLayout is installed
klayout gds/stepper_ctrl.gds
```

**What It Shows**:
- Physical layout of all components
- Metal routing
- Via connections
- Final chip dimensions

### signoff Report
**Path**: `reports/stepper_ctrl/signoff/31-rcx_sta.checks.rpt`  
**Format**: Text report

**Contains**:
- Final timing analysis results
- Verification status
- Design rule check results
- Layout versus schematic results

---

## ğŸ“‚ OpenLane Framework Structure

### Configuration Files

#### flow.tcl
**Purpose**: Main OpenLane flow controller  
**Controls**: Which stages run, flow configuration

#### designs/stepper_ctrl/config.tcl
**Purpose**: Design-specific parameters  
**Includes**:
```tcl
set ::env(DESIGN_NAME) "stepper_ctrl"
set ::env(CLOCK_PERIOD) "20.0"
set ::env(FP_CORE_UTIL) "50"
set ::env(SYNTH_STRATEGY) "AREA 0"
...
```

#### configuration/general.tcl
**Purpose**: Global settings for all stages

#### configuration/synthesis.tcl
**Purpose**: Yosys synthesis settings

#### configuration/floorplan.tcl
**Purpose**: Floorplanning parameters (die size, core area)

#### configuration/placement.tcl
**Purpose**: Placement optimization settings

#### configuration/routing.tcl
**Purpose**: Routing algorithm configuration

#### configuration/cts.tcl
**Purpose**: Clock tree synthesis settings

#### configuration/extraction.tcl
**Purpose**: Parasitic extraction settings

---

## ğŸ“‹ Log Files

### reports/stepper_ctrl/logs/
**Contains**: Execution logs from each flow stage

**Typical Subdirectories**:
```
logs/
â”œâ”€â”€ synthesis/          # Yosys synthesis logs
â”œâ”€â”€ floorplan/          # Floorplanning logs
â”œâ”€â”€ placement/          # Placement logs
â”œâ”€â”€ routing/            # Routing logs
â”œâ”€â”€ cts/                # Clock tree synthesis logs
â”œâ”€â”€ verification/       # DRC/LVS logs
â””â”€â”€ final/              # Final output logs
```

---

## ğŸ” Finding Specific Information

### I want to...

**Understand what this project is**
â†’ Start with [README.md](README.md)

**Get started quickly**
â†’ Read [QUICKSTART.md](QUICKSTART.md)

**Learn design specifications**
â†’ Check [DESIGN.md](DESIGN.md)

**Understand the architecture**
â†’ Read [ARCHITECTURE.md](ARCHITECTURE.md)

**Learn about the design flow**
â†’ Check [FLOW.md](FLOW.md)

**Generate design reports**
â†’ See [REPORTS_README.md](REPORTS_README.md) or run:
```bash
python3 area_report.py
python3 timing_report.py
python3 power_report.py
```

**View the layout**
â†’ Open `gds/stepper_ctrl.gds` with KLayout

**Access raw metrics**
â†’ Check `reports/stepper_ctrl/metrics.csv`

**See final verification results**
â†’ Check `reports/stepper_ctrl/signoff/31-rcx_sta.checks.rpt`

**Modify the design**
â†’ Check OpenLane configuration in `OpenLane/designs/stepper_ctrl/`

---

## ğŸ“Š Reading Guide by Role

### For Students/Learners
1. [README.md](README.md) - Overview
2. [QUICKSTART.md](QUICKSTART.md) - Get hands-on
3. [DESIGN.md](DESIGN.md) - Learn specifications
4. [ARCHITECTURE.md](ARCHITECTURE.md) - Understand design
5. [FLOW.md](FLOW.md) - See complete process

**Total Time**: ~2 hours for complete understanding

### For Engineers/Reviewers
1. [DESIGN.md](DESIGN.md) - Technical specs
2. [ARCHITECTURE.md](ARCHITECTURE.md) - Design verification
3. [FLOW.md](FLOW.md) - Process validation
4. Run reports for metrics
5. Review GDS layout if needed

**Total Time**: ~1-2 hours for detailed review

### For Project Managers/Stakeholders
1. [README.md](README.md) - Project overview
2. [QUICKSTART.md](QUICKSTART.md) - Key metrics
3. Run reports for status
4. Review highlights section

**Total Time**: ~15 minutes for status check

---

## ğŸ¯ Key Metrics Quick Reference

### Area Metrics
| Metric | Value |
|--------|-------|
| Die Area | 4,998 ÂµmÂ² |
| Core Area | 2,953 ÂµmÂ² |
| Total Cells | 429 |
| Utilization | 54.05% |

### Performance
| Metric | Value |
|--------|-------|
| Frequency | 50 MHz |
| Critical Path | 1.26 ns |
| Slack | 18.74 ns |
| Path Utilization | 6.3% |

### Quality
| Check | Result |
|-------|--------|
| DRC | PASS âœ“ |
| LVS | PASS âœ“ |
| Violations | 0 |

---

**Last Updated**: December 11, 2025  
**Technology**: Skywater 130nm (sky130_fd_sc_hd)  
**Status**: âœ… Complete and Verified
