{"sha": "6cb1f5972dffd7614199a828ecba140606e6e65e", "node_id": "MDY6Q29tbWl0NzI0NzEyOjZjYjFmNTk3MmRmZmQ3NjE0MTk5YTgyOGVjYmExNDA2MDZlNmU2NWU=", "commit": {"author": {"name": "bors", "email": "bors@rust-lang.org", "date": "2020-05-19T18:32:40Z"}, "committer": {"name": "bors", "email": "bors@rust-lang.org", "date": "2020-05-19T18:32:40Z"}, "message": "Auto merge of #69171 - Amanieu:new-asm, r=nagisa,nikomatsakis\n\nImplement new asm! syntax from RFC 2850\n\nThis PR implements the new `asm!` syntax proposed in https://github.com/rust-lang/rfcs/pull/2850.\n\n# Design\n\nA large part of this PR revolves around taking an `asm!` macro invocation and plumbing it through all of the compiler layers down to LLVM codegen. Throughout the various stages, an `InlineAsm` generally consists of 3 components:\n\n- The template string, which is stored as an array of `InlineAsmTemplatePiece`. Each piece represents either a literal or a placeholder for an operand (just like format strings).\n```rust\npub enum InlineAsmTemplatePiece {\n    String(String),\n    Placeholder { operand_idx: usize, modifier: Option<char>, span: Span },\n}\n```\n\n- The list of operands to the `asm!` (`in`, `[late]out`, `in[late]out`, `sym`, `const`). These are represented differently at each stage of lowering, but follow a common pattern:\n  - `in`, `out` and `inout` all have an associated register class (`reg`) or explicit register (`\"eax\"`).\n  - `inout` has 2 forms: one with a single expression that is both read from and written to, and one with two separate expressions for the input and output parts.\n  - `out` and `inout` have a `late` flag (`lateout` / `inlateout`) to indicate that the register allocator is allowed to reuse an input register for this output.\n  - `out` and the split variant of `inout` allow `_` to be specified for an output, which means that the output is discarded. This is used to allocate scratch registers for assembly code.\n  - `sym` is a bit special since it only accepts a path expression, which must point to a `static` or a `fn`.\n\n- The options set at the end of the `asm!` macro. The only one that is particularly of interest to rustc is `NORETURN` which makes `asm!` return `!` instead of `()`.\n```rust\nbitflags::bitflags! {\n    pub struct InlineAsmOptions: u8 {\n        const PURE = 1 << 0;\n        const NOMEM = 1 << 1;\n        const READONLY = 1 << 2;\n        const PRESERVES_FLAGS = 1 << 3;\n        const NORETURN = 1 << 4;\n        const NOSTACK = 1 << 5;\n    }\n}\n```\n\n## AST\n\n`InlineAsm` is represented as an expression in the AST:\n\n```rust\npub struct InlineAsm {\n    pub template: Vec<InlineAsmTemplatePiece>,\n    pub operands: Vec<(InlineAsmOperand, Span)>,\n    pub options: InlineAsmOptions,\n}\n\npub enum InlineAsmRegOrRegClass {\n    Reg(Symbol),\n    RegClass(Symbol),\n}\n\npub enum InlineAsmOperand {\n    In {\n        reg: InlineAsmRegOrRegClass,\n        expr: P<Expr>,\n    },\n    Out {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        expr: Option<P<Expr>>,\n    },\n    InOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        expr: P<Expr>,\n    },\n    SplitInOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        in_expr: P<Expr>,\n        out_expr: Option<P<Expr>>,\n    },\n    Const {\n        expr: P<Expr>,\n    },\n    Sym {\n        expr: P<Expr>,\n    },\n}\n```\n\nThe `asm!` macro is implemented in librustc_builtin_macros and outputs an `InlineAsm` AST node. The template string is parsed using libfmt_macros, positional and named operands are resolved to explicit operand indicies. Since target information is not available to macro invocations, validation of the registers and register classes is deferred to AST lowering.\n\n## HIR\n\n`InlineAsm` is represented as an expression in the HIR:\n\n```rust\npub struct InlineAsm<'hir> {\n    pub template: &'hir [InlineAsmTemplatePiece],\n    pub operands: &'hir [InlineAsmOperand<'hir>],\n    pub options: InlineAsmOptions,\n}\n\npub enum InlineAsmRegOrRegClass {\n    Reg(InlineAsmReg),\n    RegClass(InlineAsmRegClass),\n}\n\npub enum InlineAsmOperand<'hir> {\n    In {\n        reg: InlineAsmRegOrRegClass,\n        expr: Expr<'hir>,\n    },\n    Out {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        expr: Option<Expr<'hir>>,\n    },\n    InOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        expr: Expr<'hir>,\n    },\n    SplitInOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        in_expr: Expr<'hir>,\n        out_expr: Option<Expr<'hir>>,\n    },\n    Const {\n        expr: Expr<'hir>,\n    },\n    Sym {\n        expr: Expr<'hir>,\n    },\n}\n```\n\nAST lowering is where `InlineAsmRegOrRegClass` is converted from `Symbol`s to an actual register or register class. If any modifiers are specified for a template string placeholder, these are validated against the set allowed for that operand type. Finally, explicit registers for inputs and outputs are checked for conflicts (same register used for different operands).\n\n## Type checking\n\nEach register class has a whitelist of types that it may be used with. After the types of all operands have been determined, the `intrinsicck` pass will check that these types are in the whitelist. It also checks that split `inout` operands have compatible types and that `const` operands are integers or floats. Suggestions are emitted where needed if a template modifier should be used for an operand based on the type that was passed into it.\n\n## HAIR\n\n`InlineAsm` is represented as an expression in the HAIR:\n\n```rust\ncrate enum ExprKind<'tcx> {\n    // [..]\n    InlineAsm {\n        template: &'tcx [InlineAsmTemplatePiece],\n        operands: Vec<InlineAsmOperand<'tcx>>,\n        options: InlineAsmOptions,\n    },\n}\ncrate enum InlineAsmOperand<'tcx> {\n    In {\n        reg: InlineAsmRegOrRegClass,\n        expr: ExprRef<'tcx>,\n    },\n    Out {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        expr: Option<ExprRef<'tcx>>,\n    },\n    InOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        expr: ExprRef<'tcx>,\n    },\n    SplitInOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        in_expr: ExprRef<'tcx>,\n        out_expr: Option<ExprRef<'tcx>>,\n    },\n    Const {\n        expr: ExprRef<'tcx>,\n    },\n    SymFn {\n        expr: ExprRef<'tcx>,\n    },\n    SymStatic {\n        expr: ExprRef<'tcx>,\n    },\n}\n```\n\nThe only significant change compared to HIR is that `Sym` has been lowered to either a `SymFn` whose `expr` is a `Literal` ZST of the `fn`, or a `SymStatic` whose `expr` is a `StaticRef`.\n\n## MIR\n\n`InlineAsm` is represented as a `Terminator` in the MIR:\n\n```rust\npub enum TerminatorKind<'tcx> {\n    // [..]\n\n    /// Block ends with an inline assembly block. This is a terminator since\n    /// inline assembly is allowed to diverge.\n    InlineAsm {\n        /// The template for the inline assembly, with placeholders.\n        template: &'tcx [InlineAsmTemplatePiece],\n\n        /// The operands for the inline assembly, as `Operand`s or `Place`s.\n        operands: Vec<InlineAsmOperand<'tcx>>,\n\n        /// Miscellaneous options for the inline assembly.\n        options: InlineAsmOptions,\n\n        /// Destination block after the inline assembly returns, unless it is\n        /// diverging (InlineAsmOptions::NORETURN).\n        destination: Option<BasicBlock>,\n    },\n}\n\npub enum InlineAsmOperand<'tcx> {\n    In {\n        reg: InlineAsmRegOrRegClass,\n        value: Operand<'tcx>,\n    },\n    Out {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        place: Option<Place<'tcx>>,\n    },\n    InOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        in_value: Operand<'tcx>,\n        out_place: Option<Place<'tcx>>,\n    },\n    Const {\n        value: Operand<'tcx>,\n    },\n    SymFn {\n        value: Box<Constant<'tcx>>,\n    },\n    SymStatic {\n        value: Box<Constant<'tcx>>,\n    },\n}\n```\n\nAs part of HAIR lowering, `InOut` and `SplitInOut` operands are lowered to a split form with a separate `in_value` and `out_place`.\n\nSemantically, the `InlineAsm` terminator is similar to the `Call` terminator except that it has multiple output places where a `Call` only has a single return place output.\n\nThe constant promotion pass is used to ensure that `const` operands are actually constants (using the same logic as `#[rustc_args_required_const]`).\n\n## Codegen\n\nOperands are lowered one more time before being passed to LLVM codegen:\n\n```rust\npub enum InlineAsmOperandRef<'tcx, B: BackendTypes + ?Sized> {\n    In {\n        reg: InlineAsmRegOrRegClass,\n        value: OperandRef<'tcx, B::Value>,\n    },\n    Out {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        place: Option<PlaceRef<'tcx, B::Value>>,\n    },\n    InOut {\n        reg: InlineAsmRegOrRegClass,\n        late: bool,\n        in_value: OperandRef<'tcx, B::Value>,\n        out_place: Option<PlaceRef<'tcx, B::Value>>,\n    },\n    Const {\n        string: String,\n    },\n    SymFn {\n        instance: Instance<'tcx>,\n    },\n    SymStatic {\n        def_id: DefId,\n    },\n}\n```\n\nThe operands are lowered to LLVM operands and constraint codes as follow:\n- `out` and the output part of `inout` operands are added first, as required by LLVM. Late output operands have a `=` prefix added to their constraint code, non-late output operands have a `=&` prefix added to their constraint code.\n- `in` operands are added normally.\n- `inout` operands are tied to the matching output operand.\n- `sym` operands are passed as function pointers or pointers, using the `\"s\"` constraint.\n- `const` operands are formatted to a string and directly inserted in the template string.\n\nThe template string is converted to LLVM form:\n- `$` characters are escaped as `$$`.\n- `const` operands are converted to strings and inserted directly.\n- Placeholders are formatted as `${X:M}` where `X` is the operand index and `M` is the modifier character. Modifiers are converted from the Rust form to the LLVM form.\n\nThe various options are converted to clobber constraints or LLVM attributes, refer to the [RFC](https://github.com/Amanieu/rfcs/blob/inline-asm/text/0000-inline-asm.md#mapping-to-llvm-ir) for more details.\n\nNote that LLVM is sometimes rather picky about what types it accepts for certain constraint codes so we sometimes need to insert conversions to/from a supported type. See the target-specific ISelLowering.cpp files in LLVM for details.\n\n# Adding support for new architectures\n\nAdding inline assembly support to an architecture is mostly a matter of defining the registers and register classes for that architecture. All the definitions for register classes are located in `src/librustc_target/asm/`.\n\nAdditionally you will need to implement lowering of these register classes to LLVM constraint codes in `src/librustc_codegen_llvm/asm.rs`.", "tree": {"sha": "72a8fe97f913407e302ad4f3119e374ed911aec4", "url": "https://api.github.com/repos/rust-lang/rust/git/trees/72a8fe97f913407e302ad4f3119e374ed911aec4"}, "url": "https://api.github.com/repos/rust-lang/rust/git/commits/6cb1f5972dffd7614199a828ecba140606e6e65e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/rust-lang/rust/commits/6cb1f5972dffd7614199a828ecba140606e6e65e", "html_url": "https://github.com/rust-lang/rust/commit/6cb1f5972dffd7614199a828ecba140606e6e65e", "comments_url": "https://api.github.com/repos/rust-lang/rust/commits/6cb1f5972dffd7614199a828ecba140606e6e65e/comments", "author": {"login": "bors", "id": 3372342, "node_id": "MDQ6VXNlcjMzNzIzNDI=", "avatar_url": "https://avatars.githubusercontent.com/u/3372342?v=4", "gravatar_id": "", "url": "https://api.github.com/users/bors", "html_url": "https://github.com/bors", "followers_url": "https://api.github.com/users/bors/followers", "following_url": "https://api.github.com/users/bors/following{/other_user}", "gists_url": "https://api.github.com/users/bors/gists{/gist_id}", "starred_url": "https://api.github.com/users/bors/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/bors/subscriptions", "organizations_url": "https://api.github.com/users/bors/orgs", "repos_url": "https://api.github.com/users/bors/repos", "events_url": "https://api.github.com/users/bors/events{/privacy}", "received_events_url": "https://api.github.com/users/bors/received_events", "type": "User", "site_admin": false}, "committer": {"login": "bors", "id": 3372342, "node_id": "MDQ6VXNlcjMzNzIzNDI=", "avatar_url": "https://avatars.githubusercontent.com/u/3372342?v=4", "gravatar_id": "", "url": "https://api.github.com/users/bors", "html_url": "https://github.com/bors", "followers_url": "https://api.github.com/users/bors/followers", "following_url": "https://api.github.com/users/bors/following{/other_user}", "gists_url": "https://api.github.com/users/bors/gists{/gist_id}", "starred_url": "https://api.github.com/users/bors/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/bors/subscriptions", "organizations_url": "https://api.github.com/users/bors/orgs", "repos_url": "https://api.github.com/users/bors/repos", "events_url": "https://api.github.com/users/bors/events{/privacy}", "received_events_url": "https://api.github.com/users/bors/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "8164832c4b085dd10b404392ddcab7565280806c", "url": "https://api.github.com/repos/rust-lang/rust/commits/8164832c4b085dd10b404392ddcab7565280806c", "html_url": "https://github.com/rust-lang/rust/commit/8164832c4b085dd10b404392ddcab7565280806c"}, {"sha": "d25b25610b1ced7dda9c61c3ee7f6281be247bd7", "url": "https://api.github.com/repos/rust-lang/rust/commits/d25b25610b1ced7dda9c61c3ee7f6281be247bd7", "html_url": "https://github.com/rust-lang/rust/commit/d25b25610b1ced7dda9c61c3ee7f6281be247bd7"}], "stats": {"total": 111, "additions": 104, "deletions": 7}, "files": [{"sha": "38a5829b3f74530d7b38c0090fec56043ae1ab3c", "filename": "clippy_lints/src/loops.rs", "status": "modified", "additions": 16, "deletions": 2, "changes": 18, "blob_url": "https://github.com/rust-lang/rust/blob/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Floops.rs", "raw_url": "https://github.com/rust-lang/rust/raw/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Floops.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/clippy_lints%2Fsrc%2Floops.rs?ref=6cb1f5972dffd7614199a828ecba140606e6e65e", "patch": "@@ -16,8 +16,8 @@ use rustc_errors::Applicability;\n use rustc_hir::def::{DefKind, Res};\n use rustc_hir::intravisit::{walk_block, walk_expr, walk_pat, walk_stmt, NestedVisitorMap, Visitor};\n use rustc_hir::{\n-    def_id, BinOpKind, BindingAnnotation, Block, BorrowKind, Expr, ExprKind, GenericArg, HirId, LoopSource,\n-    MatchSource, Mutability, Node, Pat, PatKind, QPath, Stmt, StmtKind,\n+    def_id, BinOpKind, BindingAnnotation, Block, BorrowKind, Expr, ExprKind, GenericArg, HirId, InlineAsmOperand,\n+    LoopSource, MatchSource, Mutability, Node, Pat, PatKind, QPath, Stmt, StmtKind,\n };\n use rustc_infer::infer::TyCtxtInferExt;\n use rustc_lint::{LateContext, LateLintPass, LintContext};\n@@ -693,6 +693,20 @@ fn never_loop_expr(expr: &Expr<'_>, main_loop_id: HirId) -> NeverLoopResult {\n                 NeverLoopResult::AlwaysBreak\n             }\n         },\n+        ExprKind::InlineAsm(ref asm) => asm\n+            .operands\n+            .iter()\n+            .map(|o| match o {\n+                InlineAsmOperand::In { expr, .. }\n+                | InlineAsmOperand::InOut { expr, .. }\n+                | InlineAsmOperand::Const { expr }\n+                | InlineAsmOperand::Sym { expr } => never_loop_expr(expr, main_loop_id),\n+                InlineAsmOperand::Out { expr, .. } => never_loop_expr_all(&mut expr.iter(), main_loop_id),\n+                InlineAsmOperand::SplitInOut { in_expr, out_expr, .. } => {\n+                    never_loop_expr_all(&mut once(in_expr).chain(out_expr.iter()), main_loop_id)\n+                },\n+            })\n+            .fold(NeverLoopResult::Otherwise, combine_both),\n         ExprKind::Struct(_, _, None)\n         | ExprKind::Yield(_, _)\n         | ExprKind::Closure(_, _, _, _, _)"}, {"sha": "bbcf396eef7d61ba1b04144da9bc59ffc82ed825", "filename": "clippy_lints/src/utils/author.rs", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/rust-lang/rust/blob/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Fauthor.rs", "raw_url": "https://github.com/rust-lang/rust/raw/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Fauthor.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/clippy_lints%2Fsrc%2Futils%2Fauthor.rs?ref=6cb1f5972dffd7614199a828ecba140606e6e65e", "patch": "@@ -469,6 +469,10 @@ impl<'tcx> Visitor<'tcx> for PrintVisitor {\n                     println!(\"Ret(None) = {};\", current);\n                 }\n             },\n+            ExprKind::InlineAsm(_) => {\n+                println!(\"InlineAsm(_) = {};\", current);\n+                println!(\"    // unimplemented: `ExprKind::InlineAsm` is not further destructured at the moment\");\n+            },\n             ExprKind::LlvmInlineAsm(_) => {\n                 println!(\"LlvmInlineAsm(_) = {};\", current);\n                 println!(\"    // unimplemented: `ExprKind::LlvmInlineAsm` is not further destructured at the moment\");"}, {"sha": "92c27e79452ab7110ba6f41ed9039f6cf906126c", "filename": "clippy_lints/src/utils/hir_utils.rs", "status": "modified", "additions": 53, "deletions": 2, "changes": 55, "blob_url": "https://github.com/rust-lang/rust/blob/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Fhir_utils.rs", "raw_url": "https://github.com/rust-lang/rust/raw/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Fhir_utils.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/clippy_lints%2Fsrc%2Futils%2Fhir_utils.rs?ref=6cb1f5972dffd7614199a828ecba140606e6e65e", "patch": "@@ -1,10 +1,11 @@\n use crate::consts::{constant_context, constant_simple};\n use crate::utils::differing_macro_contexts;\n+use rustc_ast::ast::InlineAsmTemplatePiece;\n use rustc_data_structures::stable_hasher::{HashStable, StableHasher};\n use rustc_hir::{\n     BinOpKind, Block, BlockCheckMode, BodyId, BorrowKind, CaptureBy, Expr, ExprKind, Field, FnRetTy, GenericArg,\n-    GenericArgs, Guard, Lifetime, LifetimeName, ParamName, Pat, PatKind, Path, PathSegment, QPath, Stmt, StmtKind, Ty,\n-    TyKind, TypeBinding,\n+    GenericArgs, Guard, InlineAsmOperand, Lifetime, LifetimeName, ParamName, Pat, PatKind, Path, PathSegment, QPath,\n+    Stmt, StmtKind, Ty, TyKind, TypeBinding,\n };\n use rustc_lint::LateContext;\n use rustc_middle::ich::StableHashingContextProvider;\n@@ -474,6 +475,56 @@ impl<'a, 'tcx> SpanlessHash<'a, 'tcx> {\n                 self.hash_expr(a);\n                 self.hash_expr(i);\n             },\n+            ExprKind::InlineAsm(ref asm) => {\n+                for piece in asm.template {\n+                    match piece {\n+                        InlineAsmTemplatePiece::String(s) => s.hash(&mut self.s),\n+                        InlineAsmTemplatePiece::Placeholder {\n+                            operand_idx,\n+                            modifier,\n+                            span: _,\n+                        } => {\n+                            operand_idx.hash(&mut self.s);\n+                            modifier.hash(&mut self.s);\n+                        },\n+                    }\n+                }\n+                asm.options.hash(&mut self.s);\n+                for op in asm.operands {\n+                    match op {\n+                        InlineAsmOperand::In { reg, expr } => {\n+                            reg.hash(&mut self.s);\n+                            self.hash_expr(expr);\n+                        },\n+                        InlineAsmOperand::Out { reg, late, expr } => {\n+                            reg.hash(&mut self.s);\n+                            late.hash(&mut self.s);\n+                            if let Some(expr) = expr {\n+                                self.hash_expr(expr);\n+                            }\n+                        },\n+                        InlineAsmOperand::InOut { reg, late, expr } => {\n+                            reg.hash(&mut self.s);\n+                            late.hash(&mut self.s);\n+                            self.hash_expr(expr);\n+                        },\n+                        InlineAsmOperand::SplitInOut {\n+                            reg,\n+                            late,\n+                            in_expr,\n+                            out_expr,\n+                        } => {\n+                            reg.hash(&mut self.s);\n+                            late.hash(&mut self.s);\n+                            self.hash_expr(in_expr);\n+                            if let Some(out_expr) = out_expr {\n+                                self.hash_expr(out_expr);\n+                            }\n+                        },\n+                        InlineAsmOperand::Const { expr } | InlineAsmOperand::Sym { expr } => self.hash_expr(expr),\n+                    }\n+                }\n+            },\n             ExprKind::LlvmInlineAsm(..) | ExprKind::Err => {},\n             ExprKind::Lit(ref l) => {\n                 l.node.hash(&mut self.s);"}, {"sha": "748c11fac64ff523a01ad0c454204a4e2134b159", "filename": "clippy_lints/src/utils/inspector.rs", "status": "modified", "additions": 26, "deletions": 1, "changes": 27, "blob_url": "https://github.com/rust-lang/rust/blob/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Finspector.rs", "raw_url": "https://github.com/rust-lang/rust/raw/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Finspector.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/clippy_lints%2Fsrc%2Futils%2Finspector.rs?ref=6cb1f5972dffd7614199a828ecba140606e6e65e", "patch": "@@ -1,7 +1,7 @@\n //! checks for attributes\n \n use crate::utils::get_attr;\n-use rustc_ast::ast::Attribute;\n+use rustc_ast::ast::{Attribute, InlineAsmTemplatePiece};\n use rustc_hir as hir;\n use rustc_lint::{LateContext, LateLintPass, LintContext};\n use rustc_session::Session;\n@@ -282,6 +282,31 @@ fn print_expr(cx: &LateContext<'_, '_>, expr: &hir::Expr<'_>, indent: usize) {\n                 print_expr(cx, e, indent + 1);\n             }\n         },\n+        hir::ExprKind::InlineAsm(ref asm) => {\n+            println!(\"{}InlineAsm\", ind);\n+            println!(\"{}template: {}\", ind, InlineAsmTemplatePiece::to_string(asm.template));\n+            println!(\"{}options: {:?}\", ind, asm.options);\n+            println!(\"{}operands:\", ind);\n+            for op in asm.operands {\n+                match op {\n+                    hir::InlineAsmOperand::In { expr, .. } => print_expr(cx, expr, indent + 1),\n+                    hir::InlineAsmOperand::Out { expr, .. } => {\n+                        if let Some(expr) = expr {\n+                            print_expr(cx, expr, indent + 1);\n+                        }\n+                    },\n+                    hir::InlineAsmOperand::InOut { expr, .. } => print_expr(cx, expr, indent + 1),\n+                    hir::InlineAsmOperand::SplitInOut { in_expr, out_expr, .. } => {\n+                        print_expr(cx, in_expr, indent + 1);\n+                        if let Some(out_expr) = out_expr {\n+                            print_expr(cx, out_expr, indent + 1);\n+                        }\n+                    },\n+                    hir::InlineAsmOperand::Const { expr } => print_expr(cx, expr, indent + 1),\n+                    hir::InlineAsmOperand::Sym { expr } => print_expr(cx, expr, indent + 1),\n+                }\n+            }\n+        },\n         hir::ExprKind::LlvmInlineAsm(ref asm) => {\n             let inputs = &asm.inputs_exprs;\n             let outputs = &asm.outputs_exprs;"}, {"sha": "4ebe2e2852fb4445492161c8bfd693db4dc4fed1", "filename": "clippy_lints/src/utils/sugg.rs", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/rust-lang/rust/blob/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Fsugg.rs", "raw_url": "https://github.com/rust-lang/rust/raw/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Futils%2Fsugg.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/clippy_lints%2Fsrc%2Futils%2Fsugg.rs?ref=6cb1f5972dffd7614199a828ecba140606e6e65e", "patch": "@@ -108,6 +108,7 @@ impl<'a> Sugg<'a> {\n             | hir::ExprKind::Call(..)\n             | hir::ExprKind::Field(..)\n             | hir::ExprKind::Index(..)\n+            | hir::ExprKind::InlineAsm(..)\n             | hir::ExprKind::LlvmInlineAsm(..)\n             | hir::ExprKind::Lit(..)\n             | hir::ExprKind::Loop(..)\n@@ -150,6 +151,7 @@ impl<'a> Sugg<'a> {\n             | ast::ExprKind::Field(..)\n             | ast::ExprKind::ForLoop(..)\n             | ast::ExprKind::Index(..)\n+            | ast::ExprKind::InlineAsm(..)\n             | ast::ExprKind::LlvmInlineAsm(..)\n             | ast::ExprKind::Lit(..)\n             | ast::ExprKind::Loop(..)"}, {"sha": "dfa6223f1b9dd104c4ec32cedbac186205f2f362", "filename": "clippy_lints/src/write.rs", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/rust-lang/rust/blob/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Fwrite.rs", "raw_url": "https://github.com/rust-lang/rust/raw/6cb1f5972dffd7614199a828ecba140606e6e65e/clippy_lints%2Fsrc%2Fwrite.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/clippy_lints%2Fsrc%2Fwrite.rs?ref=6cb1f5972dffd7614199a828ecba140606e6e65e", "patch": "@@ -353,7 +353,8 @@ impl Write {\n         is_write: bool,\n     ) -> (Option<StrLit>, Option<Expr>) {\n         use fmt_macros::{\n-            AlignUnknown, ArgumentImplicitlyIs, ArgumentIs, ArgumentNamed, CountImplied, FormatSpec, Parser, Piece,\n+            AlignUnknown, ArgumentImplicitlyIs, ArgumentIs, ArgumentNamed, CountImplied, FormatSpec, ParseMode, Parser,\n+            Piece,\n         };\n         let tts = tts.clone();\n \n@@ -376,7 +377,7 @@ impl Write {\n         };\n         let tmp = fmtstr.symbol.as_str();\n         let mut args = vec![];\n-        let mut fmt_parser = Parser::new(&tmp, None, Vec::new(), false);\n+        let mut fmt_parser = Parser::new(&tmp, None, None, false, ParseMode::Format);\n         while let Some(piece) = fmt_parser.next() {\n             if !fmt_parser.errors.is_empty() {\n                 return (None, expr);"}]}