
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	
Date:		Mon Jul 15 18:17:25 2024
Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
OS:		CentOS Linux 7 (Core)

License:
		[18:17:25.088513] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn}
#% Begin load design ... (date=07/15 18:18:33, mem=824.6M)
Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Jul 15 16:25:07 2024'.
% Begin Load MMMC data ... (date=07/15 18:18:34, mem=827.6M)
% End Load MMMC data ... (date=07/15 18:18:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.7M, current mem=828.7M)
min_rc max_rc typ_rc
Reading tech data from OA library 'FEOADesignlib' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.

##  Check design process and node:  
##  Both design process and tech node are not set.

**WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
**WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
Reading OA reference library 'D_CELLS_JI3V' ...
**WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
**WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
Reading OA reference library 'ASKA_DIG' ...
Reading OA reference library 'FEOADesignlib' ...
Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/viewDefinition.tcl
Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=7.0M, fe_cpu=0.23min, fe_real=1.15min, fe_mem=1056.1M) ***
Reading EMH from OA ...
Created 304 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 1056.121M, initial mem = 478.105M) ***
Set top cell to aska_dig.
Hooked 608 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aska_dig ...
*** Netlist is unique.
** info: there are 607 modules.
** info: there are 1199 stdCell insts.

*** Memory Usage v#1 (Current mem = 1103.547M, initial mem = 478.105M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/gui.pref.tcl ...
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.

viaInitial starts at Mon Jul 15 18:18:35 2024
viaInitial ends at Mon Jul 15 18:18:35 2024
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
Change floorplan default-technical-site to 'core_ji3v'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 147
Total number of sequential cells: 76
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 72
List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Set FPlanBox to (0 0 445200 241920)
Start create_tracks
No new Ext DEF rule to be processed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaIn total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
Process name: XH018.
Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
Process name: XX018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: slow_functional_mode
    RC-Corner Name        : max_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: fast_functional_mode
    RC-Corner Name        : min_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/15 18:18:35, mem=1164.0M)
% End Load power constraints ... (date=07/15 18:18:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.1M, current mem=1164.1M)
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
slow_corner typ_corner fast_corner
% Begin load AAE data ... (date=07/15 18:18:35, mem=1210.1M)
% End load AAE data ... (date=07/15 18:18:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.1M, current mem=1210.1M)
Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/aska_dig.prop
*** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1427.8M) ***
Total number of combinational cells: 147
Total number of sequential cells: 76
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 72
List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
Total number of identified unusable delay cells: 4
Compressing special routes for OpenAccess db ...
152 swires and 250 svias were compressed
14 swires and 20 svias were decompressed from small or sparse groups
#% End load design ... (date=07/15 18:18:35, total cpu=0:00:01.8, real=0:00:02.0, peak res=1241.2M, current mem=1210.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
WARNING   IMPCTE-290          64  Could not locate cell %s in any library ...
*** Message Summary: 78 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_prePlace -outDir timingReports
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:17.8/0:02:27.0 (0.1), mem = 1483.8M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1635.93 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1723.96)
Total number of fetched objects 1233
End delay calculation. (MEM=1888.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1851.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:18.6 mem=1852.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.204  |  7.971  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 59.917%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 0.86 sec
Total Real time: 1.0 sec
Total Memory Usage: 1796.457031 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:18.7/0:02:27.8 (0.1), mem = 1796.5M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -quiet -place_global_exp_enable_3d
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:29.5/0:07:20.4 (0.1), mem = 1804.6M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -ignoreScan -quiet
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
<CMD> getPlaceMode -place_design_floorplan_mode -quiet
<CMD> getPlaceMode -place_global_timing_effort -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 32 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.31913 -from {0x8 0xb} -to 0xc -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.31913 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.31913 -from 0x15 -to 0x16
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.31913 -from 0x19 -to 0x1a
<CMD> setPathGroupOptions reg2reg_tmp.31913 -effortLevel high
Effort level <high> specified for reg2reg_tmp.31913 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1844.77)
Total number of fetched objects 1201
End delay calculation. (MEM=1895.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1895.98 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> reset_path_group -name in2reg_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
**Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
  Deleted 0 logical insts of cell LOGIC1JI3V
  Deleted 0 logical insts of cell LOGIC0JI3V
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1886.5M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=1902.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1902.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 567 (47.2%) nets
3		: 445 (37.1%) nets
4     -	14	: 173 (14.4%) nets
15    -	39	: 11 (0.9%) nets
40    -	79	: 1 (0.1%) nets
80    -	159	: 1 (0.1%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 2 (0.2%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1167 (0 fixed + 1167 movable) #buf cell=0 #inv cell=111 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1201 #term=4760 #term/net=3.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=80
stdCell: 1167 single + 0 double + 0 multi
Total standard cell length = 10.7962 (mm), area = 0.0484 (mm^2)
Average module density = 0.593.
Density for the design = 0.593.
       = stdcell_area 19279 sites (48367 um^2) / alloc_area 32535 sites (81624 um^2).
Pin Density = 0.1463.
            = total # of pins 4760 / total area 32535.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.214e+04 (8.70e+03 1.34e+04)
              Est.  stn bbox = 2.368e+04 (9.14e+03 1.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1915.8M
Iteration  2: Total net bbox = 2.214e+04 (8.70e+03 1.34e+04)
              Est.  stn bbox = 2.368e+04 (9.14e+03 1.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1915.8M
Iteration  3: Total net bbox = 1.542e+04 (1.01e+04 5.32e+03)
              Est.  stn bbox = 1.875e+04 (1.14e+04 7.38e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1934.5M
Active setup views:
    slow_functional_mode
Iteration  4: Total net bbox = 3.228e+04 (1.88e+04 1.35e+04)
              Est.  stn bbox = 3.881e+04 (2.33e+04 1.55e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1936.2M
Iteration  5: Total net bbox = 3.338e+04 (1.90e+04 1.43e+04)
              Est.  stn bbox = 4.170e+04 (2.48e+04 1.69e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1936.2M
Iteration  6: Total net bbox = 3.506e+04 (1.96e+04 1.55e+04)
              Est.  stn bbox = 4.410e+04 (2.59e+04 1.82e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1952.3M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 3.895e+04 (2.33e+04 1.56e+04)
              Est.  stn bbox = 4.823e+04 (2.98e+04 1.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1954.0M
Iteration  8: Total net bbox = 3.895e+04 (2.33e+04 1.56e+04)
              Est.  stn bbox = 4.823e+04 (2.98e+04 1.84e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1954.0M
Iteration  9: Total net bbox = 4.043e+04 (2.25e+04 1.79e+04)
              Est.  stn bbox = 4.990e+04 (2.92e+04 2.07e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1955.0M
Iteration 10: Total net bbox = 3.902e+04 (2.13e+04 1.77e+04)
              Est.  stn bbox = 4.839e+04 (2.79e+04 2.05e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1972.0M
Iteration 11: Total net bbox = 4.304e+04 (2.52e+04 1.78e+04)
              Est.  stn bbox = 5.264e+04 (3.20e+04 2.07e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1956.0M
Iteration 12: Total net bbox = 4.304e+04 (2.52e+04 1.78e+04)
              Est.  stn bbox = 5.264e+04 (3.20e+04 2.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1956.0M
*** cost = 4.304e+04 (2.52e+04 1.78e+04) (cpu for global=0:00:02.6) real=0:00:04.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:02.0 real: 0:00:02.1
Core Placement runtime cpu: 0:00:02.1 real: 0:00:02.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:33.2 mem=1959.0M) ***
Total net bbox length = 4.304e+04 (2.524e+04 1.780e+04) (ext = 5.213e+03)
Move report: Detail placement moves 1167 insts, mean move: 2.34 um, max move: 32.41 um 
	Max move on inst (spi1_Rx_data_temp_reg[17]): (107.58, 96.31) --> (113.12, 69.44)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1927.0MB
Summary Report:
Instances move: 1167 (out of 1167 movable)
Instances flipped: 0
Mean displacement: 2.34 um
Max displacement: 32.41 um (Instance: spi1_Rx_data_temp_reg[17]) (107.582, 96.312) -> (113.12, 69.44)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Total net bbox length = 4.096e+04 (2.295e+04 1.801e+04) (ext = 5.108e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1927.0MB
*** Finished refinePlace (0:00:33.2 mem=1927.0M) ***
*** End of Placement (cpu=0:00:03.2, real=0:00:04.0, mem=1924.0M) ***
default core: bins with density > 0.750 = 10.00 % ( 5 / 50 )
Density distribution unevenness ratio = 8.818%
*** Free Virtual Timing Model ...(mem=1940.0M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> reset_path_group -name reg2reg_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2out_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.31913 -from {0x1e 0x21} -to 0x22 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.31913 -from {0x25 0x28} -to 0x29 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.31913 -from 0x2b -to 0x2c
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.31913 -from 0x2f -to 0x30
<CMD> setPathGroupOptions reg2reg_tmp.31913 -effortLevel high
Effort level <high> specified for reg2reg_tmp.31913 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1920.5)
Total number of fetched objects 1201
End delay calculation. (MEM=1963.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1963.71 CPU=0:00:00.1 REAL=0:00:01.0)
<CMD> reset_path_group -name in2reg_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1201 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1201
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.008192e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1962.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4680 
[NR-eGR]  MET2    (2V)         23593   6799 
[NR-eGR]  MET3    (3H)         27244    306 
[NR-eGR]  MET4    (4V)          1818      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52655  11785 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40957um
[NR-eGR] Total length: 52655um, number of vias: 11785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3857um, number of vias: 1002
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1922.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> reset_path_group -name reg2reg_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2out_tmp.31913
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 6, mem = 1922.2M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:04.2/0:00:05.3 (0.8), totSession cpu/real = 0:00:33.7/0:07:25.8 (0.1), mem = 1922.2M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace output/TM_select_3.checkPlace
Begin checking placement ... (start mem=1922.2M, init mem=1922.2M)
*info: Placed = 1167          
*info: Unplaced = 0           
Placement Density:59.26%(48367/81624)
Placement Density (including fixed std cells):59.26%(48367/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1922.2M)
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:33.7/0:07:25.8 (0.1), mem = 1922.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1922.2M)
Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1922.199M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1929.98)
Total number of fetched objects 1201
End delay calculation. (MEM=1984.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1984.27 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:34.1 mem=1984.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.455 |  4.120  | -75.455 |
|           TNS (ns):|-26677.0 |  0.000  |-26677.0 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.469   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.191   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.45 sec
Total Real time: 1.0 sec
Total Memory Usage: 1935.445312 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.5/0:00:01.1 (0.4), totSession cpu/real = 0:00:34.2/0:07:26.9 (0.1), mem = 1935.4M
<CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1943.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1201 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1201
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.008192e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4680 
[NR-eGR]  MET2    (2V)         23593   6799 
[NR-eGR]  MET3    (3H)         27244    306 
[NR-eGR]  MET4    (4V)          1818      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52655  11785 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40957um
[NR-eGR] Total length: 52655um, number of vias: 11785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3857um, number of vias: 1002
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1922.53 MB )
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:00:37.3/0:08:54.2 (0.1), mem = 1926.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1922.6M)
Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1922.625M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1930.41)
Total number of fetched objects 1201
End delay calculation. (MEM=1992.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1992.7 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:37.6 mem=1992.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.455 |  4.120  | -75.455 |
|           TNS (ns):|-26677.0 |  0.000  |-26677.0 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.469   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.191   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 1943.875 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:00.4/0:00:01.1 (0.4), totSession cpu/real = 0:00:37.7/0:08:55.3 (0.1), mem = 1943.9M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
*** timeDesign #4 [begin] : totSession cpu/real = 0:00:37.9/0:08:59.5 (0.1), mem = 1943.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1926.4M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1932.39)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1201
End delay calculation. (MEM=1975.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1975.59 CPU=0:00:00.2 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:38.2 mem=1975.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.177  | -0.229  | -2.177  |
|           TNS (ns):| -61.035 | -27.573 | -33.462 |
|    Violating Paths:|   216   |   175   |   41    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.38 sec
Total Real time: 1.0 sec
Total Memory Usage: 1913.097656 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:38.3/0:08:59.8 (0.1), mem = 1913.1M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -fixCap                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            3
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:47.9/0:13:15.8 (0.1), mem = 1917.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.9/0:13:15.8 (0.1), mem = 1929.2M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:47.9/0:13:15.8 (0.1), mem = 1929.2M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1435.0M, totSessionCpu=0:00:48 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.0/0:13:15.8 (0.1), mem = 1929.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1443.5M, totSessionCpu=0:00:49 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1937.22 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1201 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1201
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         7( 0.15%)   ( 0.15%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.14% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4680 
[NR-eGR]  MET2    (2V)         25964   7091 
[NR-eGR]  MET3    (3H)         27577      0 
[NR-eGR]  MET4    (4V)             0      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        53541  11771 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40957um
[NR-eGR] Total length: 53541um, number of vias: 11771
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4074um, number of vias: 1024
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1937.22 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1937.219M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1941.24)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1201
End delay calculation. (MEM=2003.53 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2003.53 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:49.6 mem=2003.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -75.389 |
|           TNS (ns):|-26854.1 |
|    Violating Paths:|   431   |
|          All Paths:|   772   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.524   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.154   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.256%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1482.3M, totSessionCpu=0:00:50 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:49.7/0:13:17.5 (0.1), mem = 1958.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1958.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1958.5M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.7/0:13:17.6 (0.1), mem = 1958.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:49.7/0:13:17.6 (0.1), mem = 2017.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.8/0:13:17.7 (0.1), mem = 2017.9M
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:50.6/0:13:18.4 (0.1), mem = 2005.1M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.6/0:13:18.5 (0.1), mem = 2005.1M
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:51.3/0:13:19.2 (0.1), mem = 2005.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:13:19.2 (0.1), mem = 2005.2M
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    34|   583|   -73.40|    36|    36|    -5.61|     0|     0|     0|     0|   -75.39|-26854.14|       0|       0|       0| 59.26%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.02|  -388.25|      39|       0|       6| 60.11%| 0:00:01.0|  2104.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.02|  -388.25|       0|       0|       0| 60.11%| 0:00:00.0|  2104.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2104.5M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:51.7/0:13:19.5 (0.1), mem = 2028.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1528.9M, totSessionCpu=0:00:52 **

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.7/0:13:19.6 (0.1), mem = 2066.6M
*info: 2 clock nets excluded
*info: 25 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -11.020  TNS Slack -388.248 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
| -11.020|-388.248|   60.11%|   0:00:00.0| 2085.7M|slow_functional_mode|  default| DAC[5]                          |
|  -3.582| -24.537|   60.58%|   0:00:00.0| 2117.8M|slow_functional_mode|  default| DAC[0]                          |
|  -0.727|  -4.775|   60.87%|   0:00:01.0| 2117.8M|slow_functional_mode|  default| pulse_active                    |
|  -0.727|  -4.775|   60.87%|   0:00:00.0| 2117.8M|slow_functional_mode|  default| pulse_active                    |
|  -0.205|  -1.220|   61.03%|   0:00:00.0| 2117.8M|slow_functional_mode|  default| DAC[0]                          |
|   0.000|   0.000|   61.07%|   0:00:00.0| 2117.8M|                  NA|       NA| NA                              |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2117.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2117.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:52.8/0:13:20.7 (0.1), mem = 2037.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.8/0:13:20.7 (0.1), mem = 2094.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.07%|        -|   0.000|   0.000|   0:00:00.0| 2096.9M|
|   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2096.9M|
|   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2096.9M|
|   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2096.9M|
|   60.40%|       35|   0.000|   0.000|   0:00:01.0| 2117.0M|
|   60.40%|        0|   0.000|   0.000|   0:00:00.0| 2117.0M|
|   60.40%|        0|   0.000|   0.000|   0:00:00.0| 2117.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.40

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:53.7/0:13:21.5 (0.1), mem = 2117.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2040.94M, totSessionCpu=0:00:54).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.7/0:13:21.6 (0.1), mem = 2040.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_functional_mode
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1252 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1252
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.066432e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         8( 0.17%)         1( 0.02%)   ( 0.19%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.08%)         1( 0.01%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.19% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2042.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  6: Total net bbox = 3.471e+04 (1.91e+04 1.56e+04)
              Est.  stn bbox = 4.388e+04 (2.51e+04 1.87e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2066.6M
Iteration  7: Total net bbox = 3.620e+04 (2.02e+04 1.60e+04)
              Est.  stn bbox = 4.581e+04 (2.65e+04 1.93e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2047.6M
Iteration  8: Total net bbox = 3.899e+04 (2.17e+04 1.73e+04)
              Est.  stn bbox = 4.887e+04 (2.81e+04 2.07e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2047.6M
Iteration  9: Total net bbox = 4.150e+04 (2.29e+04 1.86e+04)
              Est.  stn bbox = 5.146e+04 (2.94e+04 2.20e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2047.6M
Iteration 10: Total net bbox = 4.055e+04 (2.22e+04 1.84e+04)
              Est.  stn bbox = 5.035e+04 (2.85e+04 2.18e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2063.6M
Move report: Timing Driven Placement moves 1218 insts, mean move: 12.16 um, max move: 164.43 um 
	Max move on inst (FE_OFC80_npg1_phase_up_state): (65.52, 64.96) --> (213.01, 48.02)

Finished Incremental Placement (cpu=0:00:01.6, real=0:00:01.0, mem=2047.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:55.4 mem=2047.6M) ***
Total net bbox length = 4.436e+04 (2.586e+04 1.851e+04) (ext = 4.759e+03)
Move report: Detail placement moves 1218 insts, mean move: 1.96 um, max move: 37.78 um 
	Max move on inst (spi1_ele2_asyn_reg[18]): (97.62, 87.24) --> (113.12, 64.96)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2018.7MB
Summary Report:
Instances move: 1218 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 37.78 um (Instance: spi1_ele2_asyn_reg[18]) (97.623, 87.241) -> (113.12, 64.96)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Total net bbox length = 4.220e+04 (2.346e+04 1.874e+04) (ext = 4.548e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2018.7MB
*** Finished refinePlace (0:00:55.5 mem=2018.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1252 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1252
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.985344e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2023.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4782 
[NR-eGR]  MET2    (2V)         25797   7102 
[NR-eGR]  MET3    (3H)         26797      0 
[NR-eGR]  MET4    (4V)             0      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52594  11884 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42199um
[NR-eGR] Total length: 52594um, number of vias: 11884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3689um, number of vias: 925
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2039.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.9, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2039.7M)
Extraction called for design 'aska_dig' of instances=1218 and nets=1279 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2039.688M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1519.1M, totSessionCpu=0:00:56 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2035.79)
Total number of fetched objects 1252
End delay calculation. (MEM=2062.99 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2062.99 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:00:56.0/0:13:23.8 (0.1), mem = 2063.0M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.0/0:13:23.9 (0.1), mem = 2114.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.40
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.40%|        -|   0.000|   0.000|   0:00:00.0| 2114.1M|
|   60.35%|        4|   0.000|   0.000|   0:00:01.0| 2191.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.35

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:57.0/0:13:24.8 (0.1), mem = 2191.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2091.23M, totSessionCpu=0:00:57).
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.0/0:13:24.9 (0.1), mem = 2148.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.35%|        -|   0.000|   0.000|   0:00:00.0| 2148.5M|
|   60.35%|        0|   0.000|   0.000|   0:00:00.0| 2148.5M|
|   60.35%|        0|   0.000|   0.000|   0:00:00.0| 2148.5M|
|   60.34%|        1|   0.000|   0.000|   0:00:00.0| 2170.7M|
|   60.34%|        0|   0.000|   0.000|   0:00:00.0| 2170.7M|
|   60.34%|        0|   0.000|   0.000|   0:00:00.0| 2170.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.34

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:57.2 mem=2170.7M) ***
Total net bbox length = 4.199e+04 (2.333e+04 1.866e+04) (ext = 4.597e+03)
Move report: Detail placement moves 6 insts, mean move: 2.80 um, max move: 4.48 um 
	Max move on inst (FE_OFC83_OFN3_n_7): (232.40, 132.16) --> (232.40, 136.64)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2158.8MB
Summary Report:
Instances move: 6 (out of 1215 movable)
Instances flipped: 0
Mean displacement: 2.80 um
Max displacement: 4.48 um (Instance: FE_OFC83_OFN3_n_7) (232.4, 132.16) -> (232.4, 136.64)
	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
Total net bbox length = 4.200e+04 (2.334e+04 1.866e+04) (ext = 4.595e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2158.8MB
*** Finished refinePlace (0:00:57.2 mem=2158.8M) ***
*** maximum move = 4.48 um ***
*** Finished re-routing un-routed nets (2155.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2171.8M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:57.2/0:13:25.1 (0.1), mem = 2171.8M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2095.68M, totSessionCpu=0:00:57).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.2/0:13:25.1 (0.1), mem = 2095.7M
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 60.34%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       1| 60.37%| 0:00:00.0|  2175.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 60.37%| 0:00:00.0|  2175.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2175.6M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:57.5/0:13:25.3 (0.1), mem = 2099.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:57.5 mem=2099.6M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2099.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 6.72 um, max move: 6.72 um 
	Max move on inst (FE_OFC90_FE_OFN3_n_7): (212.24, 123.20) --> (218.96, 123.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2070.6MB
Summary Report:
Instances move: 1 (out of 1217 movable)
Instances flipped: 0
Mean displacement: 6.72 um
Max displacement: 6.72 um (Instance: FE_OFC90_FE_OFN3_n_7) (212.24, 123.2) -> (218.96, 123.2)
	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2070.6MB
*** Finished refinePlace (0:00:57.5 mem=2070.6M) ***
Register exp ratio and priority group on 0 nets on 1251 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aska_dig' of instances=1217 and nets=1278 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2077.254M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2076.04)
Total number of fetched objects 1251
End delay calculation. (MEM=2103.25 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2103.25 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:57.9 mem=2103.2M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1251 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1251
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.986240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2111.25 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1583.3M, totSessionCpu=0:00:58 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  6.149  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.366%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1583.4M, totSessionCpu=0:00:58 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2054.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 2 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:10.2/0:00:10.8 (0.9), totSession cpu/real = 0:00:58.1/0:13:26.6 (0.1), mem = 2054.4M
<CMD> optDesign -preCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1546.3M, totSessionCpu=0:00:59 **
*** optDesign #1 [begin] : totSession cpu/real = 0:00:59.2/0:13:56.4 (0.1), mem = 2054.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:59.2/0:13:56.4 (0.1), mem = 2054.5M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            3
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1553.0M, totSessionCpu=0:01:00 **
**WARN: (IMPOPT-3319):	The -hold option is not available with -preCTS.
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:59.9/0:13:57.2 (0.1), mem = 2062.6M
*** optDesign #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:59.9/0:13:57.2 (0.1), mem = 2062.6M

**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNACELLN2JI3V
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeInsertDiodeForClockNets true
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
<CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
<CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
<CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
<CMD> timeDesign -preCTS
*** timeDesign #5 [begin] : totSession cpu/real = 0:01:09.7/0:18:12.2 (0.1), mem = 2066.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2054.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  6.149  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.366%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 2054.839844 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:01:09.9/0:18:12.9 (0.1), mem = 2054.8M
<CMD> timeDesign -preCTS -hold
*** timeDesign #6 [begin] : totSession cpu/real = 0:01:09.9/0:18:12.9 (0.1), mem = 2054.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2038.3M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2044.35)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1251
End delay calculation. (MEM=2079.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2079.55 CPU=0:00:00.1 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:10 mem=2079.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.180  | -0.229  | -2.180  |
|           TNS (ns):|-235.541 | -27.635 |-207.906 |
|    Violating Paths:|   475   |   174   |   301   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.366%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 0.0 sec
Total Memory Usage: 2014.058594 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:10.3/0:18:13.3 (0.1), mem = 2014.1M
<CMD> delete_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
Creating clock tree spec for modes (timing configs): functional_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: output/ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
Extracting original clock gating for SPI_CLK...
  clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
Extracting original clock gating for SPI_CLK done.
<CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
<CMD> set_ccopt_property clock_period -pin SPI_Clk 20
<CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
Extracting original clock gating for CLK...
  clock_tree CLK contains 322 sinks and 0 clock gates.
Extracting original clock gating for CLK done.
<CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
<CMD> set_ccopt_property clock_period -pin clk 20
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
<CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
**WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
Remove references to this property from any scripts.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=07/15 18:35:46, mem=1517.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:10.4/0:18:13.4 (0.1), mem = 2014.1M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               91
setNanoRouteMode -routeAntennaCellName              ANTENNACELLN2JI3V
setNanoRouteMode -routeInsertAntennaDiode           true
setNanoRouteMode -routeInsertDiodeForClockNets      true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              3
setRouteMode -earlyGlobalMinRouteLayer              2
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2014.1M, init mem=2014.1M)
*info: Placed = 1217          
*info: Unplaced = 0           
Placement Density:60.37%(49273/81624)
Placement Density (including fixed std cells):60.37%(49273/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2014.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:10.4/0:18:13.4 (0.1), mem = 2014.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2014.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1251 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1251
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.986240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4780 
[NR-eGR]  MET2    (2V)         25782   7109 
[NR-eGR]  MET3    (3H)         26839      0 
[NR-eGR]  MET4    (4V)             0      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52620  11889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42227um
[NR-eGR] Total length: 52620um, number of vias: 11889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3689um, number of vias: 922
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2022.09 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
Original list had 8 cells:
INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
New trimmed list has 6 cells:
INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
Clock tree balancer configuration for clock_trees CLK SPI_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): LeafUnshield (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): TrunkUnshield (default: default)
    source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
  Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.622ns
  Slew time target (trunk):   0.622ns
  Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.286ns
  Buffer max distance: 2158.170um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
  Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for slow_corner:setup.late...
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group CLK/functional_mode:
  Sources:                     pin clk
  Total number of sinks:       322
  Delay constrained sinks:     322
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.286ns
  Insertion delay target:      2.000ns
Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
  Sources:                     pin SPI_Clk
  Total number of sinks:       46
  Delay constrained sinks:     46
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.286ns
  Insertion delay target:      2.000ns
Primary reporting skew groups are:
skew_group CLK/functional_mode with 322 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
  misc counts      : r=2, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree CLK...
      Clustering clock_tree CLK done.
      Clustering clock_tree SPI_CLK...
      Clustering clock_tree SPI_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUJI3VX16: 4 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:12 mem=2038.3M) ***
Total net bbox length = 4.290e+04 (2.382e+04 1.907e+04) (ext = 4.602e+03)
Move report: Detail placement moves 24 insts, mean move: 8.24 um, max move: 36.96 um 
	Max move on inst (spi1_conf0_asyn_reg[24]): (190.96, 105.28) --> (218.96, 114.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.3MB
Summary Report:
Instances move: 24 (out of 1221 movable)
Instances flipped: 0
Mean displacement: 8.24 um
Max displacement: 36.96 um (Instance: spi1_conf0_asyn_reg[24]) (190.96, 105.28) -> (218.96, 114.24)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Total net bbox length = 4.307e+04 (2.390e+04 1.917e+04) (ext = 4.602e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.3MB
*** Finished refinePlace (0:01:12 mem=2017.3M) ***
    ClockRefiner summary
    All clock instances: Moved 5, flipped 5 and cell swapped 0 (out of a total of 372).
    The largest move was 4.48 um for spi1_ele2_meta_reg[27].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.622pF, total=0.658pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.622ns count=1 avg=0.135ns sd=0.000ns min=0.135ns max=0.135ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.314, max=0.363, avg=0.341, sd=0.013], skew [0.049 vs 0.286], 100% {0.314, 0.363} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
    Skew group summary after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.314, max=0.363, avg=0.341, sd=0.013], skew [0.049 vs 0.286], 100% {0.314, 0.363} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.034, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 10 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1255 nets ( ignored 1249 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.785600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4788 
[NR-eGR]  MET2    (2V)         25432   6998 
[NR-eGR]  MET3    (3H)         26850     48 
[NR-eGR]  MET4    (4V)           554      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52837  11834 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43069um
[NR-eGR] Total length: 52837um, number of vias: 11834
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3906um, number of vias: 867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   376 
[NR-eGR]  MET2    (2V)          1600   443 
[NR-eGR]  MET3    (3H)          1752    48 
[NR-eGR]  MET4    (4V)           554     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         3906   867 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1670um
[NR-eGR] Total length: 3906um, number of vias: 867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3906um, number of vias: 867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2030.46 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:11.7/0:18:14.7 (0.1), mem = 2030.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 739
[NR-eGR] Read 1255 nets ( ignored 6 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1249
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1249 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.655168e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2030.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4788 
[NR-eGR]  MET2    (2V)         25571   6963 
[NR-eGR]  MET3    (3H)         26863     48 
[NR-eGR]  MET4    (4V)           554      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52988  11799 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43069um
[NR-eGR] Total length: 52988um, number of vias: 11799
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2030.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:11.7/0:18:14.7 (0.1), mem = 2030.5M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aska_dig' of instances=1221 and nets=1282 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2030.465M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
    cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
    wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUJI3VX16: 4 
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
  Skew group summary after clustering cong repair call:
    skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
    skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
      wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.627pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=295.960um, leaf=3606.120um, total=3902.080um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.622ns count=1 avg=0.143ns sd=0.000ns min=0.143ns max=0.143ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.027ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361, avg=0.343, sd=0.010], skew [0.045 vs 0.286], 100% {0.316, 0.361} (wid=0.052 ws=0.044) (gid=0.324 gs=0.016)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361, avg=0.343, sd=0.010], skew [0.045 vs 0.286], 100% {0.316, 0.361} (wid=0.052 ws=0.044) (gid=0.324 gs=0.016)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.627pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=295.960um, leaf=3606.120um, total=3902.080um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.622ns count=1 avg=0.143ns sd=0.000ns min=0.143ns max=0.143ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.027ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361], skew [0.045 vs 0.286]
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361], skew [0.045 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
      wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
      wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
      wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559, avg=0.528, sd=0.017], skew [0.057 vs 0.286], 100% {0.503, 0.559} (wid=0.048 ws=0.036) (gid=0.527 gs=0.036)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559, avg=0.528, sd=0.017], skew [0.057 vs 0.286], 100% {0.503, 0.559} (wid=0.048 ws=0.036) (gid=0.527 gs=0.036)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 3.203ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 7 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
          cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
          wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
          cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
          wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
          cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
          wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
          hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
          cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
          wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
          hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Legalizer API calls during this step: 539 succeeded with high effort: 539 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
    cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
    wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
    hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
          cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
          wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
          hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
    Skew group summary after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017, avg=1.997, sd=0.012], skew [0.042 vs 0.286], 100% {1.975, 2.017} (wid=0.056 ws=0.037) (gid=1.976 gs=0.021)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017, avg=1.997, sd=0.012], skew [0.042 vs 0.286], 100% {1.975, 2.017} (wid=0.056 ws=0.037) (gid=1.976 gs=0.021)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005, avg=1.992, sd=0.013], skew [0.043 vs 0.286], 100% {1.961, 2.005} (wid=0.073 ws=0.043) (gid=1.932 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.7)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
    cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
    wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
    hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
  Primary reporting skew groups before polishing:
    skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
  Skew group summary before polishing:
    skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=2.002], skew [0.043 vs 0.286]
  Merging balancing drivers for power...
    Tried: 14 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=2.002], skew [0.043 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
      wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
      hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018, avg=1.998, sd=0.012], skew [0.042 vs 0.286], 100% {1.976, 2.018} (wid=0.056 ws=0.036) (gid=1.977 gs=0.021)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018, avg=1.998, sd=0.012], skew [0.042 vs 0.286], 100% {1.976, 2.018} (wid=0.056 ws=0.036) (gid=1.977 gs=0.021)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=2.002, avg=1.990, sd=0.013], skew [0.043 vs 0.286], 100% {1.959, 2.002} (wid=0.072 ws=0.043) (gid=1.930 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.619pF, total=0.891pF
      wire lengths     : top=0.000um, trunk=1649.520um, leaf=3547.610um, total=5197.130um
      hp wire lengths  : top=0.000um, trunk=1139.600um, leaf=1451.800um, total=2591.400um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.622ns count=8 avg=0.298ns sd=0.184ns min=0.058ns max=0.520ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.506ns sd=0.057ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.863, max=1.902, avg=1.890, sd=0.013], skew [0.039 vs 0.286], 100% {1.863, 1.902} (wid=0.052 ws=0.039) (gid=1.849 gs=0.000)
    Legalizer API calls during this step: 404 succeeded with high effort: 404 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=1.429pF fall=1.448pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.619pF, total=0.891pF
      wire lengths     : top=0.000um, trunk=1649.520um, leaf=3547.610um, total=5197.130um
      hp wire lengths  : top=0.000um, trunk=1139.600um, leaf=1451.800um, total=2591.400um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.622ns count=8 avg=0.298ns sd=0.184ns min=0.058ns max=0.520ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.506ns sd=0.057ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.863, max=1.902, avg=1.890, sd=0.013], skew [0.039 vs 0.286], 100% {1.863, 1.902} (wid=0.052 ws=0.039) (gid=1.849 gs=0.000)
    Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.619pF, total=0.891pF
      wire lengths     : top=0.000um, trunk=1649.520um, leaf=3547.610um, total=5197.130um
      hp wire lengths  : top=0.000um, trunk=1139.600um, leaf=1451.800um, total=2591.400um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.622ns count=8 avg=0.298ns sd=0.184ns min=0.058ns max=0.520ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.506ns sd=0.057ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
    Skew group summary after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.863, max=1.902, avg=1.890, sd=0.013], skew [0.039 vs 0.286], 100% {1.863, 1.902} (wid=0.052 ws=0.039) (gid=1.849 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=7, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=42, accepted=1
        Max accepted move=19.600um, total accepted move=19.600um, average move=19.600um
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=9, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=42, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=6, computed=5, moveTooSmall=12, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=1
        Max accepted move=5.040um, total accepted move=5.040um, average move=5.040um
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=6, computed=5, moveTooSmall=12, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=20, accepted=1
        Max accepted move=2.240um, total accepted move=2.240um, average move=2.240um
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=10, computed=1, moveTooSmall=0, resolved=0, predictFail=24, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
        cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.616pF, total=0.887pF
        wire lengths     : top=0.000um, trunk=1645.650um, leaf=3534.725um, total=5180.375um
        hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.622ns count=8 avg=0.296ns sd=0.183ns min=0.058ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.505ns sd=0.058ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.896, avg=1.884, sd=0.013], skew [0.039 vs 0.286], 100% {1.857, 1.896} (wid=0.052 ws=0.039) (gid=1.843 gs=0.000)
      Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 1 , Constraints Broken = 9 , CannotMove = 3 , Illegal = 1 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
      cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.270pF, leaf=0.616pF, total=0.886pF
      wire lengths     : top=0.000um, trunk=1640.610um, leaf=3534.725um, total=5175.335um
      hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.622ns count=8 avg=0.296ns sd=0.183ns min=0.058ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.504ns sd=0.058ns min=0.471ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.851, max=1.889, avg=1.877, sd=0.013], skew [0.038 vs 0.286], 100% {1.851, 1.889} (wid=0.051 ws=0.038) (gid=1.837 gs=0.000)
    Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=2.315pF fall=2.334pF), of which (rise=0.886pF fall=0.886pF) is wire, and (rise=1.429pF fall=1.448pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 11 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:13 mem=2030.7M) ***
Total net bbox length = 4.447e+04 (2.450e+04 1.997e+04) (ext = 5.038e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2030.7MB
Summary Report:
Instances move: 0 (out of 1228 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.447e+04 (2.450e+04 1.997e+04) (ext = 5.038e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2030.7MB
*** Finished refinePlace (0:01:13 mem=2030.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
  Restoring pStatusCts on 11 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:01.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 13 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 10 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1262 nets ( ignored 1249 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 13 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.160960e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4802 
[NR-eGR]  MET2    (2V)         25596   6982 
[NR-eGR]  MET3    (3H)         27474     61 
[NR-eGR]  MET4    (4V)          1339      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54409  11845 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44467um
[NR-eGR] Total length: 54409um, number of vias: 11845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5327um, number of vias: 913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   390 
[NR-eGR]  MET2    (2V)          1625   462 
[NR-eGR]  MET3    (3H)          2363    61 
[NR-eGR]  MET4    (4V)          1339     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         5327   913 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3067um
[NR-eGR] Total length: 5327um, number of vias: 913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5327um, number of vias: 913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2030.68 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aska_dig' of instances=1228 and nets=1289 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2030.676M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_corner:setup.late...
        Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
          cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
          wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
          hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
        Skew group summary eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
          skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775, avg=1.763, sd=0.013], skew [0.037 vs 0.286], 100% {1.738, 1.775} (wid=0.052 ws=0.037) (gid=1.723 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
            sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
            misc counts      : r=2, pp=0
            cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
            cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
            sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
            wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
            hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
            skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775], skew [0.037 vs 0.286]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 8, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 4
          CCOpt-eGRPC Downsizing: considered: 8, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 7, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
            sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
            misc counts      : r=2, pp=0
            cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
            cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
            sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
            wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
            hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
            skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775], skew [0.037 vs 0.286]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
            sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
            misc counts      : r=2, pp=0
            cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
            cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
            sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
            wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
            hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
            skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775], skew [0.037 vs 0.286]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
          cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
          wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
          hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
        Skew group summary before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
          skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775, avg=1.763, sd=0.013], skew [0.037 vs 0.286], 100% {1.738, 1.775} (wid=0.052 ws=0.037) (gid=1.723 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 11 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:14 mem=2030.8M) ***
Total net bbox length = 4.447e+04 (2.450e+04 1.997e+04) (ext = 5.038e+03)
Move report: Detail placement moves 18 insts, mean move: 4.98 um, max move: 13.44 um 
	Max move on inst (g16730__2346): (199.36, 199.36) --> (185.92, 199.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.9MB
Summary Report:
Instances move: 18 (out of 1228 movable)
Instances flipped: 0
Mean displacement: 4.98 um
Max displacement: 13.44 um (Instance: g16730__2346) (199.36, 199.36) -> (185.92, 199.36)
	Length: 9 sites, height: 1 rows, site name: core_ji3v, cell type: AO22JI3VX1
Total net bbox length = 4.451e+04 (2.453e+04 1.998e+04) (ext = 5.038e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.9MB
*** Finished refinePlace (0:01:14 mem=2017.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
  Restoring pStatusCts on 11 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 13 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 10 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1262 nets ( ignored 1249 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 13 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.160960e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4802 
[NR-eGR]  MET2    (2V)         25596   6982 
[NR-eGR]  MET3    (3H)         27474     61 
[NR-eGR]  MET4    (4V)          1339      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54409  11845 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44512um
[NR-eGR] Total length: 54409um, number of vias: 11845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5327um, number of vias: 913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   390 
[NR-eGR]  MET2    (2V)          1625   462 
[NR-eGR]  MET3    (3H)          2363    61 
[NR-eGR]  MET4    (4V)          1339     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         5327   913 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3067um
[NR-eGR] Total length: 5327um, number of vias: 913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5327um, number of vias: 913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2022.89 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 13 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
-routeAntennaCellName ""
-routeInsertAntennaDiode false
-routeInsertDiodeForClockNets false
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=07/15 18:35:50, mem=1534.1M)

globalDetailRoute

#Start globalDetailRoute on Mon Jul 15 18:35:50 2024
#
#num needed restored net=0
#need_extraction net=0 (total=1289)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 5327 um.
#Total half perimeter of net bounding box = 3087 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 1625 um.
#Total wire length on LAYER MET3 = 2363 um.
#Total wire length on LAYER MET4 = 1339 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 913
#Up-Via Summary (total 913):
#           
#-----------------------
# MET1              390
# MET2              462
# MET3               61
#-----------------------
#                   913 
#
#Start routing data preparation on Mon Jul 15 18:35:50 2024
#
#VS-NDR VOLTAGE_SPACING_0 is found to be trivial
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1287 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.14 (MB), peak = 1624.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1547.31 (MB), peak = 1624.95 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1287 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             611 ( 47.4%)
#          3             445 ( 34.5%)
#          4              63 (  4.9%)
#          5              46 (  3.6%)
#          6              21 (  1.6%)
#          7              36 (  2.8%)
#          8               5 (  0.4%)
#          9               2 (  0.2%)
#  10  -  19              10 (  0.8%)
#  20  -  29               2 (  0.2%)
#  30  -  39               5 (  0.4%)
#  40  -  49               4 (  0.3%)
#  50  -  59               2 (  0.2%)
#  60  -  69               2 (  0.2%)
#  70  -  79               5 (  0.4%)
#  80  -  89               3 (  0.2%)
#     >=2000               0 (  0.0%)
#
#Total: 1289 nets, 1262 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           13 ( 1.0%)
#  Clock                         13
#  Prefer layer range            13
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#           2 MET2           4 MET4            13 (  1.0%)
#
#13 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.17 (MB)
#Total memory = 1551.42 (MB)
#Peak memory = 1624.95 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Wire/Via statistics after line assignment ...
#Total wire length = 5326 um.
#Total half perimeter of net bounding box = 3087 um.
#Total wire length on LAYER MET1 = 22 um.
#Total wire length on LAYER MET2 = 1655 um.
#Total wire length on LAYER MET3 = 2304 um.
#Total wire length on LAYER MET4 = 1346 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 811
#Up-Via Summary (total 811):
#           
#-----------------------
# MET1              390
# MET2              364
# MET3               57
#-----------------------
#                   811 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.49 (MB)
#Total memory = 1549.60 (MB)
#Peak memory = 1624.95 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1287 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1287 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1287 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1287 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 121
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         47       74      121
#	Totals       47       74      121
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1555.62 (MB), peak = 1624.95 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.37 (MB), peak = 1624.95 (MB)
#Complete Detail Routing.
#Total wire length = 5847 um.
#Total half perimeter of net bounding box = 3087 um.
#Total wire length on LAYER MET1 = 1 um.
#Total wire length on LAYER MET2 = 1958 um.
#Total wire length on LAYER MET3 = 2457 um.
#Total wire length on LAYER MET4 = 1431 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 682
#Up-Via Summary (total 682):
#           
#-----------------------
# MET1              390
# MET2              233
# MET3               59
#-----------------------
#                   682 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.78 (MB)
#Total memory = 1554.38 (MB)
#Peak memory = 1624.95 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.79 (MB)
#Total memory = 1554.39 (MB)
#Peak memory = 1624.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 25.84 (MB)
#Total memory = 1559.91 (MB)
#Peak memory = 1624.95 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 15 18:35:54 2024
#
% End globalDetailRoute (date=07/15 18:35:54, total cpu=0:00:04.6, real=0:00:04.0, peak res=1559.8M, current mem=1559.8M)
        NanoRoute done. (took cpu=0:00:04.7 real=0:00:04.7)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 13 net(s)
Set FIXED placed status on 11 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2050.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 815
[NR-eGR] Read 1262 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1249
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1249 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.665920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.12% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             1   4802 
[NR-eGR]  MET2    (2V)         25905   6747 
[NR-eGR]  MET3    (3H)         27677     59 
[NR-eGR]  MET4    (4V)          1431      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        55014  11608 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44512um
[NR-eGR] Total length: 55014um, number of vias: 11608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2050.77 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.8 real=0:00:04.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aska_dig' of instances=1228 and nets=1289 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2050.766M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
    cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
    wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
    hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.023ns]} avg=0.023ns sd=0.000ns sum=0.023ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.622ns count=8 avg=0.272ns sd=0.165ns min=0.056ns max=0.455ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.525ns sd=0.068ns min=0.483ns max=0.645ns {0 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {1 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=1.837, max=1.896, avg=1.863, sd=0.016], skew [0.059 vs 0.286], 100% {1.837, 1.896} (wid=0.047 ws=0.035) (gid=1.858 gs=0.035)
  Skew group summary after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=1.837, max=1.896, avg=1.863, sd=0.016], skew [0.059 vs 0.286], 100% {1.837, 1.896} (wid=0.047 ws=0.035) (gid=1.858 gs=0.035)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:04.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 7.526um^2 (3.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
        cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
        wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
        hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782], skew [0.034 vs 0.286]
      Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
        cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
        wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
        hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782], skew [0.034 vs 0.286]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
      cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
      wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
      hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
        cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
        wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
        hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 11 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:19 mem=2066.9M) ***
Total net bbox length = 4.451e+04 (2.453e+04 1.998e+04) (ext = 5.038e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2034.9MB
Summary Report:
Instances move: 0 (out of 1228 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.451e+04 (2.453e+04 1.998e+04) (ext = 5.038e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2034.9MB
*** Finished refinePlace (0:01:19 mem=2034.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
    Restoring pStatusCts on 11 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
    cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
    wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
    hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
  Skew group summary after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    11      258.406       0.113
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        11      258.406       0.113
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              368
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                368
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1660.960
  Leaf      4186.270
  Total     5847.230
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1132.880
  Leaf        1451.800
  Total       2584.680
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.113    0.240    0.353
  Leaf     1.339    0.720    2.060
  Total    1.453    0.960    2.413
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.339     0.004       0.000      0.004    0.004
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.622       8       0.275       0.168      0.056    0.475    {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
  Leaf        0.622       5       0.489       0.015      0.466    0.501    {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  BUJI3VX8    buffer      4       150.528
  BUJI3VX6    buffer      1        30.106
  BUJI3VX2    buffer      1        15.053
  BUJI3VX1    buffer      5        62.720
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode    1.835     1.885     0.049       0.286         0.035           0.032           1.866        0.012     100% {1.835, 1.885}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode        1.835     1.885     0.049       0.286         0.035           0.032           1.866        0.012     100% {1.835, 1.885}
  slow_corner:setup.late    SPI_CLK/functional_mode    1.749     1.782     0.034       0.286         0.034           0.034           1.771        0.012     100% {1.749, 1.782}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2089.65)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1262
Total number of fetched objects 1262
End delay calculation. (MEM=2148.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2148.95 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.88676
	 Executing: set_clock_latency -source -early -max -rise 0.113244 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.88676
	 Executing: set_clock_latency -source -late -max -rise 0.113244 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 2.02457
	 Executing: set_clock_latency -source -early -max -fall -0.0245659 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 2.02457
	 Executing: set_clock_latency -source -late -max -fall -0.0245659 [get_pins clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.853824
	 Executing: set_clock_latency -source -early -min -rise 1.14618 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.853824
	 Executing: set_clock_latency -source -late -min -rise 1.14618 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.981886
	 Executing: set_clock_latency -source -early -min -fall 1.01811 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.981886
	 Executing: set_clock_latency -source -late -min -fall 1.01811 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.79408
	 Executing: set_clock_latency -source -early -max -rise 0.20592 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.79408
	 Executing: set_clock_latency -source -late -max -rise 0.20592 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.94763
	 Executing: set_clock_latency -source -early -max -fall 0.052369 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.94763
	 Executing: set_clock_latency -source -late -max -fall 0.052369 [get_pins SPI_Clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.888481
	 Executing: set_clock_latency -source -early -min -rise 1.11152 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.888481
	 Executing: set_clock_latency -source -late -min -rise 1.11152 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.985278
	 Executing: set_clock_latency -source -early -min -fall 1.01472 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.985278
	 Executing: set_clock_latency -source -late -min -fall 1.01472 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
  sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
  misc counts      : r=2, pp=0
  cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
  cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
  sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
  wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
  hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
Primary reporting skew groups after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
Skew group summary after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
  skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
Runtime done. (took cpu=0:00:08.6 real=0:00:08.6)
Runtime Summary
===============
Clock Runtime:  (34%) Core CTS           3.01 (Init 0.89, Construction 0.45, Implementation 1.35, eGRPC 0.08, PostConditioning 0.10, Other 0.14)
Clock Runtime:  (58%) CTS services       5.05 (RefinePlace 0.15, EarlyGlobalClock 0.14, NanoRoute 4.66, ExtractRC 0.10, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          0.55 (Init 0.08, CongRepair/EGR-DP 0.13, TimingUpdate 0.34, Other 0.00)
Clock Runtime: (100%) Total              8.61

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:01:19.0/0:18:22.0 (0.1), mem = 2129.8M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-5067     8588  Top layer net attribute %s for net %s is...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 8605 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:01:19.0/0:18:22.1 (0.1), mem = 2129.8M
#% End ccopt_design (date=07/15 18:35:55, total cpu=0:00:08.6, real=0:00:09.0, peak res=1560.4M, current mem=1560.4M)
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1560.4M, totSessionCpu=0:01:19 **
*** optDesign #2 [begin] : totSession cpu/real = 0:01:19.0/0:18:22.1 (0.1), mem = 2037.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.0/0:18:22.1 (0.1), mem = 2037.8M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                false
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1585.9M, totSessionCpu=0:01:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2061.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2059.86)
Total number of fetched objects 1262
End delay calculation. (MEM=2103.06 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2103.06 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:20 mem=2103.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.133  |  6.025  | -0.133  |
|           TNS (ns):| -1.186  |  0.000  | -1.186  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.682%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1595.7M, totSessionCpu=0:01:20 **
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:20.1/0:18:23.2 (0.1), mem = 2073.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:20.2/0:18:23.2 (0.1), mem = 2075.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |         13 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:20.9/0:18:24.0 (0.1), mem = 2154.5M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:20.9/0:18:24.0 (0.1), mem = 2154.5M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:21.7/0:18:24.8 (0.1), mem = 2132.7M
*** Starting optimizing excluded clock nets MEM= 2132.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2132.7M) ***
*** Starting optimizing excluded clock nets MEM= 2132.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2132.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:21.7/0:18:24.8 (0.1), mem = 2132.7M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:21.8/0:18:24.9 (0.1), mem = 2132.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:21.8/0:18:24.9 (0.1), mem = 2132.8M
*info: 13 clock nets excluded
*info: 25 no-driver nets excluded.
*info: 13 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.133  TNS Slack -1.186 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|  -0.133|  -1.186|   60.68%|   0:00:00.0| 2190.1M|slow_functional_mode|  default| DAC[0]                          |
|  -0.128|  -1.304|   60.69%|   0:00:00.0| 2217.8M|slow_functional_mode|  default| up_switches[25]                 |
|   0.000|   0.000|   60.73%|   0:00:00.0| 2218.8M|                  NA|       NA| NA                              |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2218.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2218.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:22.7/0:18:25.8 (0.1), mem = 2140.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:22.8/0:18:25.9 (0.1), mem = 2194.0M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.73%|        -|   0.000|   0.000|   0:00:00.0| 2200.0M|
|   60.69%|        4|   0.000|   0.000|   0:00:00.0| 2277.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.69

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:24.3/0:18:27.4 (0.1), mem = 2277.2M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2174.12M, totSessionCpu=0:01:24).
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #2) : totSession cpu/real = 0:01:24.3/0:18:27.4 (0.1), mem = 2231.4M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.029  TNS Slack 0.000 Density 60.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.69%|        -|   0.029|   0.000|   0:00:00.0| 2231.4M|
|   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
|   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
|   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
|   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
|   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.029  TNS Slack 0.000 Density 60.69

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:25 mem=2231.4M) ***
Total net bbox length = 4.450e+04 (2.454e+04 1.996e+04) (ext = 5.038e+03)
Move report: Detail placement moves 5 insts, mean move: 5.49 um, max move: 8.40 um 
	Max move on inst (FE_OFC95_OFN3_n_7): (260.96, 109.76) --> (264.88, 105.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2218.4MB
Summary Report:
Instances move: 5 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 5.49 um
Max displacement: 8.40 um (Instance: FE_OFC95_OFN3_n_7) (260.96, 109.76) -> (264.88, 105.28)
	Length: 5 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX1
Total net bbox length = 4.449e+04 (2.454e+04 1.995e+04) (ext = 5.038e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2218.4MB
*** Finished refinePlace (0:01:25 mem=2218.4M) ***
*** maximum move = 8.40 um ***
*** Finished re-routing un-routed nets (2215.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2231.4M) ***
*** AreaOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:24.6/0:18:27.6 (0.1), mem = 2231.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2174.33M, totSessionCpu=0:01:25).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:25 mem=2174.3M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 44.5573698909356608
Move report: Detail placement moves 271 insts, mean move: 6.69 um, max move: 41.44 um 
	Max move on inst (spi1_conf1_asyn_reg[15]): (85.12, 91.84) --> (113.12, 105.28)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2145.4MB
Summary Report:
Instances move: 271 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 6.69 um
Max displacement: 41.44 um (Instance: spi1_conf1_asyn_reg[15]) (85.12, 91.84) -> (113.12, 105.28)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2145.4MB
*** Finished refinePlace (0:01:25 mem=2145.4M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2130.86)
Total number of fetched objects 1263
End delay calculation. (MEM=2190.07 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2190.07 CPU=0:00:00.2 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[NR-eGR] Read 1263 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.603648e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             1   4804 
[NR-eGR]  MET2    (2V)         23456   6486 
[NR-eGR]  MET3    (3H)         27214    343 
[NR-eGR]  MET4    (4V)          3694      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54364  11633 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43985um
[NR-eGR] Total length: 54364um, number of vias: 11633
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2133.56 MB )
Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2133.559M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #2) : totSession cpu/real = 0:01:25.4/0:18:28.5 (0.1), mem = 2168.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |         13 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:25.4/0:18:28.5 (0.1), mem = 2168.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2166.64)
Total number of fetched objects 1263
End delay calculation. (MEM=2192.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2192.3 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt: Skipping postEco DRV optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:26 mem=2208.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 9.964%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2208.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2192.3MB
Summary Report:
Instances move: 0 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2192.3MB
*** Finished refinePlace (0:01:26 mem=2192.3M) ***
Register exp ratio and priority group on 0 nets on 1263 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2158.953M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2162.98)
Total number of fetched objects 1263
End delay calculation. (MEM=2190.18 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2190.18 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:26 mem=2190.2M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1671.3M, totSessionCpu=0:01:26 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.688%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1672.0M, totSessionCpu=0:01:26 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #2 [finish] : cpu/real = 0:00:07.3/0:00:07.9 (0.9), totSession cpu/real = 0:01:26.3/0:18:29.9 (0.1), mem = 2160.4M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1626.4M, totSessionCpu=0:01:26 **
*** optDesign #3 [begin] : totSession cpu/real = 0:01:26.3/0:18:30.0 (0.1), mem = 2119.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:26.3/0:18:30.0 (0.1), mem = 2119.4M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                false
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1632.9M, totSessionCpu=0:01:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2119.4M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:27.8/0:18:31.5 (0.1), mem = 2218.4M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:29 mem=2160.4M ***
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:28.5/0:18:32.2 (0.1), mem = 2160.4M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2181.38)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1263
End delay calculation. (MEM=2195.97 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2195.97 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:29 mem=2196.0M)

Active hold views:
 fast_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:29 mem=2228.0M ***
OPTC: user 20.0
Done building hold timer [3937 node(s), 5844 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:29 mem=2228.0M ***
Restoring timing graph ...
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:29 mem=2228.0M ***

*Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.210  | -0.213  | -2.210  |
|           TNS (ns):|-233.778 | -25.174 |-208.605 |
|    Violating Paths:|   449   |   153   |   296   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.688%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1660.2M, totSessionCpu=0:01:30 **
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:30.2/0:18:33.9 (0.1), mem = 2156.1M
*** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:30.2/0:18:33.9 (0.1), mem = 2156.1M
*info: Run optDesign holdfix with 1 thread.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:30 mem=2214.3M density=60.688% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -2.211|  -233.78|     449|          0|       0(     0)|   60.69%|   0:00:00.0|  2225.3M|
|   1|  -2.211|  -233.78|     449|          0|       0(     0)|   60.69%|   0:00:00.0|  2225.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -2.211|  -233.78|     449|          0|       0(     0)|   60.69%|   0:00:00.0|  2225.3M|
|   1|  -1.459|  -157.79|     258|        148|       8(     8)|   64.98%|   0:00:01.0|  2268.4M|
|   2|  -1.380|  -133.68|     258|          3|       0(     0)|   65.05%|   0:00:00.0|  2268.4M|
|   3|  -1.304|  -108.49|     230|          2|       0(     0)|   65.10%|   0:00:00.0|  2268.4M|
|   4|  -1.243|   -94.97|     230|          1|       0(     0)|   65.12%|   0:00:00.0|  2276.9M|
|   5|  -0.861|   -91.05|     115|          1|       0(     0)|   65.14%|   0:00:00.0|  2276.9M|
|   6|  -0.354|   -33.00|     112|          1|       0(     0)|   65.17%|   0:00:00.0|  2276.9M|
|   7|  -0.275|   -24.55|     105|          1|       0(     0)|   65.19%|   0:00:00.0|  2276.9M|
|   8|  -0.639|    -5.99|      10|          2|       0(     0)|   65.22%|   0:00:00.0|  2276.9M|
|   9|  -0.427|    -3.86|      10|          1|       0(     0)|   65.31%|   0:00:00.0|  2276.9M|
|  10|  -0.343|    -3.03|      10|          1|       0(     0)|   65.32%|   0:00:00.0|  2276.9M|
|  11|   0.000|     0.00|       0|          2|       0(     0)|   65.35%|   0:00:00.0|  2276.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 163 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 8 instances resized for Phase I
*info:        in which 8 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:01:32 mem=2285.0M density=65.354% ***

*info:
*info: Added a total of 163 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           32 cells of type 'BUJI3VX0' used
*info:            3 cells of type 'BUJI3VX1' used
*info:            1 cell  of type 'BUJI3VX16' used
*info:            1 cell  of type 'BUJI3VX2' used
*info:            1 cell  of type 'BUJI3VX3' used
*info:          122 cells of type 'DLY1JI3VX1' used
*info:            2 cells of type 'DLY2JI3VX1' used
*info:            1 cell  of type 'DLY4JI3VX1' used
*info:
*info: Total 8 instances resized
*info:       in which 8 FF resizing
*info:

*** Starting refinePlace (0:01:32 mem=2271.0M) ***
Total net bbox length = 4.823e+04 (2.634e+04 2.188e+04) (ext = 5.039e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2254.9MB
Summary Report:
Instances move: 0 (out of 1381 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.823e+04 (2.634e+04 2.188e+04) (ext = 5.039e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2254.9MB
*** Finished refinePlace (0:01:32 mem=2254.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2254.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2271.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:01:32 mem=2281.0M density=65.354%) ***
**INFO: total 492 insts, 609 nets marked don't touch
**INFO: total 492 insts, 609 nets marked don't touch DB property
**INFO: total 492 insts, 609 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:31.8/0:18:35.5 (0.1), mem = 2190.9M
*** Steiner Routed Nets: 22.090%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0455
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[NR-eGR] Read 1426 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1413
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1413 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.022976e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2229.04 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1637.8M, totSessionCpu=0:01:32 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2158.32)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1426
End delay calculation. (MEM=2185.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2185.52 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:32 mem=2185.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2138.03)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1426
End delay calculation. (MEM=2197.24 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2197.24 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:33 mem=2197.2M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1673.3M, totSessionCpu=0:01:33 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #3 [finish] : cpu/real = 0:00:06.4/0:00:07.1 (0.9), totSession cpu/real = 0:01:32.7/0:18:37.0 (0.1), mem = 2160.4M
<CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: aska_dig.antenna.rpt
LEF Macro File: aska_dig.antenna.lef
Verification Complete: 3 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> zoomBox -0.49900 -71.63400 415.76400 301.01000
<CMD> zoomBox 33.72100 -29.79200 334.47100 239.44300
<CMD> zoomBox 47.20200 -12.69300 302.84000 216.15800
<CMD> zoomBox 68.35800 14.19600 253.05700 179.54100
<CMD> zoomBox 76.49400 24.59000 233.48800 165.13300
<CMD> zoomBox 89.23100 40.93300 202.66000 142.47600
<CMD> zoomBox 98.00700 53.06700 179.96100 126.43300
<CMD> zoomBox 101.10800 58.01300 170.76900 120.37400
<CMD> zoomBox 108.23600 68.54800 151.01800 106.84700
<CMD> zoomBox 112.67800 74.95500 138.95200 98.47600
<CMD> zoomBox 115.48400 78.92800 131.62100 93.37400
<CMD> zoomBox 116.72300 80.68300 128.38300 91.12100
<CMD> zoomBox 117.20600 81.36800 127.11800 90.24100
<CMD> zoomBox 117.61800 81.95100 126.04300 89.49300
<CMD> selectMarker 119.4200 85.2100 120.2600 85.5900 4 2 43
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 121.16 79.67 123.0 81.05
<CMD> zoomBox 118.92 84.71 120.76 86.09
<CMD> zoomBox 121.16 79.67 123.0 81.05
<CMD> zoomBox 118.92 84.71 120.76 86.09
<CMD> zoomBox 118.92 84.71 120.76 86.09
<CMD> zoomBox 118.92 84.71 120.76 86.09
<CMD> zoomBox 263.96 219.11 265.8 220.49
<CMD> zoomBox 263.77300 218.83600 265.93800 220.77400
<CMD> zoomBox 263.55300 218.67200 266.10000 220.95200
<CMD> zoomBox 263.29400 218.48000 266.29100 221.16300
<CMD> zoomBox 262.98900 218.25400 266.51600 221.41100
<CMD> zoomBox 262.63100 217.99200 266.78000 221.70600
<CMD> zoomBox 262.21000 217.63600 267.09200 222.00600
<CMD> zoomBox 260.44700 216.14600 268.39800 223.26400
<CMD> zoomBox 259.62700 215.48900 268.98100 223.86300
<CMD> zoomBox 258.66400 214.71600 269.66900 224.56800
<CMD> getCTSMode -engine -quiet
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1643.6M, totSessionCpu=0:01:40 **
*** optDesign #4 [begin] : totSession cpu/real = 0:01:39.8/0:22:32.2 (0.1), mem = 2133.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:39.8/0:22:32.2 (0.1), mem = 2133.4M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoHoldViews                         { fast_functional_mode}
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -autoViewHoldTargetSlack               0
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                false
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1651.3M, totSessionCpu=0:01:41 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2135.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1645.2M, totSessionCpu=0:01:41 **
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:00.9 (1.0), totSession cpu/real = 0:01:40.8/0:22:33.1 (0.1), mem = 2133.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:40.8/0:22:33.2 (0.1), mem = 2135.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |         13 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #4) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:41.6/0:22:33.9 (0.1), mem = 2213.5M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:41.6/0:22:33.9 (0.1), mem = 2213.5M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:42.4/0:22:34.7 (0.1), mem = 2190.7M
*** Starting optimizing excluded clock nets MEM= 2190.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2190.7M) ***
*** Starting optimizing excluded clock nets MEM= 2190.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2190.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:42.4/0:22:34.7 (0.1), mem = 2190.7M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:42.5/0:22:34.9 (0.1), mem = 2190.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:42.5/0:22:34.9 (0.1), mem = 2190.8M
*info: 13 clock nets excluded
*info: 25 no-driver nets excluded.
*info: 13 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|   0.000|   0.000|   65.35%|   0:00:00.0| 2248.1M|slow_functional_mode|       NA| NA                              |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:43.3/0:22:35.7 (0.1), mem = 2189.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:43.4/0:22:35.7 (0.1), mem = 2242.2M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   65.35%|        -|   0.000|   0.000|   0:00:00.0| 2248.2M|
|   60.85%|      158|   0.000|   0.000|   0:00:02.0| 2318.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.85

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:45.4/0:22:37.8 (0.1), mem = 2318.4M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2220.37M, totSessionCpu=0:01:45).
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #4) : totSession cpu/real = 0:01:45.4/0:22:37.8 (0.1), mem = 2277.6M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.025  TNS Slack 0.000 Density 60.85
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.85%|        -|   0.025|   0.000|   0:00:00.0| 2277.6M|
|   60.85%|        0|   0.025|   0.000|   0:00:00.0| 2277.6M|
|   60.85%|        0|   0.025|   0.000|   0:00:00.0| 2277.6M|
|   60.82%|        2|   0.025|   0.000|   0:00:00.0| 2296.7M|
|   60.69%|       10|   0.025|   0.000|   0:00:00.0| 2297.7M|
|   60.69%|        0|   0.025|   0.000|   0:00:00.0| 2297.7M|
|   60.69%|        0|   0.025|   0.000|   0:00:00.0| 2297.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.025  TNS Slack 0.000 Density 60.69

Number of times islegalLocAvaiable called = 18 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:46 mem=2297.7M) ***
Total net bbox length = 4.440e+04 (2.442e+04 1.998e+04) (ext = 5.019e+03)
Move report: Detail placement moves 23 insts, mean move: 4.67 um, max move: 9.52 um 
	Max move on inst (FE_OFC104_n_7): (193.76, 114.24) --> (188.72, 118.72)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2284.7MB
Summary Report:
Instances move: 23 (out of 1223 movable)
Instances flipped: 0
Mean displacement: 4.67 um
Max displacement: 9.52 um (Instance: FE_OFC104_n_7) (193.76, 114.24) -> (188.72, 118.72)
	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX2
Total net bbox length = 4.446e+04 (2.444e+04 2.002e+04) (ext = 5.019e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2284.7MB
*** Finished refinePlace (0:01:46 mem=2284.7M) ***
*** maximum move = 9.52 um ***
*** Finished re-routing un-routed nets (2281.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2297.7M) ***
*** AreaOpt #2 [finish] (optDesign #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:45.8/0:22:38.1 (0.1), mem = 2297.7M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2221.66M, totSessionCpu=0:01:46).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:46 mem=2221.7M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 44.6028627676132601
Move report: Detail placement moves 100 insts, mean move: 6.19 um, max move: 24.08 um 
	Max move on inst (FE_OFC126_FE_PHN91_SPI_CS): (250.88, 185.92) --> (261.52, 199.36)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2192.7MB
Summary Report:
Instances move: 100 (out of 1223 movable)
Instances flipped: 0
Mean displacement: 6.19 um
Max displacement: 24.08 um (Instance: FE_OFC126_FE_PHN91_SPI_CS) (250.88, 185.92) -> (261.52, 199.36)
	Length: 3 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX1
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2192.7MB
*** Finished refinePlace (0:01:46 mem=2192.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2178.2)
Total number of fetched objects 1268
End delay calculation. (MEM=2237.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2237.41 CPU=0:00:00.2 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[NR-eGR] Read 1268 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1255
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1255 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.645760e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.08%)   ( 0.08%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             1   4814 
[NR-eGR]  MET2    (2V)         23676   6405 
[NR-eGR]  MET3    (3H)         27442    362 
[NR-eGR]  MET4    (4V)          3663      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54781  11581 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44351um
[NR-eGR] Total length: 54781um, number of vias: 11581
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2181.89 MB )
Extraction called for design 'aska_dig' of instances=1234 and nets=1295 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2181.895M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #4) : totSession cpu/real = 0:01:46.5/0:22:38.9 (0.1), mem = 2217.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |         13 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #4) : cpu/real = 0:00:00.0/0:00:00.0 (3.0), totSession cpu/real = 0:01:46.5/0:22:38.9 (0.1), mem = 2217.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2214.98)
Total number of fetched objects 1268
End delay calculation. (MEM=2240.64 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2240.64 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt: Skipping postEco DRV optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:47 mem=2256.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 9.947%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2256.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2240.6MB
Summary Report:
Instances move: 0 (out of 1223 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2240.6MB
*** Finished refinePlace (0:01:47 mem=2240.6M) ***
Register exp ratio and priority group on 0 nets on 1268 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aska_dig' of instances=1234 and nets=1295 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2207.289M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2211.31)
Total number of fetched objects 1268
End delay calculation. (MEM=2238.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2238.52 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:47 mem=2238.5M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1716.1M, totSessionCpu=0:01:47 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.695%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1716.8M, totSessionCpu=0:01:47 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #4 [finish] : cpu/real = 0:00:07.5/0:00:08.0 (0.9), totSession cpu/real = 0:01:47.3/0:22:40.2 (0.1), mem = 2210.7M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1671.4M, totSessionCpu=0:01:48 **
*** optDesign #5 [begin] : totSession cpu/real = 0:01:47.5/0:22:47.3 (0.1), mem = 2178.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:47.5/0:22:47.3 (0.1), mem = 2178.7M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                false
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1678.0M, totSessionCpu=0:01:48 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2178.7M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:49.1/0:22:48.9 (0.1), mem = 2269.9M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:50 mem=2212.9M ***
*** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:49.8/0:22:49.6 (0.1), mem = 2212.9M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2233.9)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1268
End delay calculation. (MEM=2248.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2248.49 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:50 mem=2248.5M)

Active hold views:
 fast_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:50 mem=2280.5M ***
OPTC: user 20.0
Done building hold timer [3973 node(s), 5908 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:50 mem=2280.5M ***
Restoring timing graph ...
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:51 mem=2299.0M ***

*Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.212  | -0.213  | -2.212  |
|           TNS (ns):|-261.551 | -25.111 |-236.439 |
|    Violating Paths:|   531   |   150   |   381   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.695%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1714.7M, totSessionCpu=0:01:51 **
*** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:51.5/0:22:51.3 (0.1), mem = 2235.1M
*** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:51.5/0:22:51.3 (0.1), mem = 2235.1M
*info: Run optDesign holdfix with 1 thread.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:01:52 mem=2292.3M density=60.695% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -2.212|  -261.55|     531|          0|       0(     0)|   60.69%|   0:00:00.0|  2302.3M|
|   1|  -2.212|  -261.55|     531|          0|       0(     0)|   60.69%|   0:00:00.0|  2302.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -2.212|  -261.55|     531|          0|       0(     0)|   60.69%|   0:00:00.0|  2302.3M|
|   1|  -1.111|   -85.66|     273|        145|       8(     8)|   64.95%|   0:00:01.0|  2321.4M|
|   2|  -0.634|   -42.14|      82|          3|       0(     0)|   65.01%|   0:00:00.0|  2321.4M|
|   3|  -0.551|   -34.94|      82|          2|       0(     0)|   65.04%|   0:00:00.0|  2321.4M|
|   4|  -0.257|   -30.00|     227|          2|       0(     0)|   65.07%|   0:00:00.0|  2321.4M|
|   5|  -0.083|    -1.35|      24|          2|       0(     0)|   65.18%|   0:00:00.0|  2321.4M|
|   6|  -0.006|    -0.03|       5|          2|       0(     0)|   65.21%|   0:00:00.0|  2321.4M|
|   7|   0.000|     0.00|       0|          1|       0(     0)|   65.23%|   0:00:00.0|  2321.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 157 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 8 instances resized for Phase I
*info:        in which 8 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:01:53 mem=2331.4M density=65.225% ***

*info:
*info: Added a total of 157 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           29 cells of type 'BUJI3VX0' used
*info:            3 cells of type 'BUJI3VX1' used
*info:            1 cell  of type 'BUJI3VX16' used
*info:          123 cells of type 'DLY1JI3VX1' used
*info:            1 cell  of type 'DLY4JI3VX1' used
*info:
*info: Total 8 instances resized
*info:       in which 8 FF resizing
*info:

*** Starting refinePlace (0:01:53 mem=2317.4M) ***
Total net bbox length = 4.780e+04 (2.607e+04 2.173e+04) (ext = 5.001e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2301.4MB
Summary Report:
Instances move: 0 (out of 1380 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.780e+04 (2.607e+04 2.173e+04) (ext = 5.001e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2301.4MB
*** Finished refinePlace (0:01:53 mem=2301.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2301.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2317.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:01:53 mem=2327.4M density=65.225%) ***
**INFO: total 632 insts, 617 nets marked don't touch
**INFO: total 632 insts, 617 nets marked don't touch DB property
**INFO: total 632 insts, 617 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:52.6/0:22:52.4 (0.1), mem = 2238.4M
*** Steiner Routed Nets: 21.614%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0455
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[NR-eGR] Read 1425 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1412
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1412 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.989824e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.08%)   ( 0.08%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2276.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1678.7M, totSessionCpu=0:01:53 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2215.03)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1425
End delay calculation. (MEM=2242.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2242.23 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:53 mem=2242.2M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2191.74)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1425
End delay calculation. (MEM=2250.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2250.95 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:53 mem=2251.0M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.034  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.225%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1711.4M, totSessionCpu=0:01:54 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #5 [finish] : cpu/real = 0:00:06.1/0:00:06.7 (0.9), totSession cpu/real = 0:01:53.6/0:22:54.0 (0.1), mem = 2213.1M
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: aska_dig.antenna.rpt
LEF Macro File: aska_dig.antenna.lef
Verification Complete: 3 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> fit
<CMD> zoomBox -84.11300 -43.57000 533.49100 269.50300
<CMD> zoomBox 256.07100 230.13700 280.21000 204.88300
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference MET4 -isVisible 1
<CMD> setLayerPreference MET4 -isVisible 0
<CMD> setLayerPreference VIA3 -isVisible 1
<CMD> setLayerPreference VIA3 -isVisible 0
<CMD> setLayerPreference VIA3 -isVisible 1
<CMD> setLayerPreference VIA3 -isVisible 0
<CMD> zoomBox 235.51200 203.51900 294.12300 233.23000

--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 18:41:52 2024
  Total CPU time:     0:01:59
  Total real time:    0:24:28
  Peak memory (main): 1728.20MB


*** Memory Usage v#1 (Current mem = 2227.160M, initial mem = 478.105M) ***
*** Message Summary: 8770 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:01:55, real=0:24:27, mem=2227.2M) ---
