module relu_tb();

    parameter N=8;

    logic valid_i, ready_o, yumi_i, valid_o;
    logic signed [N-1:0] data_i, data_o;
    logic rstb_i, clk_i;
    
    // create send and receive modules with internal memory
    // create DUT
    // create clock module
    

endmodule
