{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 03:23:36 2017 " "Info: Processing started: Fri Jun 09 03:23:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off action2 -c action2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off action2 -c action2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "action2.vhd 2 1 " "Warning: Using design file action2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 action2-behave " "Info: Found design unit 1: action2-behave" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 action2 " "Info: Found entity 1: action2" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "action2 " "Info: Elaborating entity \"action2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "action_num action2.vhd(78) " "Warning (10542): VHDL Variable Declaration warning at action2.vhd(78): used initial value expression for variable \"action_num\" because variable was never assigned a value" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 78 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "baud.vhd 2 1 " "Warning: Using design file baud.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud-behave " "Info: Found design unit 1: baud-behave" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud " "Info: Found entity 1: baud" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud baud:bd " "Info: Elaborating entity \"baud\" for hierarchy \"baud:bd\"" {  } { { "action2.vhd" "bd" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "transfer.vhd 2 1 " "Warning: Using design file transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transfer-behave " "Info: Found design unit 1: transfer-behave" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 transfer " "Info: Found entity 1: transfer" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer transfer:tran " "Info: Elaborating entity \"transfer\" for hierarchy \"transfer:tran\"" {  } { { "action2.vhd" "tran" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:bd\|cnt\[31\] Low " "Critical Warning: Register baud:bd\|cnt\[31\] will power up to Low" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:bd\|cnt\[0\] Low " "Critical Warning: Register baud:bd\|cnt\[0\] will power up to Low" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "Warning (15610): No output dependent on input pin \"x\[0\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "Warning (15610): No output dependent on input pin \"x\[1\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "Warning (15610): No output dependent on input pin \"x\[2\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "Warning (15610): No output dependent on input pin \"x\[3\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "Warning (15610): No output dependent on input pin \"x\[4\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "Warning (15610): No output dependent on input pin \"x\[5\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "Warning (15610): No output dependent on input pin \"x\[6\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "Warning (15610): No output dependent on input pin \"x\[7\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "Warning (15610): No output dependent on input pin \"y\[0\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "Warning (15610): No output dependent on input pin \"y\[1\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "Warning (15610): No output dependent on input pin \"y\[2\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[3\] " "Warning (15610): No output dependent on input pin \"y\[3\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[4\] " "Warning (15610): No output dependent on input pin \"y\[4\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "Warning (15610): No output dependent on input pin \"y\[5\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "Warning (15610): No output dependent on input pin \"y\[6\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "Warning (15610): No output dependent on input pin \"y\[7\]\"" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Info: Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "416 " "Info: Implemented 416 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 03:23:39 2017 " "Info: Processing ended: Fri Jun 09 03:23:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 03:23:39 2017 " "Info: Processing started: Fri Jun 09 03:23:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off action2 -c action2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off action2 -c action2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "action2 EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"action2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 21 " "Warning: No exact pin location assignment(s) for 17 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Info: Pin x\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[0] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[1] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[2] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[3] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[4] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[5] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[6] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { x[7] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Info: Pin y\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[0] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Info: Pin y\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[1] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Info: Pin y\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[2] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Info: Pin y\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[3] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Info: Pin y\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[4] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Info: Pin y\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[5] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Info: Pin y\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[6] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[7\] " "Info: Pin y\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { y[7] } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finished " "Info: Pin finished not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { finished } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finished } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baud:bd\|bclk " "Info: Destination node baud:bd\|bclk" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:bd|bclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud:bd\|bclk  " "Info: Automatically promoted node baud:bd\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:bd|bclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN AE5 (LVDS253p, CDPCLK2/DQS1B/CQ1B#)) " "Info: Automatically promoted node reset (placed in PIN AE5 (LVDS253p, CDPCLK2/DQS1B/CQ1B#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transfer:tran\|buf\[7\]~9 " "Info: Destination node transfer:tran\|buf\[7\]~9" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 33 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|buf[7]~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transfer:tran\|xbitcnt\[31\]~99 " "Info: Destination node transfer:tran\|xbitcnt\[31\]~99" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|xbitcnt[31]~99 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transfer:tran\|xcnt16\[4\]~17 " "Info: Destination node transfer:tran\|xcnt16\[4\]~17" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|xcnt16[4]~17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_time\[16\]~67 " "Info: Destination node wait_time\[16\]~67" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wait_time[16]~67 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buf2\[1\]~50 " "Info: Destination node buf2\[1\]~50" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[1]~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd~3 " "Info: Destination node cmd~3" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 16 1 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 16 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 52 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 49 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 44 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register transfer:tran\|txd_done register cnt\[31\] -11.081 ns " "Info: Slack time is -11.081 ns between source register \"transfer:tran\|txd_done\" and destination register \"cnt\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.412 ns + Largest register register " "Info: + Largest register to register requirement is -5.412 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.101 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk~clkctrl 2 COMB Unassigned 110 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns cnt\[31\] 3 REG Unassigned 8 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.101 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk~clkctrl 2 COMB Unassigned 110 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns cnt\[31\] 3 REG Unassigned 8 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.249 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 9.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.970 ns) 4.053 ns baud:bd\|bclk 2 REG Unassigned 1 " "Info: 2: + IC(2.229 ns) + CELL(0.970 ns) = 4.053 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.000 ns) 7.135 ns baud:bd\|bclk~clkctrl 3 COMB Unassigned 84 " "Info: 3: + IC(3.082 ns) + CELL(0.000 ns) = 7.135 ns; Loc. = Unassigned; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 9.249 ns transfer:tran\|txd_done 4 REG Unassigned 8 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 9.249 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 26.92 % ) " "Info: Total cell delay = 2.490 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 73.08 % ) " "Info: Total interconnect delay = 6.759 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.249 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 9.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.970 ns) 4.053 ns baud:bd\|bclk 2 REG Unassigned 1 " "Info: 2: + IC(2.229 ns) + CELL(0.970 ns) = 4.053 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.000 ns) 7.135 ns baud:bd\|bclk~clkctrl 3 COMB Unassigned 84 " "Info: 3: + IC(3.082 ns) + CELL(0.000 ns) = 7.135 ns; Loc. = Unassigned; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 9.249 ns transfer:tran\|txd_done 4 REG Unassigned 8 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 9.249 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 26.92 % ) " "Info: Total cell delay = 2.490 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 73.08 % ) " "Info: Total interconnect delay = 6.759 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.669 ns - Longest register register " "Info: - Longest register to register delay is 5.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.621 ns) 2.368 ns cnt\[0\]~65 2 COMB Unassigned 2 " "Info: 2: + IC(1.747 ns) + CELL(0.621 ns) = 2.368 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[0\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { transfer:tran|txd_done cnt[0]~65 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.454 ns cnt\[1\]~67 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.454 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[1\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~65 cnt[1]~67 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.540 ns cnt\[2\]~69 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.540 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[2\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~67 cnt[2]~69 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.626 ns cnt\[3\]~71 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.626 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[3\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~69 cnt[3]~71 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.712 ns cnt\[4\]~73 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.712 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[4\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~71 cnt[4]~73 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.798 ns cnt\[5\]~75 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.798 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[5\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~73 cnt[5]~75 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.884 ns cnt\[6\]~77 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.884 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[6\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~75 cnt[6]~77 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.970 ns cnt\[7\]~79 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.970 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[7\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[6]~77 cnt[7]~79 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.056 ns cnt\[8\]~81 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.056 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[8\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~79 cnt[8]~81 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.142 ns cnt\[9\]~83 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.142 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[9\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~81 cnt[9]~83 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.228 ns cnt\[10\]~85 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.228 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[10\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~83 cnt[10]~85 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.314 ns cnt\[11\]~87 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.314 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[11\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~85 cnt[11]~87 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.400 ns cnt\[12\]~89 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.400 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[12\]~89'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~87 cnt[12]~89 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.486 ns cnt\[13\]~91 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.486 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[13\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~89 cnt[13]~91 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.572 ns cnt\[14\]~93 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.572 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[14\]~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~91 cnt[14]~93 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.658 ns cnt\[15\]~95 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.658 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[15\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[14]~93 cnt[15]~95 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.851 ns cnt\[16\]~97 18 COMB Unassigned 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 3.851 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[16\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cnt[15]~95 cnt[16]~97 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.937 ns cnt\[17\]~99 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.937 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[17\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~97 cnt[17]~99 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.023 ns cnt\[18\]~101 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 4.023 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[18\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~99 cnt[18]~101 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.109 ns cnt\[19\]~103 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 4.109 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[19\]~103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~101 cnt[19]~103 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.195 ns cnt\[20\]~105 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.195 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[20\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~103 cnt[20]~105 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.281 ns cnt\[21\]~107 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.281 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[21\]~107'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~105 cnt[21]~107 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.367 ns cnt\[22\]~109 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.367 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[22\]~109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~107 cnt[22]~109 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.453 ns cnt\[23\]~111 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[23\]~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[22]~109 cnt[23]~111 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.539 ns cnt\[24\]~113 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.539 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[24\]~113'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~111 cnt[24]~113 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.625 ns cnt\[25\]~115 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.625 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[25\]~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~113 cnt[25]~115 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.711 ns cnt\[26\]~117 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[26\]~117'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~115 cnt[26]~117 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.797 ns cnt\[27\]~119 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[27\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~117 cnt[27]~119 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.883 ns cnt\[28\]~121 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[28\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~119 cnt[28]~121 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.969 ns cnt\[29\]~123 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.969 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt\[29\]~123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~121 cnt[29]~123 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.055 ns cnt\[30\]~125 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 5.055 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cnt\[30\]~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~123 cnt[30]~125 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.561 ns cnt\[31\]~126 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cnt\[31\]~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~125 cnt[31]~126 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.669 ns cnt\[31\] 34 REG Unassigned 8 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~126 cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 67.30 % ) " "Info: Total cell delay = 3.815 ns ( 67.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 32.70 % ) " "Info: Total interconnect delay = 1.854 ns ( 32.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.669 ns register register " "Info: Estimated most critical path is register to register delay of 5.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LAB_X53_Y23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X53_Y23; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.621 ns) 2.368 ns cnt\[0\]~65 2 COMB LAB_X60_Y23 2 " "Info: 2: + IC(1.747 ns) + CELL(0.621 ns) = 2.368 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[0\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { transfer:tran|txd_done cnt[0]~65 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.454 ns cnt\[1\]~67 3 COMB LAB_X60_Y23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.454 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[1\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~65 cnt[1]~67 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.540 ns cnt\[2\]~69 4 COMB LAB_X60_Y23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.540 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[2\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~67 cnt[2]~69 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.626 ns cnt\[3\]~71 5 COMB LAB_X60_Y23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.626 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[3\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~69 cnt[3]~71 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.712 ns cnt\[4\]~73 6 COMB LAB_X60_Y23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.712 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[4\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~71 cnt[4]~73 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.798 ns cnt\[5\]~75 7 COMB LAB_X60_Y23 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.798 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[5\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~73 cnt[5]~75 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.884 ns cnt\[6\]~77 8 COMB LAB_X60_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.884 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[6\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~75 cnt[6]~77 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.970 ns cnt\[7\]~79 9 COMB LAB_X60_Y23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.970 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[7\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[6]~77 cnt[7]~79 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.056 ns cnt\[8\]~81 10 COMB LAB_X60_Y23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.056 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[8\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~79 cnt[8]~81 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.142 ns cnt\[9\]~83 11 COMB LAB_X60_Y23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.142 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[9\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~81 cnt[9]~83 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.228 ns cnt\[10\]~85 12 COMB LAB_X60_Y23 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.228 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[10\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~83 cnt[10]~85 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.314 ns cnt\[11\]~87 13 COMB LAB_X60_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.314 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[11\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~85 cnt[11]~87 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.400 ns cnt\[12\]~89 14 COMB LAB_X60_Y23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.400 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[12\]~89'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~87 cnt[12]~89 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.486 ns cnt\[13\]~91 15 COMB LAB_X60_Y23 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.486 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[13\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~89 cnt[13]~91 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.572 ns cnt\[14\]~93 16 COMB LAB_X60_Y23 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.572 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[14\]~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~91 cnt[14]~93 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.658 ns cnt\[15\]~95 17 COMB LAB_X60_Y23 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.658 ns; Loc. = LAB_X60_Y23; Fanout = 2; COMB Node = 'cnt\[15\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[14]~93 cnt[15]~95 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.851 ns cnt\[16\]~97 18 COMB LAB_X60_Y22 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 3.851 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[16\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cnt[15]~95 cnt[16]~97 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.937 ns cnt\[17\]~99 19 COMB LAB_X60_Y22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.937 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[17\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~97 cnt[17]~99 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.023 ns cnt\[18\]~101 20 COMB LAB_X60_Y22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 4.023 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[18\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~99 cnt[18]~101 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.109 ns cnt\[19\]~103 21 COMB LAB_X60_Y22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 4.109 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[19\]~103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~101 cnt[19]~103 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.195 ns cnt\[20\]~105 22 COMB LAB_X60_Y22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.195 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[20\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~103 cnt[20]~105 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.281 ns cnt\[21\]~107 23 COMB LAB_X60_Y22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.281 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[21\]~107'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~105 cnt[21]~107 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.367 ns cnt\[22\]~109 24 COMB LAB_X60_Y22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.367 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[22\]~109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~107 cnt[22]~109 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.453 ns cnt\[23\]~111 25 COMB LAB_X60_Y22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.453 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[23\]~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[22]~109 cnt[23]~111 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.539 ns cnt\[24\]~113 26 COMB LAB_X60_Y22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.539 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[24\]~113'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~111 cnt[24]~113 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.625 ns cnt\[25\]~115 27 COMB LAB_X60_Y22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.625 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[25\]~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~113 cnt[25]~115 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.711 ns cnt\[26\]~117 28 COMB LAB_X60_Y22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.711 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[26\]~117'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~115 cnt[26]~117 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.797 ns cnt\[27\]~119 29 COMB LAB_X60_Y22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.797 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[27\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~117 cnt[27]~119 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.883 ns cnt\[28\]~121 30 COMB LAB_X60_Y22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.883 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[28\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~119 cnt[28]~121 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.969 ns cnt\[29\]~123 31 COMB LAB_X60_Y22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.969 ns; Loc. = LAB_X60_Y22; Fanout = 2; COMB Node = 'cnt\[29\]~123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~121 cnt[29]~123 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.055 ns cnt\[30\]~125 32 COMB LAB_X60_Y22 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 5.055 ns; Loc. = LAB_X60_Y22; Fanout = 1; COMB Node = 'cnt\[30\]~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~123 cnt[30]~125 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.561 ns cnt\[31\]~126 33 COMB LAB_X60_Y22 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.561 ns; Loc. = LAB_X60_Y22; Fanout = 1; COMB Node = 'cnt\[31\]~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~125 cnt[31]~126 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.669 ns cnt\[31\] 34 REG LAB_X60_Y22 8 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.669 ns; Loc. = LAB_X60_Y22; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~126 cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 67.30 % ) " "Info: Total cell delay = 3.815 ns ( 67.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 32.70 % ) " "Info: Total interconnect delay = 1.854 ns ( 32.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y13 X59_Y25 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Info: Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "finished 0 " "Info: Pin \"finished\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/vhdl/red_packet_robot/action2/action2.fit.smsg " "Info: Generated suppressed messages file D:/code/vhdl/red_packet_robot/action2/action2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Info: Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 03:23:49 2017 " "Info: Processing ended: Fri Jun 09 03:23:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 03:23:50 2017 " "Info: Processing started: Fri Jun 09 03:23:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off action2 -c action2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off action2 -c action2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 03:23:55 2017 " "Info: Processing ended: Fri Jun 09 03:23:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 03:23:56 2017 " "Info: Processing started: Fri Jun 09 03:23:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off action2 -c action2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off action2 -c action2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:bd\|bclk " "Info: Detected ripple clock \"baud:bd\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:bd\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register transfer:tran\|txd_done register cnt\[31\] 85.52 MHz 11.693 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.52 MHz between source register \"transfer:tran\|txd_done\" and destination register \"cnt\[31\]\" (period= 11.693 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.570 ns + Longest register register " "Info: + Longest register to register delay is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LCFF_X53_Y23_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y23_N5; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.596 ns) 2.079 ns cnt\[0\]~65 2 COMB LCCOMB_X60_Y23_N0 2 " "Info: 2: + IC(1.483 ns) + CELL(0.596 ns) = 2.079 ns; Loc. = LCCOMB_X60_Y23_N0; Fanout = 2; COMB Node = 'cnt\[0\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { transfer:tran|txd_done cnt[0]~65 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.165 ns cnt\[1\]~67 3 COMB LCCOMB_X60_Y23_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.165 ns; Loc. = LCCOMB_X60_Y23_N2; Fanout = 2; COMB Node = 'cnt\[1\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~65 cnt[1]~67 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.251 ns cnt\[2\]~69 4 COMB LCCOMB_X60_Y23_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.251 ns; Loc. = LCCOMB_X60_Y23_N4; Fanout = 2; COMB Node = 'cnt\[2\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~67 cnt[2]~69 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.337 ns cnt\[3\]~71 5 COMB LCCOMB_X60_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.337 ns; Loc. = LCCOMB_X60_Y23_N6; Fanout = 2; COMB Node = 'cnt\[3\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~69 cnt[3]~71 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.423 ns cnt\[4\]~73 6 COMB LCCOMB_X60_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.423 ns; Loc. = LCCOMB_X60_Y23_N8; Fanout = 2; COMB Node = 'cnt\[4\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~71 cnt[4]~73 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.509 ns cnt\[5\]~75 7 COMB LCCOMB_X60_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.509 ns; Loc. = LCCOMB_X60_Y23_N10; Fanout = 2; COMB Node = 'cnt\[5\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~73 cnt[5]~75 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.595 ns cnt\[6\]~77 8 COMB LCCOMB_X60_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.595 ns; Loc. = LCCOMB_X60_Y23_N12; Fanout = 2; COMB Node = 'cnt\[6\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~75 cnt[6]~77 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.785 ns cnt\[7\]~79 9 COMB LCCOMB_X60_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.785 ns; Loc. = LCCOMB_X60_Y23_N14; Fanout = 2; COMB Node = 'cnt\[7\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[6]~77 cnt[7]~79 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.871 ns cnt\[8\]~81 10 COMB LCCOMB_X60_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.871 ns; Loc. = LCCOMB_X60_Y23_N16; Fanout = 2; COMB Node = 'cnt\[8\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~79 cnt[8]~81 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.957 ns cnt\[9\]~83 11 COMB LCCOMB_X60_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.957 ns; Loc. = LCCOMB_X60_Y23_N18; Fanout = 2; COMB Node = 'cnt\[9\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~81 cnt[9]~83 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.043 ns cnt\[10\]~85 12 COMB LCCOMB_X60_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.043 ns; Loc. = LCCOMB_X60_Y23_N20; Fanout = 2; COMB Node = 'cnt\[10\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~83 cnt[10]~85 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.129 ns cnt\[11\]~87 13 COMB LCCOMB_X60_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.129 ns; Loc. = LCCOMB_X60_Y23_N22; Fanout = 2; COMB Node = 'cnt\[11\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~85 cnt[11]~87 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.215 ns cnt\[12\]~89 14 COMB LCCOMB_X60_Y23_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.215 ns; Loc. = LCCOMB_X60_Y23_N24; Fanout = 2; COMB Node = 'cnt\[12\]~89'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~87 cnt[12]~89 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.301 ns cnt\[13\]~91 15 COMB LCCOMB_X60_Y23_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.301 ns; Loc. = LCCOMB_X60_Y23_N26; Fanout = 2; COMB Node = 'cnt\[13\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~89 cnt[13]~91 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.387 ns cnt\[14\]~93 16 COMB LCCOMB_X60_Y23_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.387 ns; Loc. = LCCOMB_X60_Y23_N28; Fanout = 2; COMB Node = 'cnt\[14\]~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~91 cnt[14]~93 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.562 ns cnt\[15\]~95 17 COMB LCCOMB_X60_Y23_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.562 ns; Loc. = LCCOMB_X60_Y23_N30; Fanout = 2; COMB Node = 'cnt\[15\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[14]~93 cnt[15]~95 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.648 ns cnt\[16\]~97 18 COMB LCCOMB_X60_Y22_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.648 ns; Loc. = LCCOMB_X60_Y22_N0; Fanout = 2; COMB Node = 'cnt\[16\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~95 cnt[16]~97 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.734 ns cnt\[17\]~99 19 COMB LCCOMB_X60_Y22_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.734 ns; Loc. = LCCOMB_X60_Y22_N2; Fanout = 2; COMB Node = 'cnt\[17\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~97 cnt[17]~99 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.820 ns cnt\[18\]~101 20 COMB LCCOMB_X60_Y22_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.820 ns; Loc. = LCCOMB_X60_Y22_N4; Fanout = 2; COMB Node = 'cnt\[18\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~99 cnt[18]~101 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.906 ns cnt\[19\]~103 21 COMB LCCOMB_X60_Y22_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.906 ns; Loc. = LCCOMB_X60_Y22_N6; Fanout = 2; COMB Node = 'cnt\[19\]~103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~101 cnt[19]~103 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.992 ns cnt\[20\]~105 22 COMB LCCOMB_X60_Y22_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.992 ns; Loc. = LCCOMB_X60_Y22_N8; Fanout = 2; COMB Node = 'cnt\[20\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~103 cnt[20]~105 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.078 ns cnt\[21\]~107 23 COMB LCCOMB_X60_Y22_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.078 ns; Loc. = LCCOMB_X60_Y22_N10; Fanout = 2; COMB Node = 'cnt\[21\]~107'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~105 cnt[21]~107 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.164 ns cnt\[22\]~109 24 COMB LCCOMB_X60_Y22_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.164 ns; Loc. = LCCOMB_X60_Y22_N12; Fanout = 2; COMB Node = 'cnt\[22\]~109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~107 cnt[22]~109 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.354 ns cnt\[23\]~111 25 COMB LCCOMB_X60_Y22_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.354 ns; Loc. = LCCOMB_X60_Y22_N14; Fanout = 2; COMB Node = 'cnt\[23\]~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[22]~109 cnt[23]~111 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.440 ns cnt\[24\]~113 26 COMB LCCOMB_X60_Y22_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.440 ns; Loc. = LCCOMB_X60_Y22_N16; Fanout = 2; COMB Node = 'cnt\[24\]~113'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~111 cnt[24]~113 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.526 ns cnt\[25\]~115 27 COMB LCCOMB_X60_Y22_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.526 ns; Loc. = LCCOMB_X60_Y22_N18; Fanout = 2; COMB Node = 'cnt\[25\]~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~113 cnt[25]~115 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.612 ns cnt\[26\]~117 28 COMB LCCOMB_X60_Y22_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.612 ns; Loc. = LCCOMB_X60_Y22_N20; Fanout = 2; COMB Node = 'cnt\[26\]~117'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~115 cnt[26]~117 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.698 ns cnt\[27\]~119 29 COMB LCCOMB_X60_Y22_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.698 ns; Loc. = LCCOMB_X60_Y22_N22; Fanout = 2; COMB Node = 'cnt\[27\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~117 cnt[27]~119 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.784 ns cnt\[28\]~121 30 COMB LCCOMB_X60_Y22_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.784 ns; Loc. = LCCOMB_X60_Y22_N24; Fanout = 2; COMB Node = 'cnt\[28\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~119 cnt[28]~121 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.870 ns cnt\[29\]~123 31 COMB LCCOMB_X60_Y22_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.870 ns; Loc. = LCCOMB_X60_Y22_N26; Fanout = 2; COMB Node = 'cnt\[29\]~123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~121 cnt[29]~123 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.956 ns cnt\[30\]~125 32 COMB LCCOMB_X60_Y22_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.956 ns; Loc. = LCCOMB_X60_Y22_N28; Fanout = 1; COMB Node = 'cnt\[30\]~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~123 cnt[30]~125 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.462 ns cnt\[31\]~126 33 COMB LCCOMB_X60_Y22_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.462 ns; Loc. = LCCOMB_X60_Y22_N30; Fanout = 1; COMB Node = 'cnt\[31\]~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~125 cnt[31]~126 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.570 ns cnt\[31\] 34 REG LCFF_X60_Y22_N31 8 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.570 ns; Loc. = LCFF_X60_Y22_N31; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~126 cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 73.38 % ) " "Info: Total cell delay = 4.087 ns ( 73.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 26.62 % ) " "Info: Total interconnect delay = 1.483 ns ( 26.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { transfer:tran|txd_done {} cnt[0]~65 {} cnt[1]~67 {} cnt[2]~69 {} cnt[3]~71 {} cnt[4]~73 {} cnt[5]~75 {} cnt[6]~77 {} cnt[7]~79 {} cnt[8]~81 {} cnt[9]~83 {} cnt[10]~85 {} cnt[11]~87 {} cnt[12]~89 {} cnt[13]~91 {} cnt[14]~93 {} cnt[15]~95 {} cnt[16]~97 {} cnt[17]~99 {} cnt[18]~101 {} cnt[19]~103 {} cnt[20]~105 {} cnt[21]~107 {} cnt[22]~109 {} cnt[23]~111 {} cnt[24]~113 {} cnt[25]~115 {} cnt[26]~117 {} cnt[27]~119 {} cnt[28]~121 {} cnt[29]~123 {} cnt[30]~125 {} cnt[31]~126 {} cnt[31] {} } { 0.000ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.859 ns - Smallest " "Info: - Smallest clock skew is -5.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.352 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 3.352 ns cnt\[31\] 3 REG LCFF_X60_Y22_N31 8 " "Info: 3: + IC(1.451 ns) + CELL(0.666 ns) = 3.352 ns; Loc. = LCFF_X60_Y22_N31; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.68 % ) " "Info: Total cell delay = 1.766 ns ( 52.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns ( 47.32 % ) " "Info: Total interconnect delay = 1.586 ns ( 47.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.451ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.211 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 9.211 ns transfer:tran\|txd_done 4 REG LCFF_X53_Y23_N5 8 " "Info: 4: + IC(1.435 ns) + CELL(0.666 ns) = 9.211 ns; Loc. = LCFF_X53_Y23_N5; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.70 % ) " "Info: Total cell delay = 2.736 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.475 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.451ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { transfer:tran|txd_done {} cnt[0]~65 {} cnt[1]~67 {} cnt[2]~69 {} cnt[3]~71 {} cnt[4]~73 {} cnt[5]~75 {} cnt[6]~77 {} cnt[7]~79 {} cnt[8]~81 {} cnt[9]~83 {} cnt[10]~85 {} cnt[11]~87 {} cnt[12]~89 {} cnt[13]~91 {} cnt[14]~93 {} cnt[15]~95 {} cnt[16]~97 {} cnt[17]~99 {} cnt[18]~101 {} cnt[19]~103 {} cnt[20]~105 {} cnt[21]~107 {} cnt[22]~109 {} cnt[23]~111 {} cnt[24]~113 {} cnt[25]~115 {} cnt[26]~117 {} cnt[27]~119 {} cnt[28]~121 {} cnt[29]~123 {} cnt[30]~125 {} cnt[31]~126 {} cnt[31] {} } { 0.000ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.451ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cmd transfer:tran\|state.x_idle clk 4.795 ns " "Info: Found hold time violation between source  pin or register \"cmd\" and destination pin or register \"transfer:tran\|state.x_idle\" for clock \"clk\" (Hold time is 4.795 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.879 ns + Largest " "Info: + Largest clock skew is 5.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 9.211 ns transfer:tran\|state.x_idle 4 REG LCFF_X53_Y23_N27 5 " "Info: 4: + IC(1.435 ns) + CELL(0.666 ns) = 9.211 ns; Loc. = LCFF_X53_Y23_N27; Fanout = 5; REG Node = 'transfer:tran\|state.x_idle'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.70 % ) " "Info: Total cell delay = 2.736 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.475 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_idle {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.332 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.666 ns) 3.332 ns cmd 3 REG LCFF_X52_Y23_N9 6 " "Info: 3: + IC(1.431 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X52_Y23_N9; Fanout = 6; REG Node = 'cmd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { clk~clkctrl cmd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.00 % ) " "Info: Total cell delay = 1.766 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.566 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_idle {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.086 ns - Shortest register register " "Info: - Shortest register to register delay is 1.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd 1 REG LCFF_X52_Y23_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y23_N9; Fanout = 6; REG Node = 'cmd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.206 ns) 0.978 ns transfer:tran\|Selector9~0 2 COMB LCCOMB_X53_Y23_N26 1 " "Info: 2: + IC(0.772 ns) + CELL(0.206 ns) = 0.978 ns; Loc. = LCCOMB_X53_Y23_N26; Fanout = 1; COMB Node = 'transfer:tran\|Selector9~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { cmd transfer:tran|Selector9~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.086 ns transfer:tran\|state.x_idle 3 REG LCFF_X53_Y23_N27 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.086 ns; Loc. = LCFF_X53_Y23_N27; Fanout = 5; REG Node = 'transfer:tran\|state.x_idle'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|Selector9~0 transfer:tran|state.x_idle } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 28.91 % ) " "Info: Total cell delay = 0.314 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 71.09 % ) " "Info: Total interconnect delay = 0.772 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { cmd transfer:tran|Selector9~0 transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { cmd {} transfer:tran|Selector9~0 {} transfer:tran|state.x_idle {} } { 0.000ns 0.772ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_idle {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { cmd transfer:tran|Selector9~0 transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { cmd {} transfer:tran|Selector9~0 {} transfer:tran|state.x_idle {} } { 0.000ns 0.772ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "buf3\[0\] reset clk 9.414 ns register " "Info: tsu for register \"buf3\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.414 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.808 ns + Longest pin register " "Info: + Longest pin to register delay is 12.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.656 ns) + CELL(0.589 ns) 10.189 ns buf2\[1\]~50 2 COMB LCCOMB_X53_Y19_N20 7 " "Info: 2: + IC(8.656 ns) + CELL(0.589 ns) = 10.189 ns; Loc. = LCCOMB_X53_Y19_N20; Fanout = 7; COMB Node = 'buf2\[1\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.245 ns" { reset buf2[1]~50 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.855 ns) 12.808 ns buf3\[0\] 3 REG LCFF_X59_Y23_N9 1 " "Info: 3: + IC(1.764 ns) + CELL(0.855 ns) = 12.808 ns; Loc. = LCFF_X59_Y23_N9; Fanout = 1; REG Node = 'buf3\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { buf2[1]~50 buf3[0] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 18.64 % ) " "Info: Total cell delay = 2.388 ns ( 18.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.420 ns ( 81.36 % ) " "Info: Total interconnect delay = 10.420 ns ( 81.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.808 ns" { reset buf2[1]~50 buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.808 ns" { reset {} reset~combout {} buf2[1]~50 {} buf3[0] {} } { 0.000ns 0.000ns 8.656ns 1.764ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.354 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 3.354 ns buf3\[0\] 3 REG LCFF_X59_Y23_N9 1 " "Info: 3: + IC(1.453 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X59_Y23_N9; Fanout = 1; REG Node = 'buf3\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { clk~clkctrl buf3[0] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.65 % ) " "Info: Total cell delay = 1.766 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { clk clk~clkctrl buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { clk {} clk~combout {} clk~clkctrl {} buf3[0] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.808 ns" { reset buf2[1]~50 buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.808 ns" { reset {} reset~combout {} buf2[1]~50 {} buf3[0] {} } { 0.000ns 0.000ns 8.656ns 1.764ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { clk clk~clkctrl buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { clk {} clk~combout {} clk~clkctrl {} buf3[0] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd transfer:tran\|txds 17.382 ns register " "Info: tco from clock \"clk\" to destination pin \"txd\" through register \"transfer:tran\|txds\" is 17.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 9.211 ns transfer:tran\|txds 4 REG LCFF_X53_Y23_N25 2 " "Info: 4: + IC(1.435 ns) + CELL(0.666 ns) = 9.211 ns; Loc. = LCFF_X53_Y23_N25; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.70 % ) " "Info: Total cell delay = 2.736 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.475 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.867 ns + Longest register pin " "Info: + Longest register to pin delay is 7.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txds 1 REG LCFF_X53_Y23_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y23_N25; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.661 ns) + CELL(3.206 ns) 7.867 ns txd 2 PIN PIN_C17 0 " "Info: 2: + IC(4.661 ns) + CELL(3.206 ns) = 7.867 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'txd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 40.75 % ) " "Info: Total cell delay = 3.206 ns ( 40.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 59.25 % ) " "Info: Total interconnect delay = 4.661 ns ( 59.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { transfer:tran|txds {} txd {} } { 0.000ns 4.661ns } { 0.000ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { transfer:tran|txds {} txd {} } { 0.000ns 4.661ns } { 0.000ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:tran\|xcnt16\[4\] reset clk -1.639 ns register " "Info: th for register \"transfer:tran\|xcnt16\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.205 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.666 ns) 9.205 ns transfer:tran\|xcnt16\[4\] 4 REG LCFF_X52_Y22_N3 6 " "Info: 4: + IC(1.429 ns) + CELL(0.666 ns) = 9.205 ns; Loc. = LCFF_X52_Y22_N3; Fanout = 6; REG Node = 'transfer:tran\|xcnt16\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.72 % ) " "Info: Total cell delay = 2.736 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.469 ns ( 70.28 % ) " "Info: Total interconnect delay = 6.469 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.150 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.252 ns) + CELL(0.606 ns) 9.802 ns transfer:tran\|xcnt16\[4\]~17 2 COMB LCCOMB_X53_Y23_N16 5 " "Info: 2: + IC(8.252 ns) + CELL(0.606 ns) = 9.802 ns; Loc. = LCCOMB_X53_Y23_N16; Fanout = 5; COMB Node = 'transfer:tran\|xcnt16\[4\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.858 ns" { reset transfer:tran|xcnt16[4]~17 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.206 ns) 11.042 ns transfer:tran\|xcnt16\[4\]~19 3 COMB LCCOMB_X52_Y22_N2 1 " "Info: 3: + IC(1.034 ns) + CELL(0.206 ns) = 11.042 ns; Loc. = LCCOMB_X52_Y22_N2; Fanout = 1; COMB Node = 'transfer:tran\|xcnt16\[4\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.150 ns transfer:tran\|xcnt16\[4\] 4 REG LCFF_X52_Y22_N3 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.150 ns; Loc. = LCFF_X52_Y22_N3; Fanout = 6; REG Node = 'transfer:tran\|xcnt16\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.864 ns ( 16.72 % ) " "Info: Total cell delay = 1.864 ns ( 16.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.286 ns ( 83.28 % ) " "Info: Total interconnect delay = 9.286 ns ( 83.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.150 ns" { reset transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.150 ns" { reset {} reset~combout {} transfer:tran|xcnt16[4]~17 {} transfer:tran|xcnt16[4]~19 {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 8.252ns 1.034ns 0.000ns } { 0.000ns 0.944ns 0.606ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.150 ns" { reset transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.150 ns" { reset {} reset~combout {} transfer:tran|xcnt16[4]~17 {} transfer:tran|xcnt16[4]~19 {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 8.252ns 1.034ns 0.000ns } { 0.000ns 0.944ns 0.606ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 03:23:56 2017 " "Info: Processing ended: Fri Jun 09 03:23:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Info: Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
