{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:26:12 2019 " "Info: Processing started: Fri May 17 17:26:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:CtrlUnit\|ALUOp\[1\] register Banco_reg:registers\|Reg27\[28\] 105.7 MHz 9.461 ns Internal " "Info: Clock \"clock\" has Internal fmax of 105.7 MHz between source register \"UnidadeControle:CtrlUnit\|ALUOp\[1\]\" and destination register \"Banco_reg:registers\|Reg27\[28\]\" (period= 9.461 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.283 ns + Longest register register " "Info: + Longest register to register delay is 9.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:CtrlUnit\|ALUOp\[1\] 1 REG LCFF_X13_Y19_N1 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y19_N1; Fanout = 64; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUOp[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.366 ns) 1.200 ns Ula32:ALU\|Mux58~0 2 COMB LCCOMB_X14_Y20_N28 5 " "Info: 2: + IC(0.834 ns) + CELL(0.366 ns) = 1.200 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 5; COMB Node = 'Ula32:ALU\|Mux58~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { UnidadeControle:CtrlUnit|ALUOp[1] Ula32:ALU|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.154 ns) 1.583 ns Ula32:ALU\|carry_temp\[7\]~26 3 COMB LCCOMB_X14_Y20_N14 2 " "Info: 3: + IC(0.229 ns) + CELL(0.154 ns) = 1.583 ns; Loc. = LCCOMB_X14_Y20_N14; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.272 ns) 2.519 ns Ula32:ALU\|carry_temp\[7\]~8 4 COMB LCCOMB_X14_Y17_N16 3 " "Info: 4: + IC(0.664 ns) + CELL(0.272 ns) = 2.519 ns; Loc. = LCCOMB_X14_Y17_N16; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Ula32:ALU|carry_temp[7]~26 Ula32:ALU|carry_temp[7]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.786 ns Ula32:ALU\|carry_temp\[9\]~9 5 COMB LCCOMB_X14_Y17_N20 5 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 2.786 ns; Loc. = LCCOMB_X14_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALU|carry_temp[7]~8 Ula32:ALU|carry_temp[9]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.068 ns Ula32:ALU\|carry_temp\[11\]~10 6 COMB LCCOMB_X14_Y17_N10 6 " "Info: 6: + IC(0.229 ns) + CELL(0.053 ns) = 3.068 ns; Loc. = LCCOMB_X14_Y17_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[9]~9 Ula32:ALU|carry_temp[11]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.341 ns Ula32:ALU\|carry_temp\[13\]~11 7 COMB LCCOMB_X14_Y17_N28 5 " "Info: 7: + IC(0.220 ns) + CELL(0.053 ns) = 3.341 ns; Loc. = LCCOMB_X14_Y17_N28; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[11]~10 Ula32:ALU|carry_temp[13]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.053 ns) 3.887 ns Ula32:ALU\|carry_temp\[15\]~12 8 COMB LCCOMB_X11_Y17_N16 8 " "Info: 8: + IC(0.493 ns) + CELL(0.053 ns) = 3.887 ns; Loc. = LCCOMB_X11_Y17_N16; Fanout = 8; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ALU|carry_temp[13]~11 Ula32:ALU|carry_temp[15]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.172 ns Ula32:ALU\|carry_temp\[19\]~14 9 COMB LCCOMB_X11_Y17_N20 1 " "Info: 9: + IC(0.232 ns) + CELL(0.053 ns) = 4.172 ns; Loc. = LCCOMB_X11_Y17_N20; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ALU|carry_temp[15]~12 Ula32:ALU|carry_temp[19]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.053 ns) 4.523 ns Ula32:ALU\|carry_temp\[21\]~15 10 COMB LCCOMB_X10_Y17_N20 5 " "Info: 10: + IC(0.298 ns) + CELL(0.053 ns) = 4.523 ns; Loc. = LCCOMB_X10_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.351 ns" { Ula32:ALU|carry_temp[19]~14 Ula32:ALU|carry_temp[21]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.053 ns) 4.817 ns Ula32:ALU\|carry_temp\[23\]~16 11 COMB LCCOMB_X10_Y17_N8 5 " "Info: 11: + IC(0.241 ns) + CELL(0.053 ns) = 4.817 ns; Loc. = LCCOMB_X10_Y17_N8; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { Ula32:ALU|carry_temp[21]~15 Ula32:ALU|carry_temp[23]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.053 ns) 5.184 ns Ula32:ALU\|carry_temp\[25\]~17 12 COMB LCCOMB_X10_Y17_N14 7 " "Info: 12: + IC(0.314 ns) + CELL(0.053 ns) = 5.184 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { Ula32:ALU|carry_temp[23]~16 Ula32:ALU|carry_temp[25]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.462 ns Ula32:ALU\|carry_temp\[27\]~18 13 COMB LCCOMB_X10_Y17_N18 5 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 5.462 ns; Loc. = LCCOMB_X10_Y17_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[25]~17 Ula32:ALU|carry_temp[27]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.053 ns) 6.123 ns mux_pcSrc:pcSrcMux\|out\[28\]~45 14 COMB LCCOMB_X10_Y19_N30 2 " "Info: 14: + IC(0.608 ns) + CELL(0.053 ns) = 6.123 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 2; COMB Node = 'mux_pcSrc:pcSrcMux\|out\[28\]~45'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Ula32:ALU|carry_temp[27]~18 mux_pcSrc:pcSrcMux|out[28]~45 } "NODE_NAME" } } { "mux_pcSrc.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/mux_pcSrc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.053 ns) 6.717 ns mux_memToReg:MemToRegMux\|out\[28\]~74 15 COMB LCCOMB_X15_Y19_N0 1 " "Info: 15: + IC(0.541 ns) + CELL(0.053 ns) = 6.717 ns; Loc. = LCCOMB_X15_Y19_N0; Fanout = 1; COMB Node = 'mux_memToReg:MemToRegMux\|out\[28\]~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { mux_pcSrc:pcSrcMux|out[28]~45 mux_memToReg:MemToRegMux|out[28]~74 } "NODE_NAME" } } { "mux_memToReg.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/mux_memToReg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.053 ns) 7.516 ns mux_memToReg:MemToRegMux\|out\[28\]~75 16 COMB LCCOMB_X18_Y18_N2 32 " "Info: 16: + IC(0.746 ns) + CELL(0.053 ns) = 7.516 ns; Loc. = LCCOMB_X18_Y18_N2; Fanout = 32; COMB Node = 'mux_memToReg:MemToRegMux\|out\[28\]~75'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { mux_memToReg:MemToRegMux|out[28]~74 mux_memToReg:MemToRegMux|out[28]~75 } "NODE_NAME" } } { "mux_memToReg.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/mux_memToReg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.309 ns) 9.283 ns Banco_reg:registers\|Reg27\[28\] 17 REG LCFF_X17_Y16_N25 2 " "Info: 17: + IC(1.458 ns) + CELL(0.309 ns) = 9.283 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 2; REG Node = 'Banco_reg:registers\|Reg27\[28\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { mux_memToReg:MemToRegMux|out[28]~75 Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 18.71 % ) " "Info: Total cell delay = 1.737 ns ( 18.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.546 ns ( 81.29 % ) " "Info: Total interconnect delay = 7.546 ns ( 81.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.283 ns" { UnidadeControle:CtrlUnit|ALUOp[1] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~26 Ula32:ALU|carry_temp[7]~8 Ula32:ALU|carry_temp[9]~9 Ula32:ALU|carry_temp[11]~10 Ula32:ALU|carry_temp[13]~11 Ula32:ALU|carry_temp[15]~12 Ula32:ALU|carry_temp[19]~14 Ula32:ALU|carry_temp[21]~15 Ula32:ALU|carry_temp[23]~16 Ula32:ALU|carry_temp[25]~17 Ula32:ALU|carry_temp[27]~18 mux_pcSrc:pcSrcMux|out[28]~45 mux_memToReg:MemToRegMux|out[28]~74 mux_memToReg:MemToRegMux|out[28]~75 Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.283 ns" { UnidadeControle:CtrlUnit|ALUOp[1] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[7]~26 {} Ula32:ALU|carry_temp[7]~8 {} Ula32:ALU|carry_temp[9]~9 {} Ula32:ALU|carry_temp[11]~10 {} Ula32:ALU|carry_temp[13]~11 {} Ula32:ALU|carry_temp[15]~12 {} Ula32:ALU|carry_temp[19]~14 {} Ula32:ALU|carry_temp[21]~15 {} Ula32:ALU|carry_temp[23]~16 {} Ula32:ALU|carry_temp[25]~17 {} Ula32:ALU|carry_temp[27]~18 {} mux_pcSrc:pcSrcMux|out[28]~45 {} mux_memToReg:MemToRegMux|out[28]~74 {} mux_memToReg:MemToRegMux|out[28]~75 {} Banco_reg:registers|Reg27[28] {} } { 0.000ns 0.834ns 0.229ns 0.664ns 0.214ns 0.229ns 0.220ns 0.493ns 0.232ns 0.298ns 0.241ns 0.314ns 0.225ns 0.608ns 0.541ns 0.746ns 1.458ns } { 0.000ns 0.366ns 0.154ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1321 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1321; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns Banco_reg:registers\|Reg27\[28\] 3 REG LCFF_X17_Y16_N25 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 2; REG Node = 'Banco_reg:registers\|Reg27\[28\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:registers|Reg27[28] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.453 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1321 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1321; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns UnidadeControle:CtrlUnit\|ALUOp\[1\] 3 REG LCFF_X13_Y19_N1 64 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y19_N1; Fanout = 64; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:registers|Reg27[28] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.283 ns" { UnidadeControle:CtrlUnit|ALUOp[1] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~26 Ula32:ALU|carry_temp[7]~8 Ula32:ALU|carry_temp[9]~9 Ula32:ALU|carry_temp[11]~10 Ula32:ALU|carry_temp[13]~11 Ula32:ALU|carry_temp[15]~12 Ula32:ALU|carry_temp[19]~14 Ula32:ALU|carry_temp[21]~15 Ula32:ALU|carry_temp[23]~16 Ula32:ALU|carry_temp[25]~17 Ula32:ALU|carry_temp[27]~18 mux_pcSrc:pcSrcMux|out[28]~45 mux_memToReg:MemToRegMux|out[28]~74 mux_memToReg:MemToRegMux|out[28]~75 Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.283 ns" { UnidadeControle:CtrlUnit|ALUOp[1] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[7]~26 {} Ula32:ALU|carry_temp[7]~8 {} Ula32:ALU|carry_temp[9]~9 {} Ula32:ALU|carry_temp[11]~10 {} Ula32:ALU|carry_temp[13]~11 {} Ula32:ALU|carry_temp[15]~12 {} Ula32:ALU|carry_temp[19]~14 {} Ula32:ALU|carry_temp[21]~15 {} Ula32:ALU|carry_temp[23]~16 {} Ula32:ALU|carry_temp[25]~17 {} Ula32:ALU|carry_temp[27]~18 {} mux_pcSrc:pcSrcMux|out[28]~45 {} mux_memToReg:MemToRegMux|out[28]~74 {} mux_memToReg:MemToRegMux|out[28]~75 {} Banco_reg:registers|Reg27[28] {} } { 0.000ns 0.834ns 0.229ns 0.664ns 0.214ns 0.229ns 0.220ns 0.493ns 0.232ns 0.298ns 0.241ns 0.314ns 0.225ns 0.608ns 0.541ns 0.746ns 1.458ns } { 0.000ns 0.366ns 0.154ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Banco_reg:registers|Reg27[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:registers|Reg27[28] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|IorD\[1\] reset clock 5.769 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|IorD\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.769 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.155 ns + Longest pin register " "Info: + Longest pin to register delay is 8.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.867 ns) + CELL(0.225 ns) 5.956 ns UnidadeControle:CtrlUnit\|MemWR~1 2 COMB LCCOMB_X13_Y21_N18 1 " "Info: 2: + IC(4.867 ns) + CELL(0.225 ns) = 5.956 ns; Loc. = LCCOMB_X13_Y21_N18; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 6.433 ns UnidadeControle:CtrlUnit\|MemWR~3 3 COMB LCCOMB_X13_Y21_N10 4 " "Info: 3: + IC(0.249 ns) + CELL(0.228 ns) = 6.433 ns; Loc. = LCCOMB_X13_Y21_N10; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.746 ns) 8.155 ns UnidadeControle:CtrlUnit\|IorD\[1\] 4 REG LCFF_X7_Y19_N1 8 " "Info: 4: + IC(0.976 ns) + CELL(0.746 ns) = 8.155 ns; Loc. = LCFF_X7_Y19_N1; Fanout = 8; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 25.30 % ) " "Info: Total cell delay = 2.063 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.092 ns ( 74.70 % ) " "Info: Total interconnect delay = 6.092 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.155 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.155 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR~3 {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 4.867ns 0.249ns 0.976ns } { 0.000ns 0.864ns 0.225ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1321 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1321; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns UnidadeControle:CtrlUnit\|IorD\[1\] 3 REG LCFF_X7_Y19_N1 8 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X7_Y19_N1; Fanout = 8; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.155 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.155 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR~3 {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 4.867ns 0.249ns 0.976ns } { 0.000ns 0.864ns 0.225ns 0.228ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RegBIn\[9\] Instr_Reg:IR\|Instr20_16\[4\] 13.424 ns register " "Info: tco from clock \"clock\" to destination pin \"RegBIn\[9\]\" through register \"Instr_Reg:IR\|Instr20_16\[4\]\" is 13.424 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1321 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1321; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns Instr_Reg:IR\|Instr20_16\[4\] 3 REG LCFF_X11_Y15_N15 163 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X11_Y15_N15; Fanout = 163; REG Node = 'Instr_Reg:IR\|Instr20_16\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl Instr_Reg:IR|Instr20_16[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl Instr_Reg:IR|Instr20_16[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr20_16[4] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.843 ns + Longest register pin " "Info: + Longest register to pin delay is 10.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr20_16\[4\] 1 REG LCFF_X11_Y15_N15 163 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y15_N15; Fanout = 163; REG Node = 'Instr_Reg:IR\|Instr20_16\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr20_16[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.609 ns) + CELL(0.357 ns) 3.966 ns Banco_reg:registers\|Mux54~6 2 COMB LCCOMB_X22_Y17_N20 1 " "Info: 2: + IC(3.609 ns) + CELL(0.357 ns) = 3.966 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux54~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.966 ns" { Instr_Reg:IR|Instr20_16[4] Banco_reg:registers|Mux54~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.378 ns) 5.692 ns Banco_reg:registers\|Mux54~9 3 COMB LCCOMB_X13_Y14_N28 1 " "Info: 3: + IC(1.348 ns) + CELL(0.378 ns) = 5.692 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux54~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Banco_reg:registers|Mux54~6 Banco_reg:registers|Mux54~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.346 ns) 6.284 ns Banco_reg:registers\|Mux54~10 4 COMB LCCOMB_X13_Y14_N20 1 " "Info: 4: + IC(0.246 ns) + CELL(0.346 ns) = 6.284 ns; Loc. = LCCOMB_X13_Y14_N20; Fanout = 1; COMB Node = 'Banco_reg:registers\|Mux54~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Banco_reg:registers|Mux54~9 Banco_reg:registers|Mux54~10 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(2.154 ns) 10.843 ns RegBIn\[9\] 5 PIN PIN_R1 0 " "Info: 5: + IC(2.405 ns) + CELL(2.154 ns) = 10.843 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'RegBIn\[9\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { Banco_reg:registers|Mux54~10 RegBIn[9] } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 29.83 % ) " "Info: Total cell delay = 3.235 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.608 ns ( 70.17 % ) " "Info: Total interconnect delay = 7.608 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.843 ns" { Instr_Reg:IR|Instr20_16[4] Banco_reg:registers|Mux54~6 Banco_reg:registers|Mux54~9 Banco_reg:registers|Mux54~10 RegBIn[9] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.843 ns" { Instr_Reg:IR|Instr20_16[4] {} Banco_reg:registers|Mux54~6 {} Banco_reg:registers|Mux54~9 {} Banco_reg:registers|Mux54~10 {} RegBIn[9] {} } { 0.000ns 3.609ns 1.348ns 0.246ns 2.405ns } { 0.000ns 0.357ns 0.378ns 0.346ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl Instr_Reg:IR|Instr20_16[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr20_16[4] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.843 ns" { Instr_Reg:IR|Instr20_16[4] Banco_reg:registers|Mux54~6 Banco_reg:registers|Mux54~9 Banco_reg:registers|Mux54~10 RegBIn[9] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.843 ns" { Instr_Reg:IR|Instr20_16[4] {} Banco_reg:registers|Mux54~6 {} Banco_reg:registers|Mux54~9 {} Banco_reg:registers|Mux54~10 {} RegBIn[9] {} } { 0.000ns 3.609ns 1.348ns 0.246ns 2.405ns } { 0.000ns 0.357ns 0.378ns 0.346ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[6\] reset clock -2.511 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[6\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1321 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1321; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns UnidadeControle:CtrlUnit\|state\[6\] 3 REG LCFF_X9_Y16_N17 70 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 70; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.142 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.881 ns) + CELL(0.397 ns) 5.142 ns UnidadeControle:CtrlUnit\|state\[6\] 2 REG LCFF_X9_Y16_N17 70 " "Info: 2: + IC(3.881 ns) + CELL(0.397 ns) = 5.142 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 70; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware-testes/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 24.52 % ) " "Info: Total cell delay = 1.261 ns ( 24.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.881 ns ( 75.48 % ) " "Info: Total interconnect delay = 3.881 ns ( 75.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.142 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 3.881ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.142 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 3.881ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:26:13 2019 " "Info: Processing ended: Fri May 17 17:26:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
