from veriloggen import *
from math import ceil, log2
from src.python.util.hw_components import HwComponents
from src.python.util.hw_util import HwUtil
from src.python.util.per_enum import ArchType
from src.python.util.per_graph import PeRGraph
from src.python.util.piplinebase import PiplineBase
from src.python.util.util import Util


class YottPipelineHw(PiplineBase):
    def __init__(self, per_graph: PeRGraph, arch_type: ArchType, distance_table_bits: int, make_shuffle: bool,
                 n_threads: int = 10, n_annotations: int = 3):
        self.len_pipeline: int = 6
        super().__init__(per_graph, arch_type, distance_table_bits, make_shuffle, self.len_pipeline, n_threads, )
        self.hw_components = HwComponents()
        self.th_bits = Util.get_n_bits(self.n_threads)
        self.edge_bits = Util.get_n_bits(self.per_graph.n_cells)
        self.node_bits = Util.get_n_bits(self.per_graph.n_cells)
        self.ij_bits = Util.get_n_bits(self.n_lines)
        self.total_dists = pow((self.n_lines * 2) - 1, 2)
        self.dst_counter_bits = 6
        self.fifo_width = self.th_bits + 1
        self.fifo_depth_bits = self.th_bits + 1
        self.n_annotations = n_annotations
        self.dist_bits = ceil(log2(self.n_lines + self.n_columns))
        # fixme uncomment the line below and comment the line above
        # self.dst_counter_bits = Util.get_n_bits(self.total_dists) + 1

    def create_yott_pipeline_hw(self, edges_rom_f: str, annotations_rom_f: str, n2c_rom_f: str, n2c_out_f: str,
                                dst_tbl_rom_f: str, cell_content_f: str, simulate: bool) -> Module:
        name = "yoto_pipeline_hw"
        m = Module(name)

        clk = m.Input('clk')
        rst = m.Input('rst')
        start = m.Input('start')
        visited_edges = m.Input('visited_edges', self.edge_bits)
        done = m.Output('done')

        '''st1_conf_wr = m.Input('st1_conf_wr')
        st1_conf_addr = m.Input('st1_conf_addr', self.edge_bits + self.th_bits)
        st1_conf_data = m.Input('st1_conf_data', self.node_bits * 2)
        st2_wr_conf_addr = m.Input('st2_wr_conf_addr', self.th_bits + self.node_bits)
        st2_rd_conf_addr = m.Input('st2_rd_conf_addr', self.th_bits + self.node_bits)
        st2_conf_wr = m.Input('st2_conf_wr')
        st2_conf_wr_data = m.Input('st2_conf_wr_data', self.ij_bits * 2)
        st2_conf_rd = m.Input('st2_conf_rd')
        st2_conf_rd_data = m.Output('st2_conf_rd_data', self.ij_bits * 2)
        st3_conf_wr = m.Input('st3_conf_wr')
        st3_conf_addr = m.Input('st3_conf_addr', self.dst_counter_bits - 1 + self.distance_table_bits)
        st3_conf_data = m.Input('st3_conf_data', (self.ij_bits + 1) * 2)
        st4_conf_wr = m.Input('st4_conf_wr')
        st4_conf_addr = m.Input('st4_conf_addr', self.th_bits + self.ij_bits * 2)
        st4_conf_data = m.Input('st4_conf_data')'''

        m.EmbeddedCode('// St0 wires')
        st0_thread_index = m.Wire('st0_thread_index', self.th_bits)
        st0_thread_valid = m.Wire('st0_thread_valid')
        st0_should_write = m.Wire('st0_should_write')
        st0_fifo_write_enable = m.Wire('st0_fifo_write_enable')
        st0_fifo_input_data = m.Wire('st0_fifo_input_data', self.fifo_width)
        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St1 wires')
        st1_thread_index = m.Wire('st1_thread_index', self.th_bits)
        st1_thread_valid = m.Wire('st1_thread_valid')
        st1_edge_index = m.Wire('st1_edge_index', self.edge_bits)
        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St2 wires')
        st2_thread_index = m.Wire('st2_thread_index', self.th_bits)
        st2_thread_valid = m.Wire('st2_thread_valid')
        st2_a = m.Wire('st2_a', self.node_bits)
        st2_b = m.Wire('st2_b', self.node_bits)
        st2_cs = m.Wire('st2_cs', self.node_bits * 3)
        st2_dist_csb = m.Wire('st2_dist_csb', self.dist_bits * 3)
        st2_index_list_edge = m.Wire('st2_index_list_edge', self.distance_table_bits)
        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St3 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St4 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St5 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St6 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St7 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St8 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St9 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St10 wires')

        m.EmbeddedCode('// -----')
        m.EmbeddedCode('')

        m.EmbeddedCode('// St0 instantiation')
        stage0_m = self.create_stage0_yott()
        par = []
        con = [
            ('clk', clk),
            ('rst', rst),
            ('start', start),
            ('thread_index', st0_thread_index),
            ('thread_valid', st0_thread_valid),
            ('should_write', st0_should_write),
            ('fifo_write_enable', st0_fifo_write_enable),
            ('fifo_input_data', st0_fifo_input_data),
        ]
        m.Instance(stage0_m, stage0_m.name, par, con)
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St1 instantiation')
        stage1_m = self.create_stage1_yott()
        con = [
            ('clk', clk),
            ('rst', rst),
            ('st0_thread_index', st0_thread_index),
            ('st0_thread_valid', st0_thread_valid),
            ('st0_should_write', st0_should_write),
            ('visited_edges', visited_edges),
            ('thread_index', st1_thread_index),
            ('thread_valid', st1_thread_valid),
            ('edge_index', st1_edge_index),
            ('done', done),
        ]
        m.Instance(stage1_m, stage1_m.name, par, con)
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St2 instantiation')
        stage2_m = self.create_stage2_yott(edges_rom_f, annotations_rom_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
            ('st1_thread_index', st1_thread_index),
            ('st1_thread_valid', st1_thread_valid),
            ('st1_edge_index', st1_edge_index),
            ('thread_index', st2_thread_index),
            ('thread_valid', st2_thread_valid),
            ('a', st2_a),
            ('b', st2_b),
            ('cs', st2_cs),
            ('dist_csb', st2_dist_csb),
            ('index_list_edge', st2_index_list_edge),
        ]
        m.Instance(stage2_m, stage2_m.name, par, con)
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St3 instantiation')
        '''stage3_m = self.create_stage3_yoto(dst_tbl_rom_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage3_m, stage3_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St4 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St5 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St6 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St7 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St8 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St9 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        m.EmbeddedCode('// St10 instantiation')
        '''stage4_m = self.create_stage4_yoto(cell_content_f, simulate)
        con = [
            ('clk', clk),
            ('rst', rst),
            
        ]
        m.Instance(stage4_m, stage4_m.name, par, con)'''
        m.EmbeddedCode('// -----')

        HwUtil.initialize_regs(m)

        return m

    def create_manhattan_dist_table(self) -> Module:
        name = 'distance_table'
        m = Module(name)

        source = m.Input('source', 2 * self.ij_bits)
        target1 = m.Input('target1', 2 * self.ij_bits)
        target2 = m.Input('target2', 2 * self.ij_bits)
        target3 = m.Input('target3', 2 * self.ij_bits)
        d1 = m.Output('d1', self.dist_bits)
        d2 = m.Output('d2', self.dist_bits)
        d3 = m.Output('d3', self.dist_bits)

        s_l = m.Wire('s_l', self.ij_bits)
        s_c = m.Wire('s_c', self.ij_bits)
        t1_l = m.Wire('t1_l', self.ij_bits)
        t1_c = m.Wire('t1_c', self.ij_bits)
        t2_l = m.Wire('t2_l', self.ij_bits)
        t2_c = m.Wire('t2_c', self.ij_bits)
        t3_l = m.Wire('t3_l', self.ij_bits)
        t3_c = m.Wire('t3_c', self.ij_bits)

        m.EmbeddedCode('')
        dist_table = m.Wire('dist_table', self.ij_bits, Power(2, self.ij_bits * 2))

        m.EmbeddedCode('')
        s_l.assign(source[0:self.ij_bits])
        s_c.assign(source[self.ij_bits:self.ij_bits * 2])
        t1_l.assign(target1[0:self.ij_bits])
        t1_c.assign(target1[self.ij_bits:self.ij_bits * 2])
        t2_l.assign(target2[0:self.ij_bits])
        t2_c.assign(target2[self.ij_bits:self.ij_bits * 2])
        t3_l.assign(target3[0:self.ij_bits])
        t3_c.assign(target3[self.ij_bits:self.ij_bits * 2])

        m.EmbeddedCode('')
        d1.assign(dist_table[Cat(s_l, t1_l)] + dist_table[Cat(s_c, t1_c)])
        d2.assign(dist_table[Cat(s_l, t2_l)] + dist_table[Cat(s_c, t2_c)])
        d3.assign(dist_table[Cat(s_l, t3_l)] + dist_table[Cat(s_c, t3_c)])

        m.EmbeddedCode('')
        for i in range(self.n_lines):
            for j in range(self.n_lines):
                dist_table[(i << self.ij_bits) | j].assign(Int(abs(i - j), self.dist_bits, 10))

        HwUtil.initialize_regs(m)
        return m

    def create_stage0_yott(self) -> Module:
        name = 'stage0_yott'
        m = Module(name)

        clk = m.Input('clk')
        rst = m.Input('rst')
        start = m.Input('start')

        thread_index = m.Output('thread_index', self.th_bits)
        thread_valid = m.Output('thread_valid')
        should_write = m.Output('should_write')

        fifo_write_enable = m.Input('fifo_write_enable')
        fifo_input_data = m.Input('fifo_input_data', self.fifo_width)

        fifo_output_read_enable = m.Reg('fifo_output_read_enable')
        fifo_output_valid = m.Wire('fifo_output_valid')
        fifo_output_data = m.Wire('fifo_output_data', self.fifo_width)
        fifo_empty = m.Wire('fifo_empty')
        fifo_almostempty = m.Wire('fifo_almostempty')
        fifo_full = m.Wire('fifo_full')
        fifo_almostfull = m.Wire('fifo_almostfull')
        fifo_data_count = m.Wire('fifo_data_count', self.fifo_depth_bits + 1)

        flag_wait = m.Reg('flag_wait')

        m.EmbeddedCode('')
        thread_index.assign(fifo_output_data[1:self.fifo_width])
        thread_valid.assign(fifo_output_valid)
        should_write.assign(fifo_output_data[0])

        m.Always(Posedge(clk))(
            If(rst)(
                fifo_output_read_enable(Int(0, 1, 2)),
                flag_wait(Int(0, 1, 2)),
            ).Elif(start)(
                fifo_output_read_enable(Int(0, 1, 2)),
                If(fifo_almostempty)(
                    If(~flag_wait)(
                        fifo_output_read_enable(Int(1, 1, 2)),
                    ),
                    flag_wait(~flag_wait)
                ).Elif(~fifo_empty)(
                    fifo_output_read_enable(Int(1, 1, 2))
                )
            )
        )

        par = [
            ('FIFO_WIDTH', self.fifo_width),
            ('FIFO_DEPTH_BITS', self.fifo_depth_bits),
            ('FIFO_ALMOSTFULL_THRESHOLD', Power(2, self.fifo_depth_bits) - 4),
            ('FIFO_ALMOSTEMPTY_THRESHOLD', 4),
        ]

        con = [
            ('clk', clk),
            ('rst', rst),
            ('write_enable', fifo_write_enable),
            ('input_data', fifo_input_data),
            ('output_read_enable', fifo_write_enable),
            ('output_valid', fifo_output_valid),
            ('output_data', fifo_output_data),
            ('empty', fifo_empty),
            ('almostempty', fifo_almostempty),
            ('full', fifo_full),
            ('almostfull', fifo_almostfull),
            ('data_count', fifo_data_count),
        ]
        fifo = self.hw_components.create_fifo()
        m.Instance(fifo, fifo.name, par, con)

        HwUtil.initialize_regs(m)
        return m

    def create_stage1_yott(self) -> Module:
        name = 'stage1_yott'
        m = Module(name)

        clk = m.Input('clk')
        rst = m.Input('rst')

        st0_thread_index = m.Input('st0_thread_index', self.th_bits)
        st0_thread_valid = m.Input('st0_thread_valid')
        st0_should_write = m.Input('st0_should_write')
        visited_edges = m.Input('visited_edges', self.edge_bits)

        thread_index = m.OutputReg('thread_index', self.th_bits)
        thread_valid = m.OutputReg('thread_valid')
        edge_index = m.OutputReg('edge_index', self.edge_bits)

        done = m.OutputReg('done')

        thread_done = m.Reg('thread_done', self.n_threads)
        edges_indexes = m.Reg('edges_indexes', self.edge_bits, self.n_threads)
        next_edge_index = m.Wire('next_edge_index', self.edge_bits)
        done_flag = m.Wire('done_flag')

        running = m.Reg('running')

        m.EmbeddedCode('')
        next_edge_index.assign(edges_indexes[thread_index] + Cat(Int(0, edge_index.width - 1, 10), st0_should_write))
        done_flag.assign(next_edge_index == visited_edges)

        m.Always(Posedge(clk))(
            If(rst)(
                edge_index(Int(0, edge_index.width, 10)),
                thread_done(Int(0, thread_done.width, 10)),
                running(Int(0, 1, 10)),
                done(Int(0, 1, 10)),
                thread_valid(Int(0, 1, 10)),
            ).Else(
                thread_valid(st0_thread_valid),
                thread_index(st0_thread_index),
                If(st0_thread_valid)(
                    If(AndList(st0_thread_index == Int(self.n_threads - 1, st0_thread_index.width, 10)))(
                        running(Int(1, 1, 10)),
                    ),
                    If(~running)(
                        edges_indexes[st0_thread_index](Int(0, self.edge_bits + 1, 10)),
                    ).Else(
                        edges_indexes[st0_thread_index](next_edge_index),
                        edge_index(next_edge_index)
                    ),
                    If(done_flag)(
                        thread_done[st0_thread_index](Int(1, 1, 10)),
                    ),
                    If(Uand(thread_done))(
                        done(Int(1, 1, 10)),
                    )
                ),
            )
        )

        HwUtil.initialize_regs(m)
        return m

    def create_stage2_yott(self, edges_rom_f: str, annotations_rom_f: str, simulate: bool) -> Module:
        name = 'stage2_yott'
        m = Module(name)

        clk = m.Input('clk')
        rst = m.Input('rst')

        st1_thread_index = m.Input('st1_thread_index', self.th_bits)
        st1_thread_valid = m.Input('st1_thread_valid')
        st1_edge_index = m.Input('st1_edge_index', self.edge_bits)

        thread_index = m.OutputReg('thread_index', self.th_bits)
        thread_valid = m.OutputReg('thread_valid')
        a = m.OutputReg('a', self.node_bits)
        b = m.OutputReg('b', self.node_bits)
        cs = m.OutputReg('cs', self.node_bits * 3)
        dist_csb = m.OutputReg('dist_csb', self.dist_bits * 3)
        index_list_edge = m.OutputReg('index_list_edge', self.distance_table_bits)

        a_t = m.Wire('a_t', self.node_bits)
        b_t = m.Wire('b_t', self.node_bits)
        cs_t = m.Wire('cs_t', self.node_bits * 3)
        dist_csb_t = m.Wire('dist_csb_t', self.dist_bits * 3)

        m.Always(Posedge(rst))(
            If(rst)(
                thread_index(Int(0, thread_index.width, 10)),
                thread_valid(Int(0, 1, 10)),
                index_list_edge(Int(0, index_list_edge.width, 10)),
                a(Int(0, a.width, 10)),
                b(Int(0, b.width, 10)),
                cs(Int(0, cs.width, 10)),
                dist_csb(Int(0, dist_csb.width, 10)),
            ).Else(
                thread_index(st1_thread_index),
                thread_valid(st1_thread_valid),
                a(a_t),
                b(b_t),
                cs(cs_t),
                dist_csb(dist_csb_t),
                index_list_edge(Xor(st1_thread_index, st1_edge_index)),
            )
        )

        mem = self.hw_components.create_memory_1r_1w()
        # Edges_ram
        par = [
            ('width', self.node_bits * 2),
            ('depth', self.th_bits + self.edge_bits),
        ]
        if simulate:
            par.append(('read_f', 1))
            par.append(('init_file', edges_rom_f), )

        con = [
            ('clk', clk),
            ('rd_addr', Cat(st1_thread_index, st1_edge_index)),
            ('out', Cat(a_t, b_t)),
            ('rd', Int(1, 1, 2)),
        ]
        '''('wr', conf_wr),
                    ('wr_addr', conf_addr),
                    ('wr_data', conf_data),'''
        m.Instance(mem, f'{mem.name}_edges', par, con)

        # Annotations Ram
        par = [
            ('width', (self.node_bits + self.dist_bits) * 3),
            ('depth', self.th_bits + self.edge_bits),
        ]
        if simulate:
            par.append(('read_f', 1))
            par.append(('init_file', annotations_rom_f), )

        con = [
            ('clk', clk),
            ('rd_addr', Cat(st1_thread_index, st1_edge_index)),
            ('out', Cat(cs_t, dist_csb_t)),
            ('rd', Int(1, 1, 2)),

        ]
        '''('wr', conf_wr),
                    ('wr_addr', conf_addr),
                    ('wr_data', conf_data),'''
        m.Instance(mem, f'{mem.name}_annotations', par, con)

        HwUtil.initialize_regs(m)
        return m

    def create_stage3_yott(self, n2c_rom_f: str, simulate: bool) -> Module:
        name = 'stage3_yott'
        m = Module(name)

        clk = m.Input('clk')
        rst = m.Input('rst')

        st2_thread_index = m.Input('st2_thread_index', self.th_bits)
        st2_thread_valid = m.Input('st2_thread_valid')
        st2_a = m.Input('st2_a', self.node_bits)
        st2_b = m.Input('st2_b', self.node_bits)
        st2_cs = m.Input('st2_cs', self.node_bits * 3)
        st2_dist_csb = m.Input('st2_dist_csb', self.dist_bits * 3)
        st2_index_list_edge = m.Input('st2_index_list_edge', self.distance_table_bits)

        thread_index = m.OutputReg('thread_index', self.th_bits)
        thread_valid = m.OutputReg('thread_valid')
        c_a = m.OutputReg('c_a')
        b = m.OutputReg('b')
        cs_c = m.OutputReg('cs_c')
        dist_csb = m.OutputReg('dist_csb')
        adl_index = m.OutputReg('adl_index')
        index_list_edge = m.OutputReg('index_list_edge')

        st9_thread_index = m.Input('st9_thread_index', self.th_bits)
        st9_should_write = m.Input('s9_should_write')
        st9_b = m.Input('st9_b', self.node_bits)
        st9_cs_i = m.Input('st9_cs_i', self.ij_bits)
        st9_cs_j = m.Input('st9_cs_i', self.ij_bits)


        # configuration inputs
        conf_wr = m.Input('conf_wr')
        conf_wr_addr = m.Input('conf_wr_addr', self.th_bits + self.node_bits)
        conf_wr_data = m.Input('conf_wr_data', self.ij_bits * 2)

        conf_rd = m.Input('conf_rd')
        conf_rd_addr = m.Input('conf_rd_addr', self.th_bits + self.node_bits)
        conf_rd_data = m.Output('conf_rd_data', self.ij_bits * 2)




        conf_rd_data.assign(Cat(ia_t, ja_t))

        mem_rd_addr = m.Wire('mem_rd_addr', self.th_bits + self.node_bits)
        mem_wr_addr = m.Wire('mem_wr_addr', self.th_bits + self.node_bits)
        mem_wr = m.Wire('mem_wr')
        mem_wr_data = m.Wire('mem_wr_data', self.ij_bits * 2)

        mem_rd_addr.assign(Mux(conf_rd, conf_rd_addr, Cat(st1_th_idx, st1_a)))
        mem_wr_addr.assign(Mux(conf_wr, conf_wr_addr, Cat(st4_th_idx, st4_b)))
        mem_wr.assign(Mux(conf_wr, conf_wr, st4_place))
        mem_wr_data.assign(Mux(conf_wr, conf_wr_data, Cat(st4_ib, st4_jb)))

        par = [
            ('width', self.ij_bits * 2),
            ('depth', self.th_bits + self.node_bits)
        ]
        if simulate:
            par.append(('read_f', 1))
            par.append(('init_file', n2c_rom_f))
            par.append(('write_f', 1))
            par.append(('output_file', n2c_rom_f))

        con = [
            ('clk', clk),
            ('rd_addr', mem_rd_addr),
            ('out', Cat(ia_t, ja_t)),
            ('rd', Int(1, 1, 2)),
            ('wr', mem_wr),
            ('wr_addr', mem_wr_addr),
            ('wr_data', mem_wr_data),
        ]

        n2c_m = self.hw_components.create_memory_1r_1w()
        m.Instance(n2c_m, n2c_m.name, par, con)

        HwUtil.initialize_regs(m)
        return m
