{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557830932926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557830932926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 12:48:52 2019 " "Processing started: Tue May 14 12:48:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557830932926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557830932926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557830932926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557830933394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavorial " "Found design unit 1: top-Behavorial" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557830934066 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557830934066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557830934066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_slave-Behavorial " "Found design unit 1: SPI_slave-Behavorial" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557830934082 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557830934082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557830934082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S-Behavorial " "Found design unit 1: I2S-Behavorial" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/I2S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557830934082 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/I2S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557830934082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557830934082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557830934192 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2s_l_led_out top.vhd(31) " "VHDL Signal Declaration warning at top.vhd(31): used implicit default value for signal \"i2s_l_led_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2s_r_led_out top.vhd(32) " "VHDL Signal Declaration warning at top.vhd(32): used implicit default value for signal \"i2s_r_led_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2s_l_rx_data top.vhd(44) " "Verilog HDL or VHDL warning at top.vhd(44): object \"i2s_l_rx_data\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2s_r_rx_data top.vhd(45) " "Verilog HDL or VHDL warning at top.vhd(45): object \"i2s_r_rx_data\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ecg_reset_n top.vhd(46) " "VHDL Signal Declaration warning at top.vhd(46): used explicit default value for signal \"ecg_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rec_reset_n top.vhd(47) " "VHDL Signal Declaration warning at top.vhd(47): used explicit default value for signal \"rec_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_reset top.vhd(48) " "VHDL Signal Declaration warning at top.vhd(48): used explicit default value for signal \"i2s_reset\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557830934192 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:ecg_spi_ports " "Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:ecg_spi_ports\"" {  } { { "top.vhd" "ecg_spi_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557830934192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(51) " "VHDL Process Statement warning at SPI_slave.vhd(51): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934192 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(64) " "VHDL Process Statement warning at SPI_slave.vhd(64): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934192 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(69) " "VHDL Process Statement warning at SPI_slave.vhd(69): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934192 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(74) " "VHDL Process Statement warning at SPI_slave.vhd(74): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934206 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(74) " "VHDL Process Statement warning at SPI_slave.vhd(74): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934222 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(76) " "VHDL Process Statement warning at SPI_slave.vhd(76): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934222 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(78) " "VHDL Process Statement warning at SPI_slave.vhd(78): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(78) " "VHDL Process Statement warning at SPI_slave.vhd(78): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(80) " "VHDL Process Statement warning at SPI_slave.vhd(80): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(80) " "VHDL Process Statement warning at SPI_slave.vhd(80): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(85) " "VHDL Process Statement warning at SPI_slave.vhd(85): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(85) " "VHDL Process Statement warning at SPI_slave.vhd(85): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(87) " "VHDL Process Statement warning at SPI_slave.vhd(87): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(91) " "VHDL Process Statement warning at SPI_slave.vhd(91): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(91) " "VHDL Process Statement warning at SPI_slave.vhd(91): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(96) " "VHDL Process Statement warning at SPI_slave.vhd(96): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(96) " "VHDL Process Statement warning at SPI_slave.vhd(96): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(98) " "VHDL Process Statement warning at SPI_slave.vhd(98): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(108) " "VHDL Process Statement warning at SPI_slave.vhd(108): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(112) " "VHDL Process Statement warning at SPI_slave.vhd(112): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(112) " "VHDL Process Statement warning at SPI_slave.vhd(112): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(118) " "VHDL Process Statement warning at SPI_slave.vhd(118): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_slave.vhd(121) " "VHDL Process Statement warning at SPI_slave.vhd(121): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(125) " "VHDL Process Statement warning at SPI_slave.vhd(125): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_slave.vhd(128) " "VHDL Process Statement warning at SPI_slave.vhd(128): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(129) " "VHDL Process Statement warning at SPI_slave.vhd(129): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(129) " "VHDL Process Statement warning at SPI_slave.vhd(129): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(134) " "VHDL Process Statement warning at SPI_slave.vhd(134): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(136) " "VHDL Process Statement warning at SPI_slave.vhd(136): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(143) " "VHDL Process Statement warning at SPI_slave.vhd(143): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(143) " "VHDL Process Statement warning at SPI_slave.vhd(143): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_slave.vhd(60) " "VHDL Process Statement warning at SPI_slave.vhd(60): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[0\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[1\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[2\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[3\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[4\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[5\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[6\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[7\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[8\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[9\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[10\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[11\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[12\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[13\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[14\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[15\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[16\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[17\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[18\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[19\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[20\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[21\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[22\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] SPI_slave.vhd(60) " "Inferred latch for \"rx_data\[23\]\" at SPI_slave.vhd(60)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557830934253 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:i2s_ports " "Elaborating entity \"I2S\" for hierarchy \"I2S:i2s_ports\"" {  } { { "top.vhd" "i2s_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557830934269 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557830935347 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557830935347 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|trdy SPI_slave:ecg_spi_ports\|trdy~_emulated SPI_slave:ecg_spi_ports\|trdy~1 " "Register \"SPI_slave:ecg_spi_ports\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|trdy~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|roe SPI_slave:ecg_spi_ports\|roe~_emulated SPI_slave:ecg_spi_ports\|roe~1 " "Register \"SPI_slave:ecg_spi_ports\|roe\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|roe~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|roe"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|trdy SPI_slave:rec_spi_ports\|trdy~_emulated SPI_slave:rec_spi_ports\|trdy~1 " "Register \"SPI_slave:rec_spi_ports\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|trdy~_emulated\" and latch \"SPI_slave:rec_spi_ports\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|rrdy SPI_slave:rec_spi_ports\|rrdy~_emulated SPI_slave:rec_spi_ports\|rrdy~1 " "Register \"SPI_slave:rec_spi_ports\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|rrdy~_emulated\" and latch \"SPI_slave:rec_spi_ports\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|roe SPI_slave:rec_spi_ports\|roe~_emulated SPI_slave:rec_spi_ports\|roe~1 " "Register \"SPI_slave:rec_spi_ports\|roe\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|roe~_emulated\" and latch \"SPI_slave:rec_spi_ports\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|roe"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|rrdy SPI_slave:ecg_spi_ports\|rrdy~_emulated SPI_slave:ecg_spi_ports\|rrdy~1 " "Register \"SPI_slave:ecg_spi_ports\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|rrdy~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[23\] SPI_slave:ecg_spi_ports\|tx_buf\[23\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[23\]~1 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[23\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[23\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[23\]~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[23\] SPI_slave:rec_spi_ports\|tx_buf\[23\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[23\]~1 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[23\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[23\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[23\]~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[22\] SPI_slave:ecg_spi_ports\|tx_buf\[22\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[22\]~5 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[22\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[22\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[22\]~5\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[22\] SPI_slave:rec_spi_ports\|tx_buf\[22\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[22\]~5 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[22\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[22\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[22\]~5\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[21\] SPI_slave:ecg_spi_ports\|tx_buf\[21\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[21\]~9 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[21\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[21\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[21\]~9\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[21\] SPI_slave:rec_spi_ports\|tx_buf\[21\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[21\]~9 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[21\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[21\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[21\]~9\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[20\] SPI_slave:ecg_spi_ports\|tx_buf\[20\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[20\]~13 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[20\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[20\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[20\]~13\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[20\] SPI_slave:rec_spi_ports\|tx_buf\[20\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[20\]~13 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[20\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[20\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[20\]~13\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[19\] SPI_slave:ecg_spi_ports\|tx_buf\[19\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[19\]~17 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[19\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[19\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[19\]~17\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[19\] SPI_slave:rec_spi_ports\|tx_buf\[19\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[19\]~17 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[19\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[19\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[19\]~17\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[18\] SPI_slave:ecg_spi_ports\|tx_buf\[18\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[18\]~21 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[18\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[18\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[18\]~21\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[18\] SPI_slave:rec_spi_ports\|tx_buf\[18\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[18\]~21 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[18\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[18\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[18\]~21\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[17\] SPI_slave:ecg_spi_ports\|tx_buf\[17\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[17\]~25 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[17\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[17\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[17\]~25\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[17\] SPI_slave:rec_spi_ports\|tx_buf\[17\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[17\]~25 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[17\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[17\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[17\]~25\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[16\] SPI_slave:ecg_spi_ports\|tx_buf\[16\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[16\]~29 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[16\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[16\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[16\]~29\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[16\] SPI_slave:rec_spi_ports\|tx_buf\[16\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[16\]~29 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[16\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[16\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[16\]~29\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[15\] SPI_slave:ecg_spi_ports\|tx_buf\[15\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[15\]~33 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[15\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[15\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[15\]~33\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[15\] SPI_slave:rec_spi_ports\|tx_buf\[15\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[15\]~33 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[15\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[15\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[15\]~33\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[14\] SPI_slave:ecg_spi_ports\|tx_buf\[14\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[14\]~37 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[14\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[14\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[14\]~37\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[14\] SPI_slave:rec_spi_ports\|tx_buf\[14\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[14\]~37 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[14\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[14\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[14\]~37\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[13\] SPI_slave:ecg_spi_ports\|tx_buf\[13\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[13\]~41 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[13\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[13\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[13\]~41\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[13\] SPI_slave:rec_spi_ports\|tx_buf\[13\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[13\]~41 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[13\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[13\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[13\]~41\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[12\] SPI_slave:ecg_spi_ports\|tx_buf\[12\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[12\]~45 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[12\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[12\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[12\]~45\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[12\] SPI_slave:rec_spi_ports\|tx_buf\[12\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[12\]~45 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[12\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[12\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[12\]~45\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[11\] SPI_slave:ecg_spi_ports\|tx_buf\[11\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[11\]~49 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[11\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[11\]~49\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[11\] SPI_slave:rec_spi_ports\|tx_buf\[11\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[11\]~49 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[11\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[11\]~49\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[10\] SPI_slave:ecg_spi_ports\|tx_buf\[10\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[10\]~53 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[10\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[10\]~53\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[10\] SPI_slave:rec_spi_ports\|tx_buf\[10\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[10\]~53 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[10\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[10\]~53\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[9\] SPI_slave:ecg_spi_ports\|tx_buf\[9\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[9\]~57 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[9\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[9\]~57\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[9\] SPI_slave:rec_spi_ports\|tx_buf\[9\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[9\]~57 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[9\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[9\]~57\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[8\] SPI_slave:ecg_spi_ports\|tx_buf\[8\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[8\]~61 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[8\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[8\]~61\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[8\] SPI_slave:rec_spi_ports\|tx_buf\[8\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[8\]~61 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[8\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[8\]~61\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[7\] SPI_slave:ecg_spi_ports\|tx_buf\[7\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[7\]~65 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[7\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[7\]~65\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[7\] SPI_slave:rec_spi_ports\|tx_buf\[7\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[7\]~65 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[7\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[7\]~65\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[6\] SPI_slave:ecg_spi_ports\|tx_buf\[6\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[6\]~69 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[6\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[6\]~69\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[6\] SPI_slave:rec_spi_ports\|tx_buf\[6\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[6\]~69 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[6\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[6\]~69\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[5\] SPI_slave:ecg_spi_ports\|tx_buf\[5\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[5\]~73 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[5\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[5\]~73\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[5\] SPI_slave:rec_spi_ports\|tx_buf\[5\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[5\]~73 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[5\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[5\]~73\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[4\] SPI_slave:ecg_spi_ports\|tx_buf\[4\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[4\]~77 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[4\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[4\]~77\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[4\] SPI_slave:rec_spi_ports\|tx_buf\[4\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[4\]~77 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[4\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[4\]~77\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[3\] SPI_slave:ecg_spi_ports\|tx_buf\[3\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[3\]~81 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[3\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[3\]~81\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[3\] SPI_slave:rec_spi_ports\|tx_buf\[3\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[3\]~81 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[3\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[3\]~81\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[2\] SPI_slave:ecg_spi_ports\|tx_buf\[2\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[2\]~85 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[2\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[2\]~85\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[2\] SPI_slave:rec_spi_ports\|tx_buf\[2\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[2\]~85 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[2\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[2\]~85\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[1\] SPI_slave:ecg_spi_ports\|tx_buf\[1\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[1\]~89 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[1\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[1\]~89\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[1\] SPI_slave:rec_spi_ports\|tx_buf\[1\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[1\]~89 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[1\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[1\]~89\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[0\] SPI_slave:ecg_spi_ports\|tx_buf\[0\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[0\]~93 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[0\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[0\]~93\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:ecg_spi_ports|tx_buf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[0\] SPI_slave:rec_spi_ports\|tx_buf\[0\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[0\]~93 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[0\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[0\]~93\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/SPI_slave.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557830935347 "|top|SPI_slave:rec_spi_ports|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1557830935347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[0\] GND " "Pin \"i2s_l_led_out\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[1\] GND " "Pin \"i2s_l_led_out\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[2\] GND " "Pin \"i2s_l_led_out\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[3\] GND " "Pin \"i2s_l_led_out\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[4\] GND " "Pin \"i2s_l_led_out\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[5\] GND " "Pin \"i2s_l_led_out\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[6\] GND " "Pin \"i2s_l_led_out\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[7\] GND " "Pin \"i2s_l_led_out\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[8\] GND " "Pin \"i2s_l_led_out\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[9\] GND " "Pin \"i2s_l_led_out\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[10\] GND " "Pin \"i2s_l_led_out\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[11\] GND " "Pin \"i2s_l_led_out\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[12\] GND " "Pin \"i2s_l_led_out\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[13\] GND " "Pin \"i2s_l_led_out\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[14\] GND " "Pin \"i2s_l_led_out\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[15\] GND " "Pin \"i2s_l_led_out\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[16\] GND " "Pin \"i2s_l_led_out\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[17\] GND " "Pin \"i2s_l_led_out\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[18\] GND " "Pin \"i2s_l_led_out\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[19\] GND " "Pin \"i2s_l_led_out\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[20\] GND " "Pin \"i2s_l_led_out\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[21\] GND " "Pin \"i2s_l_led_out\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[22\] GND " "Pin \"i2s_l_led_out\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[23\] GND " "Pin \"i2s_l_led_out\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_l_led_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[0\] GND " "Pin \"i2s_r_led_out\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[1\] GND " "Pin \"i2s_r_led_out\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[2\] GND " "Pin \"i2s_r_led_out\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[3\] GND " "Pin \"i2s_r_led_out\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[4\] GND " "Pin \"i2s_r_led_out\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[5\] GND " "Pin \"i2s_r_led_out\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[6\] GND " "Pin \"i2s_r_led_out\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[7\] GND " "Pin \"i2s_r_led_out\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[8\] GND " "Pin \"i2s_r_led_out\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[9\] GND " "Pin \"i2s_r_led_out\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[10\] GND " "Pin \"i2s_r_led_out\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[11\] GND " "Pin \"i2s_r_led_out\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[12\] GND " "Pin \"i2s_r_led_out\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[13\] GND " "Pin \"i2s_r_led_out\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[14\] GND " "Pin \"i2s_r_led_out\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[15\] GND " "Pin \"i2s_r_led_out\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[16\] GND " "Pin \"i2s_r_led_out\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[17\] GND " "Pin \"i2s_r_led_out\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[18\] GND " "Pin \"i2s_r_led_out\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[19\] GND " "Pin \"i2s_r_led_out\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[20\] GND " "Pin \"i2s_r_led_out\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[21\] GND " "Pin \"i2s_r_led_out\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[22\] GND " "Pin \"i2s_r_led_out\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[23\] GND " "Pin \"i2s_r_led_out\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557830935535 "|top|i2s_r_led_out[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557830935535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557830935878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557830936754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557830936754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_en " "No output dependent on input pin \"ecg_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557830936988 "|top|ecg_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rec_st_load_en " "No output dependent on input pin \"rec_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557830936988 "|top|rec_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_adc_data " "No output dependent on input pin \"i2s_adc_data\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4/top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557830936988 "|top|i2s_adc_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557830936988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "526 " "Implemented 526 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557830936988 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557830936988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557830936988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557830936988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557830937066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 12:48:57 2019 " "Processing ended: Tue May 14 12:48:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557830937066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557830937066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557830937066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557830937066 ""}
