<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="clk_ipcore/clkfbout"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="15.615" period="16.667" constraintValue="16.667" deviceLimit="1.052" freqLimit="950.570" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clk_ipcore/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4         HIGH 50%;</twConstName><twItemCnt>6615717</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>588</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.540</twMinPer></twConstHead><twPathRptBanner iPaths="94560" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.WEA1), 94560 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.747</twTotPathDel><twClkSkew dest = "1.949" src = "2.452">0.503</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_3_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_259_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_259_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>12.307</twRouteDel><twTotDel>15.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">cpu/m_alu/data_10</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.744</twTotPathDel><twClkSkew dest = "1.949" src = "2.448">0.499</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_10</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X42Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_alu/data&lt;10&gt;</twComp><twBEL>cpu/m_alu/data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>cpu/m_alu/data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y139.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y140.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>cpu/alu/Mmux_n1163731</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y141.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_261_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.796</twLogDel><twRouteDel>11.948</twRouteDel><twTotDel>15.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.737</twTotPathDel><twClkSkew dest = "1.949" src = "2.452">0.503</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_3_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_259_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_259_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.C6</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.460</twLogDel><twRouteDel>12.277</twRouteDel><twTotDel>15.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="94560" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.WEA2), 94560 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.747</twTotPathDel><twClkSkew dest = "1.949" src = "2.452">0.503</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_3_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_259_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_259_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>12.307</twRouteDel><twTotDel>15.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">cpu/m_alu/data_10</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.744</twTotPathDel><twClkSkew dest = "1.949" src = "2.448">0.499</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_10</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X42Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_alu/data&lt;10&gt;</twComp><twBEL>cpu/m_alu/data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>cpu/m_alu/data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y139.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y140.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>cpu/alu/Mmux_n1163731</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y141.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_261_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.796</twLogDel><twRouteDel>11.948</twRouteDel><twTotDel>15.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.737</twTotPathDel><twClkSkew dest = "1.949" src = "2.452">0.503</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_3_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_259_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_259_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.C6</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.460</twLogDel><twRouteDel>12.277</twRouteDel><twTotDel>15.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="94560" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.WEA3), 94560 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.747</twTotPathDel><twClkSkew dest = "1.949" src = "2.452">0.503</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_3_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_259_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_259_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>12.307</twRouteDel><twTotDel>15.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">cpu/m_alu/data_10</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.744</twTotPathDel><twClkSkew dest = "1.949" src = "2.448">0.499</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_10</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X42Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_alu/data&lt;10&gt;</twComp><twBEL>cpu/m_alu/data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>cpu/m_alu/data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y139.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y140.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>cpu/alu/Mmux_n1163731</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y141.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_261_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.796</twLogDel><twRouteDel>11.948</twRouteDel><twTotDel>15.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>15.737</twTotPathDel><twClkSkew dest = "1.949" src = "2.452">0.503</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp><twBEL>bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>bridge/addr[31]_GND_26_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_3_o</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_259_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_259_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/Mmux_curr_dev11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/valid</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.C6</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y153.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.460</twLogDel><twRouteDel>12.277</twRouteDel><twTotDel>15.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.683</twTotPathDel><twClkSkew dest = "0.974" src = "0.797">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y66.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.549</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y66.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.549</twRouteDel><twTotDel>0.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">cpu/m_alu/data_9</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.746</twTotPathDel><twClkSkew dest = "0.974" src = "0.799">-0.175</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_9</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>cpu/m_alu/data&lt;7&gt;</twComp><twBEL>cpu/m_alu/data_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y66.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.578</twDelInfo><twComp>cpu/m_alu/data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y66.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>0.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">cpu/m_alu/data_7</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.846</twTotPathDel><twClkSkew dest = "0.974" src = "0.799">-0.175</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_7</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>cpu/m_alu/data&lt;7&gt;</twComp><twBEL>cpu/m_alu/data_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y66.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.678</twDelInfo><twComp>cpu/m_alu/data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y66.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>0.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y80.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y78.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y76.CLKA" clockNet="clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2         HIGH 50%;</twConstName><twItemCnt>32449676431</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8144</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>26.809</twMinPer></twConstHead><twPathRptBanner iPaths="142566" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_im/data_5 (SLICE_X53Y62.BX), 142566 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.156</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">cpu/d_im/data_5</twDest><twTotPathDel>10.826</twTotPathDel><twClkSkew dest = "1.963" src = "2.358">0.395</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>cpu/d_im/data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.532</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;1&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.378</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/d_im/data_5_3</twComp><twBEL>cpu/d_im/data_5_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>cpu/d_im/data_5_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data&lt;7&gt;</twComp><twBEL>cpu/d_im/data_5</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>9.742</twRouteDel><twTotDel>10.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.304</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">cpu/d_im/data_5</twDest><twTotPathDel>10.678</twTotPathDel><twClkSkew dest = "1.963" src = "2.358">0.395</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>cpu/d_im/data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;1&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.378</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/d_im/data_5_3</twComp><twBEL>cpu/d_im/data_5_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>cpu/d_im/data_5_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data&lt;7&gt;</twComp><twBEL>cpu/d_im/data_5</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>9.594</twRouteDel><twTotDel>10.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.372</twSlack><twSrc BELType="RAM">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/d_im/data_5</twDest><twTotPathDel>9.584</twTotPathDel><twClkSkew dest = "1.963" src = "2.384">0.421</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/d_im/data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;1&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.378</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/d_im/data_5_3</twComp><twBEL>cpu/d_im/data_5_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>cpu/d_im/data_5_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data&lt;7&gt;</twComp><twBEL>cpu/d_im/data_5</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>6.876</twRouteDel><twTotDel>9.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="142566" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_im/data_3_1 (SLICE_X59Y81.AX), 142566 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.125</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">cpu/d_im/data_3_1</twDest><twTotPathDel>9.845</twTotPathDel><twClkSkew dest = "1.951" src = "2.358">0.407</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>cpu/d_im/data_3_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.543</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;0&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/d_im/data&lt;3&gt;</twComp><twBEL>cpu/d_im/data_3_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>cpu/d_im/data_3_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data_3_4</twComp><twBEL>cpu/d_im/data_3_1</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>8.742</twRouteDel><twTotDel>9.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.284</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">cpu/d_im/data_3_1</twDest><twTotPathDel>9.686</twTotPathDel><twClkSkew dest = "1.951" src = "2.358">0.407</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>cpu/d_im/data_3_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;0&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/d_im/data&lt;3&gt;</twComp><twBEL>cpu/d_im/data_3_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>cpu/d_im/data_3_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data_3_4</twComp><twBEL>cpu/d_im/data_3_1</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>8.583</twRouteDel><twTotDel>9.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.382</twSlack><twSrc BELType="RAM">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/d_im/data_3_1</twDest><twTotPathDel>8.562</twTotPathDel><twClkSkew dest = "1.951" src = "2.384">0.433</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/d_im/data_3_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;0&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/d_im/data&lt;3&gt;</twComp><twBEL>cpu/d_im/data_3_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>cpu/d_im/data_3_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data_3_4</twComp><twBEL>cpu/d_im/data_3_1</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>5.835</twRouteDel><twTotDel>8.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="142566" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_im/data_3_4 (SLICE_X59Y81.DX), 142566 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.166</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">cpu/d_im/data_3_4</twDest><twTotPathDel>9.804</twTotPathDel><twClkSkew dest = "1.951" src = "2.358">0.407</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>cpu/d_im/data_3_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.543</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;0&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/d_im/data&lt;3&gt;</twComp><twBEL>cpu/d_im/data_3_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cpu/d_im/data_3_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data_3_4</twComp><twBEL>cpu/d_im/data_3_4</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>8.701</twRouteDel><twTotDel>9.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.325</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">cpu/d_im/data_3_4</twDest><twTotPathDel>9.645</twTotPathDel><twClkSkew dest = "1.951" src = "2.358">0.407</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>cpu/d_im/data_3_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;0&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/d_im/data&lt;3&gt;</twComp><twBEL>cpu/d_im/data_3_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cpu/d_im/data_3_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data_3_4</twComp><twBEL>cpu/d_im/data_3_4</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>8.542</twRouteDel><twTotDel>9.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.423</twSlack><twSrc BELType="RAM">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/d_im/data_3_4</twDest><twTotPathDel>8.521</twTotPathDel><twClkSkew dest = "1.951" src = "2.384">0.433</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/d_im/data_3_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;0&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/d_im/data&lt;3&gt;</twComp><twBEL>cpu/d_im/data_3_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cpu/d_im/data_3_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpu/d_im/data_3_4</twComp><twBEL>cpu/d_im/data_3_4</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>5.794</twRouteDel><twTotDel>8.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_im/data_29_1 (SLICE_X64Y83.A5), 6 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">cpu/d_im/data_29_1</twDest><twTotPathDel>0.731</twTotPathDel><twClkSkew dest = "0.908" src = "0.713">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>cpu/d_im/data_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_29_2</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_29_2</twComp><twBEL>cpu/d_im/data_29_rstpot</twBEL><twBEL>cpu/d_im/data_29_1</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">cpu/d_im/data_29_1</twDest><twTotPathDel>0.834</twTotPathDel><twClkSkew dest = "0.908" src = "0.713">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>cpu/d_im/data_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_29_2</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_29_2</twComp><twBEL>cpu/d_im/data_29_rstpot</twBEL><twBEL>cpu/d_im/data_29_1</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.767</twSlack><twSrc BELType="RAM">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/d_im/data_29_1</twDest><twTotPathDel>2.237</twTotPathDel><twClkSkew dest = "0.908" src = "0.728">-0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/d_im/data_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X4Y42.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X4Y42.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_29_2</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_29_2</twComp><twBEL>cpu/d_im/data_29_rstpot</twBEL><twBEL>cpu/d_im/data_29_1</twBEL></twPathDel><twLogDel>1.548</twLogDel><twRouteDel>0.689</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_im/data_27_1 (SLICE_X64Y81.A5), 6 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">cpu/d_im/data_27_1</twDest><twTotPathDel>0.842</twTotPathDel><twClkSkew dest = "0.911" src = "0.713">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>cpu/d_im/data_27_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_27_2</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_27_2</twComp><twBEL>cpu/d_im/data_27_rstpot</twBEL><twBEL>cpu/d_im/data_27_1</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">cpu/d_im/data_27_1</twDest><twTotPathDel>0.945</twTotPathDel><twClkSkew dest = "0.911" src = "0.713">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>cpu/d_im/data_27_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X64Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_27_2</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_27_2</twComp><twBEL>cpu/d_im/data_27_rstpot</twBEL><twBEL>cpu/d_im/data_27_1</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.786</twSlack><twSrc BELType="RAM">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/d_im/data_27_1</twDest><twTotPathDel>2.252</twTotPathDel><twClkSkew dest = "0.911" src = "0.735">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/d_im/data_27_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X4Y40.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X4Y40.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_27_2</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_27_2</twComp><twBEL>cpu/d_im/data_27_rstpot</twBEL><twBEL>cpu/d_im/data_27_1</twBEL></twPathDel><twLogDel>1.548</twLogDel><twRouteDel>0.704</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7 (SLICE_X42Y126.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">uart_shim/uart/tx_data_5</twSrc><twDest BELType="FF">uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7</twDest><twTotPathDel>0.367</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/tx_data_5</twSrc><twDest BELType='FF'>uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk</twSrcClk><twPathDel><twSite>SLICE_X43Y126.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>uart_shim/uart/tx_data&lt;6&gt;</twComp><twBEL>uart_shim/uart/tx_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y126.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>uart_shim/uart/tx_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y126.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_9</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_TRANS_REG/Mmux_t_reg[10]_PWR_38_o_mux_0_OUT&lt;7&gt;11</twBEL><twBEL>uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.048</twRouteDel><twTotDel>0.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tbcper_I" slack="30.667" period="33.333" constraintValue="33.333" deviceLimit="2.666" freqLimit="375.094" physResource="clk_ipcore/clkout1_buf/I0" logResource="clk_ipcore/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_ipcore/clkout0"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Trpw" slack="32.853" period="33.333" constraintValue="16.666" deviceLimit="0.240" physResource="cpu/rf/registers_1&lt;839&gt;/SR" logResource="cpu/rf/registers_1_900/SR" locationPin="SLICE_X8Y116.SR" clockNet="rst"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Trpw" slack="32.853" period="33.333" constraintValue="16.666" deviceLimit="0.240" physResource="cpu/rf/registers_1&lt;839&gt;/SR" logResource="cpu/rf/registers_1_901/SR" locationPin="SLICE_X8Y116.SR" clockNet="rst"/></twPinLimitRpt></twConst><twConst anchorID="76" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.281</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X28Y129.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>31.052</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twTotPathDel>2.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>33.333</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.711</twLogDel><twRouteDel>1.570</twRouteDel><twTotDel>2.281</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP
        &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;
        TS_clk_ipcore_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X28Y129.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="79"><twSlack>1.110</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.691</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.110</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="80"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="39.696" errors="0" errorRollup="0" items="0" itemsRollup="32456292149"/><twConstRollup name="TS_clk_ipcore_clkout1" fullName="TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4         HIGH 50%;" type="child" depth="1" requirement="16.667" prefType="period" actual="16.540" actualRollup="N/A" errors="0" errorRollup="0" items="6615717" itemsRollup="0"/><twConstRollup name="TS_clk_ipcore_clkout0" fullName="TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2         HIGH 50%;" type="child" depth="1" requirement="33.333" prefType="period" actual="26.809" actualRollup="2.281" errors="0" errorRollup="0" items="32449676431" itemsRollup="1"/><twConstRollup name="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD" fullName="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="33.333" prefType="maxdelay" actual="2.281" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twClk2SUList anchorID="83" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>26.809</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="84"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>32456292149</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>26860</twConnCnt></twConstCov><twStats anchorID="85"><twMinPer>26.809</twMinPer><twFootnote number="1" /><twMaxFreq>37.301</twMaxFreq><twMaxFromToDel>2.281</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Dec 21 11:56:10 2019 </twTimestamp></twFoot><twClientInfo anchorID="86"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 590 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
