$comment
	File created using the following command:
		vcd file SR_LATCH.msim.vcd -direction
$end
$date
	Fri May 13 13:19:29 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module SR_LATCH_vlg_vec_tst $end
$var reg 1 ! treg_Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var wire 1 $ Q $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Q~input_o $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . R~input_o $end
$var wire 1 / S~input_o $end
$var wire 1 0 Q~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z!
0"
0#
x$
x%
0&
1'
x(
1)
1*
1+
x,
0-
0.
0/
x0
$end
#70000
1"
1.
0%
00
0$
0,
#250000
0"
0.
1%
#370000
1#
1"
1/
1.
0%
#570000
0#
0"
0/
0.
1%
#1000000
