
--- Phase 1: Issuing All Requests ---
[LSU Cycle 0] Issuing request UUID 0 for Addr 0x10000000
[LSU Cycle 0] Issuing request UUID 1 for Addr 0x10010080
[LSU Cycle 0] Issuing request UUID 2 for Addr 0x10020100
[LSU Cycle 0] Issuing request UUID 3 for Addr 0x10030180
[LSU Cycle 0] Issuing request UUID 4 for Addr 0x10040200
[LSU Cycle 0] Issuing request UUID 5 for Addr 0x10050280
[LSU Cycle 0] Issuing request UUID 6 for Addr 0x10060300
[LSU Cycle 0] Issuing request UUID 7 for Addr 0x10070380
[LSU Cycle 0] Issuing request UUID 8 for Addr 0x10080400
[LSU Cycle 0] Issuing request UUID 9 for Addr 0x10090480
[LSU Cycle 0] Issuing request UUID 10 for Addr 0x100A0500
[LSU Cycle 0] Issuing request UUID 11 for Addr 0x100B0580
[LSU Cycle 0] Issuing request UUID 12 for Addr 0x100C0600
[LSU Cycle 0] Issuing request UUID 13 for Addr 0x100D0680
[LSU Cycle 0] Issuing request UUID 14 for Addr 0x100E0700
[LSU Cycle 0] Issuing request UUID 15 for Addr 0x100F0780
[LSU Cycle 0] Issuing request UUID 16 for Addr 0x10100800
[LSU Cycle 0] Issuing request UUID 17 for Addr 0x10110880
[LSU Cycle 0] Issuing request UUID 18 for Addr 0x10120900
[LSU Cycle 0] Issuing request UUID 19 for Addr 0x10130980
[LSU Cycle 0] Issuing request UUID 20 for Addr 0x10140A00
[LSU Cycle 0] Issuing request UUID 21 for Addr 0x10150A80
[LSU Cycle 0] Issuing request UUID 22 for Addr 0x10160B00
[LSU Cycle 0] Issuing request UUID 23 for Addr 0x10170B80
[LSU Cycle 0] Issuing request UUID 24 for Addr 0x10180C00
[LSU Cycle 0] Issuing request UUID 25 for Addr 0x10190C80
[LSU Cycle 0] Issuing request UUID 26 for Addr 0x101A0D00
[LSU Cycle 0] Issuing request UUID 27 for Addr 0x101B0D80
[LSU Cycle 0] Issuing request UUID 28 for Addr 0x101C0E00
[LSU Cycle 0] Issuing request UUID 29 for Addr 0x101D0E80
[LSU Cycle 0] Issuing request UUID 30 for Addr 0x101E0F00
[LSU Cycle 0] Issuing request UUID 31 for Addr 0x101F0F80
[LSU Cycle 0] Issued 32 requests.

--- Phase 2: Running until 32 requests complete ---

--- Cycle 0 ---
--- Cycle L1_DCache ---
    -> Primary miss. Added to MSHR queue for bank 0.
    -> Sent miss notification for primary miss UUID 0.
  Request Status:
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 31

--- Cycle 1 ---
[LSU] Received MISS notification for UUID 0 (Warp 0, Thread 0)
--- Cycle L1_DCache ---
  [Bank 0] LAUNCHING miss fetch for block 0x200000 (UUID 0). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 1.
    -> Sent miss notification for primary miss UUID 1.
  Request Status:
    - Active Miss Fetch: 1
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 30

--- Cycle 2 ---
[LSU] Received MISS notification for UUID 1 (Warp 0, Thread 1)
--- Cycle L1_DCache ---
  [Bank 1] LAUNCHING miss fetch for block 0x200201 (UUID 1). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 2.
    -> Sent miss notification for primary miss UUID 2.
  Request Status:
    - Active Miss Fetch: 2
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 29

--- Cycle 3 ---
[LSU] Received MISS notification for UUID 2 (Warp 0, Thread 2)
--- Cycle L1_DCache ---
  [Bank 2] LAUNCHING miss fetch for block 0x200402 (UUID 2). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 3.
    -> Sent miss notification for primary miss UUID 3.
  Request Status:
    - Active Miss Fetch: 3
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 28

--- Cycle 4 ---
[LSU] Received MISS notification for UUID 3 (Warp 0, Thread 3)
--- Cycle L1_DCache ---
  [Bank 3] LAUNCHING miss fetch for block 0x200603 (UUID 3). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 4.
    -> Sent miss notification for primary miss UUID 4.
  Request Status:
    - Active Miss Fetch: 4
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 27

--- Cycle 5 ---
[LSU] Received MISS notification for UUID 4 (Warp 0, Thread 4)
--- Cycle L1_DCache ---
  [Bank 4] LAUNCHING miss fetch for block 0x200804 (UUID 4). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 5.
    -> Sent miss notification for primary miss UUID 5.
  Request Status:
    - Active Miss Fetch: 5
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 26

--- Cycle 6 ---
[LSU] Received MISS notification for UUID 5 (Warp 0, Thread 5)
--- Cycle L1_DCache ---
  [Bank 5] LAUNCHING miss fetch for block 0x200A05 (UUID 5). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 6.
    -> Sent miss notification for primary miss UUID 6.
  Request Status:
    - Active Miss Fetch: 6
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 25

--- Cycle 7 ---
[LSU] Received MISS notification for UUID 6 (Warp 0, Thread 6)
--- Cycle L1_DCache ---
  [Bank 6] LAUNCHING miss fetch for block 0x200C06 (UUID 6). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 7.
    -> Sent miss notification for primary miss UUID 7.
  Request Status:
    - Active Miss Fetch: 7
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 24

--- Cycle 8 ---
[LSU] Received MISS notification for UUID 7 (Warp 0, Thread 7)
--- Cycle L1_DCache ---
  [Bank 7] LAUNCHING miss fetch for block 0x200E07 (UUID 7). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 8.
    -> Sent miss notification for primary miss UUID 8.
  Request Status:
    - Active Miss Fetch: 8
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 23

--- Cycle 9 ---
[LSU] Received MISS notification for UUID 8 (Warp 0, Thread 8)
--- Cycle L1_DCache ---
  [Bank 8] LAUNCHING miss fetch for block 0x201008 (UUID 8). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 9.
    -> Sent miss notification for primary miss UUID 9.
  Request Status:
    - Active Miss Fetch: 9
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 22

--- Cycle 10 ---
[LSU] Received MISS notification for UUID 9 (Warp 0, Thread 9)
--- Cycle L1_DCache ---
  [Bank 9] LAUNCHING miss fetch for block 0x201209 (UUID 9). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 10.
    -> Sent miss notification for primary miss UUID 10.
  Request Status:
    - Active Miss Fetch: 10
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 21

--- Cycle 11 ---
[LSU] Received MISS notification for UUID 10 (Warp 0, Thread 10)
--- Cycle L1_DCache ---
  [Bank 10] LAUNCHING miss fetch for block 0x20140A (UUID 10). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 11.
    -> Sent miss notification for primary miss UUID 11.
  Request Status:
    - Active Miss Fetch: 11
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 20

--- Cycle 12 ---
[LSU] Received MISS notification for UUID 11 (Warp 0, Thread 11)
--- Cycle L1_DCache ---
  [Bank 11] LAUNCHING miss fetch for block 0x20160B (UUID 11). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 12.
    -> Sent miss notification for primary miss UUID 12.
  Request Status:
    - Active Miss Fetch: 12
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 19

--- Cycle 13 ---
[LSU] Received MISS notification for UUID 12 (Warp 0, Thread 12)
--- Cycle L1_DCache ---
  [Bank 12] LAUNCHING miss fetch for block 0x20180C (UUID 12). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 13.
    -> Sent miss notification for primary miss UUID 13.
  Request Status:
    - Active Miss Fetch: 13
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 18

--- Cycle 14 ---
[LSU] Received MISS notification for UUID 13 (Warp 0, Thread 13)
--- Cycle L1_DCache ---
  [Bank 13] LAUNCHING miss fetch for block 0x201A0D (UUID 13). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 14.
    -> Sent miss notification for primary miss UUID 14.
  Request Status:
    - Active Miss Fetch: 14
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 17

--- Cycle 15 ---
[LSU] Received MISS notification for UUID 14 (Warp 0, Thread 14)
--- Cycle L1_DCache ---
  [Bank 14] LAUNCHING miss fetch for block 0x201C0E (UUID 14). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 15.
    -> Sent miss notification for primary miss UUID 15.
  Request Status:
    - Active Miss Fetch: 15
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 16

--- Cycle 16 ---
[LSU] Received MISS notification for UUID 15 (Warp 0, Thread 15)
--- Cycle L1_DCache ---
  [Bank 15] LAUNCHING miss fetch for block 0x201E0F (UUID 15). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 16.
    -> Sent miss notification for primary miss UUID 16.
  Request Status:
    - Active Miss Fetch: 16
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 15

--- Cycle 17 ---
[LSU] Received MISS notification for UUID 16 (Warp 0, Thread 16)
--- Cycle L1_DCache ---
  [Bank 16] LAUNCHING miss fetch for block 0x202010 (UUID 16). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 17.
    -> Sent miss notification for primary miss UUID 17.
  Request Status:
    - Active Miss Fetch: 17
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 14

--- Cycle 18 ---
[LSU] Received MISS notification for UUID 17 (Warp 0, Thread 17)
--- Cycle L1_DCache ---
  [Bank 17] LAUNCHING miss fetch for block 0x202211 (UUID 17). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 18.
    -> Sent miss notification for primary miss UUID 18.
  Request Status:
    - Active Miss Fetch: 18
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 13

--- Cycle 19 ---
[LSU] Received MISS notification for UUID 18 (Warp 0, Thread 18)
--- Cycle L1_DCache ---
  [Bank 18] LAUNCHING miss fetch for block 0x202412 (UUID 18). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 19.
    -> Sent miss notification for primary miss UUID 19.
  Request Status:
    - Active Miss Fetch: 19
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 12

--- Cycle 20 ---
[LSU] Received MISS notification for UUID 19 (Warp 0, Thread 19)
--- Cycle L1_DCache ---
  [Bank 19] LAUNCHING miss fetch for block 0x202613 (UUID 19). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 20.
    -> Sent miss notification for primary miss UUID 20.
  Request Status:
    - Active Miss Fetch: 20
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 11

--- Cycle 21 ---
[LSU] Received MISS notification for UUID 20 (Warp 0, Thread 20)
--- Cycle L1_DCache ---
  [Bank 20] LAUNCHING miss fetch for block 0x202814 (UUID 20). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 21.
    -> Sent miss notification for primary miss UUID 21.
  Request Status:
    - Active Miss Fetch: 21
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 10

--- Cycle 22 ---
[LSU] Received MISS notification for UUID 21 (Warp 0, Thread 21)
--- Cycle L1_DCache ---
  [Bank 21] LAUNCHING miss fetch for block 0x202A15 (UUID 21). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 22.
    -> Sent miss notification for primary miss UUID 22.
  Request Status:
    - Active Miss Fetch: 22
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 9

--- Cycle 23 ---
[LSU] Received MISS notification for UUID 22 (Warp 0, Thread 22)
--- Cycle L1_DCache ---
  [Bank 22] LAUNCHING miss fetch for block 0x202C16 (UUID 22). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 23.
    -> Sent miss notification for primary miss UUID 23.
  Request Status:
    - Active Miss Fetch: 23
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 8

--- Cycle 24 ---
[LSU] Received MISS notification for UUID 23 (Warp 0, Thread 23)
--- Cycle L1_DCache ---
  [Bank 23] LAUNCHING miss fetch for block 0x202E17 (UUID 23). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 24.
    -> Sent miss notification for primary miss UUID 24.
  Request Status:
    - Active Miss Fetch: 24
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 7

--- Cycle 25 ---
[LSU] Received MISS notification for UUID 24 (Warp 0, Thread 24)
--- Cycle L1_DCache ---
  [Bank 24] LAUNCHING miss fetch for block 0x203018 (UUID 24). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 25.
    -> Sent miss notification for primary miss UUID 25.
  Request Status:
    - Active Miss Fetch: 25
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 6

--- Cycle 26 ---
[LSU] Received MISS notification for UUID 25 (Warp 0, Thread 25)
--- Cycle L1_DCache ---
  [Bank 25] LAUNCHING miss fetch for block 0x203219 (UUID 25). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 26.
    -> Sent miss notification for primary miss UUID 26.
  Request Status:
    - Active Miss Fetch: 26
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 5

--- Cycle 27 ---
[LSU] Received MISS notification for UUID 26 (Warp 0, Thread 26)
--- Cycle L1_DCache ---
  [Bank 26] LAUNCHING miss fetch for block 0x20341A (UUID 26). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 27.
    -> Sent miss notification for primary miss UUID 27.
  Request Status:
    - Active Miss Fetch: 27
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 4

--- Cycle 28 ---
[LSU] Received MISS notification for UUID 27 (Warp 0, Thread 27)
--- Cycle L1_DCache ---
  [Bank 27] LAUNCHING miss fetch for block 0x20361B (UUID 27). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 28.
    -> Sent miss notification for primary miss UUID 28.
  Request Status:
    - Active Miss Fetch: 28
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 3

--- Cycle 29 ---
[LSU] Received MISS notification for UUID 28 (Warp 0, Thread 28)
--- Cycle L1_DCache ---
  [Bank 28] LAUNCHING miss fetch for block 0x20381C (UUID 28). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 29.
    -> Sent miss notification for primary miss UUID 29.
  Request Status:
    - Active Miss Fetch: 29
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 2

--- Cycle 30 ---
[LSU] Received MISS notification for UUID 29 (Warp 0, Thread 29)
--- Cycle L1_DCache ---
  [Bank 29] LAUNCHING miss fetch for block 0x203A1D (UUID 29). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 30.
    -> Sent miss notification for primary miss UUID 30.
  Request Status:
    - Active Miss Fetch: 30
    - Waiting in MSHR Queue: 1
    - Waiting in Request Queue (Stalled?): 1

--- Cycle 31 ---
[LSU] Received MISS notification for UUID 30 (Warp 0, Thread 30)
--- Cycle L1_DCache ---
  [Bank 30] LAUNCHING miss fetch for block 0x203C1E (UUID 30). 200-cycle timer started.
    -> Primary miss. Added to MSHR queue for bank 31.
    -> Sent miss notification for primary miss UUID 31.
  Request Status:
    - Active Miss Fetch: 31
    - Waiting in MSHR Queue: 1

--- Cycle 32 ---
[LSU] Received MISS notification for UUID 31 (Warp 0, Thread 31)
--- Cycle L1_DCache ---
  [Bank 31] LAUNCHING miss fetch for block 0x203E1F (UUID 31). 200-cycle timer started.
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 33 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 34 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 35 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 36 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 37 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 38 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 39 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 40 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 41 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 42 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 43 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 44 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 45 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 46 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 47 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 48 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 49 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 50 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 51 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 52 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 53 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 54 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 55 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 56 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 57 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 58 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 59 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 60 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 61 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 62 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 63 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 64 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 65 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 66 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 67 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 68 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 69 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 70 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 71 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 72 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 73 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 74 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 75 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 76 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 77 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 78 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 79 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 80 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 81 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 82 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 83 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 84 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 85 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 86 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 87 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 88 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 89 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 90 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 91 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 92 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 93 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 94 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 95 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 96 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 97 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 98 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 99 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 100 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 101 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 102 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 103 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 104 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 105 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 106 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 107 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 108 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 109 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 110 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 111 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 112 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 113 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 114 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 115 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 116 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 117 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 118 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 119 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 120 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 121 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 122 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 123 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 124 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 125 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 126 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 127 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 128 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 129 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 130 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 131 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 132 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 133 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 134 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 135 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 136 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 137 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 138 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 139 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 140 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 141 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 142 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 143 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 144 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 145 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 146 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 147 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 148 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 149 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 150 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 151 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 152 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 153 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 154 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 155 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 156 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 157 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 158 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 159 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 160 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 161 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 162 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 163 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 164 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 165 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 166 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 167 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 168 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 169 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 170 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 171 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 172 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 173 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 174 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 175 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 176 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 177 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 178 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 179 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 180 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 181 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 182 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 183 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 184 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 185 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 186 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 187 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 188 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 189 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 190 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 191 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 192 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 193 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 194 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 195 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 196 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 197 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 198 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 199 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 200 ---
--- Cycle L1_DCache ---
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 201 ---
--- Cycle L1_DCache ---
  [Bank 0] MISS COMPLETE for block 0x200000
    -> Sent data word to response_queue for UUID 0
  Request Status:
    - Active Miss Fetch: 32

--- Cycle 202 ---
[LSU] Received data response for UUID 0, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 1] MISS COMPLETE for block 0x200201
    -> Sent data word to response_queue for UUID 1
  Request Status:
    - Active Miss Fetch: 31
    - Completed (Data: 0x1010101): 1

--- Cycle 203 ---
[LSU] Received data response for UUID 1, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 2] MISS COMPLETE for block 0x200402
    -> Sent data word to response_queue for UUID 2
  Request Status:
    - Active Miss Fetch: 30
    - Completed (Data: 0x1010101): 2

--- Cycle 204 ---
[LSU] Received data response for UUID 2, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 3] MISS COMPLETE for block 0x200603
    -> Sent data word to response_queue for UUID 3
  Request Status:
    - Active Miss Fetch: 29
    - Completed (Data: 0x1010101): 3

--- Cycle 205 ---
[LSU] Received data response for UUID 3, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 4] MISS COMPLETE for block 0x200804
    -> Sent data word to response_queue for UUID 4
  Request Status:
    - Active Miss Fetch: 28
    - Completed (Data: 0x1010101): 4

--- Cycle 206 ---
[LSU] Received data response for UUID 4, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 5] MISS COMPLETE for block 0x200A05
    -> Sent data word to response_queue for UUID 5
  Request Status:
    - Active Miss Fetch: 27
    - Completed (Data: 0x1010101): 5

--- Cycle 207 ---
[LSU] Received data response for UUID 5, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 6] MISS COMPLETE for block 0x200C06
    -> Sent data word to response_queue for UUID 6
  Request Status:
    - Active Miss Fetch: 26
    - Completed (Data: 0x1010101): 6

--- Cycle 208 ---
[LSU] Received data response for UUID 6, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 7] MISS COMPLETE for block 0x200E07
    -> Sent data word to response_queue for UUID 7
  Request Status:
    - Active Miss Fetch: 25
    - Completed (Data: 0x1010101): 7

--- Cycle 209 ---
[LSU] Received data response for UUID 7, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 8] MISS COMPLETE for block 0x201008
    -> Sent data word to response_queue for UUID 8
  Request Status:
    - Active Miss Fetch: 24
    - Completed (Data: 0x1010101): 8

--- Cycle 210 ---
[LSU] Received data response for UUID 8, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 9] MISS COMPLETE for block 0x201209
    -> Sent data word to response_queue for UUID 9
  Request Status:
    - Active Miss Fetch: 23
    - Completed (Data: 0x1010101): 9

--- Cycle 211 ---
[LSU] Received data response for UUID 9, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 10] MISS COMPLETE for block 0x20140A
    -> Sent data word to response_queue for UUID 10
  Request Status:
    - Active Miss Fetch: 22
    - Completed (Data: 0x1010101): 10

--- Cycle 212 ---
[LSU] Received data response for UUID 10, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 11] MISS COMPLETE for block 0x20160B
    -> Sent data word to response_queue for UUID 11
  Request Status:
    - Active Miss Fetch: 21
    - Completed (Data: 0x1010101): 11

--- Cycle 213 ---
[LSU] Received data response for UUID 11, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 12] MISS COMPLETE for block 0x20180C
    -> Sent data word to response_queue for UUID 12
  Request Status:
    - Active Miss Fetch: 20
    - Completed (Data: 0x1010101): 12

--- Cycle 214 ---
[LSU] Received data response for UUID 12, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 13] MISS COMPLETE for block 0x201A0D
    -> Sent data word to response_queue for UUID 13
  Request Status:
    - Active Miss Fetch: 19
    - Completed (Data: 0x1010101): 13

--- Cycle 215 ---
[LSU] Received data response for UUID 13, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 14] MISS COMPLETE for block 0x201C0E
    -> Sent data word to response_queue for UUID 14
  Request Status:
    - Active Miss Fetch: 18
    - Completed (Data: 0x1010101): 14

--- Cycle 216 ---
[LSU] Received data response for UUID 14, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 15] MISS COMPLETE for block 0x201E0F
    -> Sent data word to response_queue for UUID 15
  Request Status:
    - Active Miss Fetch: 17
    - Completed (Data: 0x1010101): 15

--- Cycle 217 ---
[LSU] Received data response for UUID 15, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 16] MISS COMPLETE for block 0x202010
    -> Sent data word to response_queue for UUID 16
  Request Status:
    - Active Miss Fetch: 16
    - Completed (Data: 0x1010101): 16

--- Cycle 218 ---
[LSU] Received data response for UUID 16, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 17] MISS COMPLETE for block 0x202211
    -> Sent data word to response_queue for UUID 17
  Request Status:
    - Active Miss Fetch: 15
    - Completed (Data: 0x1010101): 17

--- Cycle 219 ---
[LSU] Received data response for UUID 17, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 18] MISS COMPLETE for block 0x202412
    -> Sent data word to response_queue for UUID 18
  Request Status:
    - Active Miss Fetch: 14
    - Completed (Data: 0x1010101): 18

--- Cycle 220 ---
[LSU] Received data response for UUID 18, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 19] MISS COMPLETE for block 0x202613
    -> Sent data word to response_queue for UUID 19
  Request Status:
    - Active Miss Fetch: 13
    - Completed (Data: 0x1010101): 19

--- Cycle 221 ---
[LSU] Received data response for UUID 19, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 20] MISS COMPLETE for block 0x202814
    -> Sent data word to response_queue for UUID 20
  Request Status:
    - Active Miss Fetch: 12
    - Completed (Data: 0x1010101): 20

--- Cycle 222 ---
[LSU] Received data response for UUID 20, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 21] MISS COMPLETE for block 0x202A15
    -> Sent data word to response_queue for UUID 21
  Request Status:
    - Active Miss Fetch: 11
    - Completed (Data: 0x1010101): 21

--- Cycle 223 ---
[LSU] Received data response for UUID 21, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 22] MISS COMPLETE for block 0x202C16
    -> Sent data word to response_queue for UUID 22
  Request Status:
    - Active Miss Fetch: 10
    - Completed (Data: 0x1010101): 22

--- Cycle 224 ---
[LSU] Received data response for UUID 22, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 23] MISS COMPLETE for block 0x202E17
    -> Sent data word to response_queue for UUID 23
  Request Status:
    - Active Miss Fetch: 9
    - Completed (Data: 0x1010101): 23

--- Cycle 225 ---
[LSU] Received data response for UUID 23, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 24] MISS COMPLETE for block 0x203018
    -> Sent data word to response_queue for UUID 24
  Request Status:
    - Active Miss Fetch: 8
    - Completed (Data: 0x1010101): 24

--- Cycle 226 ---
[LSU] Received data response for UUID 24, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 25] MISS COMPLETE for block 0x203219
    -> Sent data word to response_queue for UUID 25
  Request Status:
    - Active Miss Fetch: 7
    - Completed (Data: 0x1010101): 25

--- Cycle 227 ---
[LSU] Received data response for UUID 25, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 26] MISS COMPLETE for block 0x20341A
    -> Sent data word to response_queue for UUID 26
  Request Status:
    - Active Miss Fetch: 6
    - Completed (Data: 0x1010101): 26

--- Cycle 228 ---
[LSU] Received data response for UUID 26, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 27] MISS COMPLETE for block 0x20361B
    -> Sent data word to response_queue for UUID 27
  Request Status:
    - Active Miss Fetch: 5
    - Completed (Data: 0x1010101): 27

--- Cycle 229 ---
[LSU] Received data response for UUID 27, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 28] MISS COMPLETE for block 0x20381C
    -> Sent data word to response_queue for UUID 28
  Request Status:
    - Active Miss Fetch: 4
    - Completed (Data: 0x1010101): 28

--- Cycle 230 ---
[LSU] Received data response for UUID 28, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 29] MISS COMPLETE for block 0x203A1D
    -> Sent data word to response_queue for UUID 29
  Request Status:
    - Active Miss Fetch: 3
    - Completed (Data: 0x1010101): 29

--- Cycle 231 ---
[LSU] Received data response for UUID 29, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 30] MISS COMPLETE for block 0x203C1E
    -> Sent data word to response_queue for UUID 30
  Request Status:
    - Active Miss Fetch: 2
    - Completed (Data: 0x1010101): 30

--- Cycle 232 ---
[LSU] Received data response for UUID 30, Data: 0x1010101
--- Cycle L1_DCache ---
  [Bank 31] MISS COMPLETE for block 0x203E1F
    -> Sent data word to response_queue for UUID 31
  Request Status:
    - Active Miss Fetch: 1
    - Completed (Data: 0x1010101): 31

--- Cycle 233 ---
[LSU] Received data response for UUID 31, Data: 0x1010101
--- Cycle L1_DCache ---
  Request Status:
    - Completed (Data: 0x1010101): 32

--- Simulation Finished ---
Total cycles taken: 234
Total requests issued: 32
Total requests completed: 32
