ARM GAS  /tmp/ccYOpP4K.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_timebase_tim.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_InitTick,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_InitTick
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_InitTick:
  26              	.LVL0:
  27              	.LFB144:
  28              		.file 1 "Core/Src/stm32h7xx_hal_timebase_tim.c"
   1:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @file    stm32h7xx_hal_timebase_TIM.c
   5:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32h7xx_hal_timebase_tim.c **** #include "stm32h7xx_hal.h"
  22:Core/Src/stm32h7xx_hal_timebase_tim.c **** #include "stm32h7xx_hal_tim.h"
  23:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim1;
  29:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  30:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/ccYOpP4K.s 			page 2


  31:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  32:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
  33:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM1 as a time base source.
  34:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval HAL status
  40:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  41:Core/Src/stm32h7xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  43:Core/Src/stm32h7xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  33              		.loc 1 43 3 view .LVU1
  44:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              uwTimclock;
  34              		.loc 1 44 3 view .LVU2
  45:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  46:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue;
  35              		.loc 1 46 3 view .LVU3
  47:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  36              		.loc 1 47 3 view .LVU4
  48:Core/Src/stm32h7xx_hal_timebase_tim.c **** /*Configure the TIM1 IRQ priority */
  49:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  37              		.loc 1 49 3 view .LVU5
  38              		.loc 1 49 6 is_stmt 0 view .LVU6
  39 0000 0F28     		cmp	r0, #15
  40 0002 01D9     		bls	.L9
  50:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  51:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
  52:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  53:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable the TIM1 global Interrupt */
  54:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTickPrio = TickPriority;
  56:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  57:Core/Src/stm32h7xx_hal_timebase_tim.c ****   else
  58:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  59:Core/Src/stm32h7xx_hal_timebase_tim.c ****     return HAL_ERROR;
  41              		.loc 1 59 12 view .LVU7
  42 0004 0120     		movs	r0, #1
  43              	.LVL1:
  60:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  61:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  62:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable TIM1 clock */
  63:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_RCC_TIM1_CLK_ENABLE();
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  65:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Get clock configuration */
  66:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  67:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  68:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM1 clock */
  69:Core/Src/stm32h7xx_hal_timebase_tim.c ****       uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
  70:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  71:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  72:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
ARM GAS  /tmp/ccYOpP4K.s 			page 3


  73:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  74:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Initialize TIM1 */
  75:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Instance = TIM1;
  76:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  77:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  78:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  79:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  80:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  81:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + ClockDivision = 0
  82:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + Counter direction = Up
  83:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  84:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.Period = (1000000U / 1000U) - 1U;
  85:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
  86:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
  87:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  88:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  89:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
  90:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  91:Core/Src/stm32h7xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim1);
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  94:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  95:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Return function status */
  96:Core/Src/stm32h7xx_hal_timebase_tim.c ****   return HAL_ERROR;
  97:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
  44              		.loc 1 97 1 view .LVU8
  45 0006 7047     		bx	lr
  46              	.LVL2:
  47              	.L9:
  42:Core/Src/stm32h7xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  48              		.loc 1 42 1 view .LVU9
  49 0008 10B5     		push	{r4, lr}
  50              	.LCFI0:
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 4, -8
  53              		.cfi_offset 14, -4
  54 000a 8AB0     		sub	sp, sp, #40
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 48
  57 000c 0446     		mov	r4, r0
  51:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  58              		.loc 1 51 3 is_stmt 1 view .LVU10
  59 000e 0022     		movs	r2, #0
  60 0010 0146     		mov	r1, r0
  61 0012 1920     		movs	r0, #25
  62              	.LVL3:
  51:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  63              		.loc 1 51 3 is_stmt 0 view .LVU11
  64 0014 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL4:
  54:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTickPrio = TickPriority;
  66              		.loc 1 54 3 is_stmt 1 view .LVU12
  67 0018 1920     		movs	r0, #25
  68 001a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  69              	.LVL5:
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  70              		.loc 1 55 5 view .LVU13
ARM GAS  /tmp/ccYOpP4K.s 			page 4


  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  71              		.loc 1 55 16 is_stmt 0 view .LVU14
  72 001e 174B     		ldr	r3, .L11
  73 0020 1C60     		str	r4, [r3]
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  74              		.loc 1 63 3 is_stmt 1 view .LVU15
  75              	.LBB2:
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  76              		.loc 1 63 3 view .LVU16
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  77              		.loc 1 63 3 view .LVU17
  78 0022 174B     		ldr	r3, .L11+4
  79 0024 D3F8F020 		ldr	r2, [r3, #240]
  80 0028 42F00102 		orr	r2, r2, #1
  81 002c C3F8F020 		str	r2, [r3, #240]
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  82              		.loc 1 63 3 view .LVU18
  83 0030 D3F8F030 		ldr	r3, [r3, #240]
  84 0034 03F00103 		and	r3, r3, #1
  85 0038 0093     		str	r3, [sp]
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  86              		.loc 1 63 3 view .LVU19
  87 003a 009B     		ldr	r3, [sp]
  88              	.LBE2:
  63:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  89              		.loc 1 63 3 view .LVU20
  66:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  90              		.loc 1 66 3 view .LVU21
  91 003c 01A9     		add	r1, sp, #4
  92 003e 02A8     		add	r0, sp, #8
  93 0040 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  94              	.LVL6:
  69:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  95              		.loc 1 69 7 view .LVU22
  69:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  96              		.loc 1 69 22 is_stmt 0 view .LVU23
  97 0044 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
  98              	.LVL7:
  69:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  99              		.loc 1 69 18 view .LVU24
 100 0048 4300     		lsls	r3, r0, #1
 101              	.LVL8:
  72:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 102              		.loc 1 72 3 is_stmt 1 view .LVU25
  72:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 103              		.loc 1 72 46 is_stmt 0 view .LVU26
 104 004a 0E48     		ldr	r0, .L11+8
 105 004c A0FB0323 		umull	r2, r3, r0, r3
 106              	.LVL9:
  72:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 107              		.loc 1 72 46 view .LVU27
 108 0050 9B0C     		lsrs	r3, r3, #18
  72:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 109              		.loc 1 72 20 view .LVU28
 110 0052 013B     		subs	r3, r3, #1
 111              	.LVL10:
  75:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/ccYOpP4K.s 			page 5


 112              		.loc 1 75 3 is_stmt 1 view .LVU29
  75:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 113              		.loc 1 75 18 is_stmt 0 view .LVU30
 114 0054 0C48     		ldr	r0, .L11+12
 115 0056 0D4A     		ldr	r2, .L11+16
 116 0058 0260     		str	r2, [r0]
  84:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
 117              		.loc 1 84 3 is_stmt 1 view .LVU31
  84:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
 118              		.loc 1 84 21 is_stmt 0 view .LVU32
 119 005a 40F2E732 		movw	r2, #999
 120 005e C260     		str	r2, [r0, #12]
  85:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
 121              		.loc 1 85 3 is_stmt 1 view .LVU33
  85:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
 122              		.loc 1 85 24 is_stmt 0 view .LVU34
 123 0060 4360     		str	r3, [r0, #4]
  86:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 124              		.loc 1 86 3 is_stmt 1 view .LVU35
  86:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 125              		.loc 1 86 28 is_stmt 0 view .LVU36
 126 0062 0023     		movs	r3, #0
 127              	.LVL11:
  86:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 128              		.loc 1 86 28 view .LVU37
 129 0064 0361     		str	r3, [r0, #16]
  87:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 130              		.loc 1 87 3 is_stmt 1 view .LVU38
  87:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 131              		.loc 1 87 26 is_stmt 0 view .LVU39
 132 0066 8360     		str	r3, [r0, #8]
  89:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 133              		.loc 1 89 3 is_stmt 1 view .LVU40
  89:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 134              		.loc 1 89 6 is_stmt 0 view .LVU41
 135 0068 FFF7FEFF 		bl	HAL_TIM_Base_Init
 136              	.LVL12:
  89:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 137              		.loc 1 89 5 view .LVU42
 138 006c 10B1     		cbz	r0, .L10
  96:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 139              		.loc 1 96 10 view .LVU43
 140 006e 0120     		movs	r0, #1
 141              	.L2:
 142              		.loc 1 97 1 view .LVU44
 143 0070 0AB0     		add	sp, sp, #40
 144              	.LCFI2:
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 8
 147              		@ sp needed
 148 0072 10BD     		pop	{r4, pc}
 149              	.LVL13:
 150              	.L10:
 151              	.LCFI3:
 152              		.cfi_restore_state
  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 153              		.loc 1 92 5 is_stmt 1 view .LVU45
ARM GAS  /tmp/ccYOpP4K.s 			page 6


  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 154              		.loc 1 92 12 is_stmt 0 view .LVU46
 155 0074 0448     		ldr	r0, .L11+12
 156 0076 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 157              	.LVL14:
 158 007a F9E7     		b	.L2
 159              	.L12:
 160              		.align	2
 161              	.L11:
 162 007c 00000000 		.word	uwTickPrio
 163 0080 00440258 		.word	1476543488
 164 0084 83DE1B43 		.word	1125899907
 165 0088 00000000 		.word	.LANCHOR0
 166 008c 00000140 		.word	1073807360
 167              		.cfi_endproc
 168              	.LFE144:
 170              		.section	.text.HAL_SuspendTick,"ax",%progbits
 171              		.align	1
 172              		.global	HAL_SuspendTick
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 176              		.fpu fpv5-d16
 178              	HAL_SuspendTick:
 179              	.LFB145:
  98:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  99:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
 100:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 101:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM1 update interrupt.
 102:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  None
 103:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval None
 104:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
 105:Core/Src/stm32h7xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 106:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
 180              		.loc 1 106 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 107:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Disable TIM1 update Interrupt */
 108:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);
 185              		.loc 1 108 3 view .LVU48
 186 0000 034B     		ldr	r3, .L14
 187 0002 1A68     		ldr	r2, [r3]
 188 0004 D368     		ldr	r3, [r2, #12]
 189 0006 23F00103 		bic	r3, r3, #1
 190 000a D360     		str	r3, [r2, #12]
 109:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 191              		.loc 1 109 1 is_stmt 0 view .LVU49
 192 000c 7047     		bx	lr
 193              	.L15:
 194 000e 00BF     		.align	2
 195              	.L14:
 196 0010 00000000 		.word	.LANCHOR0
 197              		.cfi_endproc
 198              	.LFE145:
 200              		.section	.text.HAL_ResumeTick,"ax",%progbits
ARM GAS  /tmp/ccYOpP4K.s 			page 7


 201              		.align	1
 202              		.global	HAL_ResumeTick
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv5-d16
 208              	HAL_ResumeTick:
 209              	.LFB146:
 110:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 111:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
 112:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 113:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM1 update interrupt.
 114:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  None
 115:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval None
 116:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
 117:Core/Src/stm32h7xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 118:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
 210              		.loc 1 118 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 119:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable TIM1 Update interrupt */
 120:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 215              		.loc 1 120 3 view .LVU51
 216 0000 034B     		ldr	r3, .L17
 217 0002 1A68     		ldr	r2, [r3]
 218 0004 D368     		ldr	r3, [r2, #12]
 219 0006 43F00103 		orr	r3, r3, #1
 220 000a D360     		str	r3, [r2, #12]
 121:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 221              		.loc 1 121 1 is_stmt 0 view .LVU52
 222 000c 7047     		bx	lr
 223              	.L18:
 224 000e 00BF     		.align	2
 225              	.L17:
 226 0010 00000000 		.word	.LANCHOR0
 227              		.cfi_endproc
 228              	.LFE146:
 230              		.global	htim1
 231              		.section	.bss.htim1,"aw",%nobits
 232              		.align	2
 233              		.set	.LANCHOR0,. + 0
 236              	htim1:
 237 0000 00000000 		.space	76
 237      00000000 
 237      00000000 
 237      00000000 
 237      00000000 
 238              		.text
 239              	.Letext0:
 240              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 241              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h733xx.h"
 242              		.file 4 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 243              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 244              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 245              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
ARM GAS  /tmp/ccYOpP4K.s 			page 8


 246              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 247              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /tmp/ccYOpP4K.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_timebase_tim.c
     /tmp/ccYOpP4K.s:17     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccYOpP4K.s:25     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccYOpP4K.s:162    .text.HAL_InitTick:000000000000007c $d
     /tmp/ccYOpP4K.s:171    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccYOpP4K.s:178    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccYOpP4K.s:196    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccYOpP4K.s:201    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccYOpP4K.s:208    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccYOpP4K.s:226    .text.HAL_ResumeTick:0000000000000010 $d
     /tmp/ccYOpP4K.s:236    .bss.htim1:0000000000000000 htim1
     /tmp/ccYOpP4K.s:232    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK2Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
uwTickPrio
