TimeQuest Timing Analyzer report for sample_armrobot_top
Wed Sep 03 06:24:43 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'SCI_SCLK'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'SCI_SCLK'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. MTBF Summary
 26. Synchronizer Summary
 27. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 40. Slow 1200mV 0C Model Setup: 'SCI_SCLK'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'SCI_SCLK'
 43. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 44. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. MTBF Summary
 52. Synchronizer Summary
 53. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 65. Fast 1200mV 0C Model Setup: 'SCI_SCLK'
 66. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 67. Fast 1200mV 0C Model Hold: 'SCI_SCLK'
 68. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 69. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; sample_armrobot_top                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                              ;
+------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                          ; Status ; Read at                  ;
+------------------------------------------------------------------------+--------+--------------------------+
; motor_controller_core/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Sep 03 06:24:41 2014 ;
; peridot_top.sdc                                                        ; OK     ; Wed Sep 03 06:24:41 2014 ;
+------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
; SCI_SCLK   ; Base ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCI_SCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 75.69 MHz ; 75.69 MHz       ; CLOCK_50   ;      ;
; 147.3 MHz ; 147.3 MHz       ; SCI_SCLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; 6.788  ; 0.000           ;
; SCI_SCLK ; 38.272 ; 0.000           ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.452 ; 0.000           ;
; SCI_SCLK ; 0.485 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 15.457 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 3.805 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; 9.737  ; 0.000                         ;
; SCI_SCLK ; 41.263 ; 0.000                         ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.788 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 13.111     ;
; 6.788 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 13.111     ;
; 6.788 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 13.111     ;
; 6.798 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 13.101     ;
; 6.798 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 13.101     ;
; 6.798 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 13.101     ;
; 6.974 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.956     ;
; 6.984 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.946     ;
; 7.018 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.881     ;
; 7.018 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.881     ;
; 7.018 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.881     ;
; 7.163 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.759     ;
; 7.163 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.759     ;
; 7.173 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.749     ;
; 7.173 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.749     ;
; 7.182 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.751     ;
; 7.182 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.751     ;
; 7.192 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.741     ;
; 7.192 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.741     ;
; 7.204 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.726     ;
; 7.229 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.702     ;
; 7.239 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.692     ;
; 7.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.673     ;
; 7.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.673     ;
; 7.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.673     ;
; 7.263 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.678     ;
; 7.263 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.678     ;
; 7.263 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.678     ;
; 7.275 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.642     ;
; 7.275 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.642     ;
; 7.275 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.642     ;
; 7.282 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.637     ;
; 7.292 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.627     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.365 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.534     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.524     ;
; 7.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.529     ;
; 7.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.529     ;
; 7.410 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.531     ;
; 7.410 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.531     ;
; 7.410 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.531     ;
; 7.412 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.528     ;
; 7.412 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.521     ;
; 7.412 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.521     ;
; 7.422 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.518     ;
; 7.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 12.518     ;
; 7.449 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 12.523     ;
; 7.459 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.472     ;
; 7.461 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 12.487     ;
; 7.512 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.429     ;
; 7.512 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.429     ;
; 7.512 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.429     ;
; 7.512 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.407     ;
; 7.518 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.423     ;
; 7.518 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.423     ;
; 7.518 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.423     ;
; 7.540 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.394     ;
; 7.540 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.394     ;
; 7.540 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.394     ;
; 7.540 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.394     ;
; 7.547 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 12.361     ;
; 7.547 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 12.361     ;
; 7.547 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 12.361     ;
; 7.550 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.381     ;
; 7.550 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.381     ;
; 7.550 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.384     ;
; 7.550 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.384     ;
; 7.550 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.384     ;
; 7.550 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.384     ;
; 7.560 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.371     ;
; 7.560 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.371     ;
; 7.579 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.355     ;
; 7.579 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.355     ;
; 7.579 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.355     ;
; 7.579 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.355     ;
; 7.589 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.345     ;
; 7.589 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.345     ;
; 7.589 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.345     ;
; 7.589 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.345     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
; 7.595 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.304     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.272 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.174      ; 3.589      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.231      ; 3.630      ;
; 38.409 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.774     ; 2.504      ;
; 38.414 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.290      ; 3.563      ;
; 38.414 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.290      ; 3.563      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.190      ; 3.420      ;
; 38.531 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.360      ;
; 38.600 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.276      ; 3.363      ;
; 38.600 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.276      ; 3.363      ;
; 38.600 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.276      ; 3.363      ;
; 38.600 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.276      ; 3.363      ;
; 38.600 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.276      ; 3.363      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.754 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.826      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.808 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.829      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.877 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.050     ; 2.760      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.889 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.107     ; 2.691      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 38.943 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.653      ;
; 39.029 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.009      ; 2.667      ;
; 39.029 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.009      ; 2.667      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.066 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.091     ; 2.530      ;
; 39.071 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.009      ; 2.625      ;
; 39.071 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.009      ; 2.625      ;
; 39.146 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.077     ; 2.464      ;
; 39.164 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.267     ; 2.256      ;
; 39.188 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.077     ; 2.422      ;
; 39.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.467      ;
; 39.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.467      ;
; 39.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.467      ;
; 39.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.467      ;
; 39.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.467      ;
; 39.257 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.425      ;
; 39.257 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.425      ;
; 39.257 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.425      ;
; 39.257 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.425      ;
; 39.257 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.425      ;
; 39.645 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.293     ; 1.749      ;
; 39.701 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.236     ; 1.750      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_encoder:pwmled|pwmout_reg                                                                                                                                                                                                ; pwm_encoder:pwmled|pwmout_reg                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                                                                        ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                     ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                  ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; pwm_encoder:pwmled|pwmcounter_reg[0]                                                                                                                                                                                         ; pwm_encoder:pwmled|pwmcounter_reg[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                     ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.487 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.780      ;
; 0.492 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.785      ;
; 0.496 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.789      ;
; 0.496 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.790      ;
; 0.497 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.791      ;
; 0.501 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.794      ;
; 0.505 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[2]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.799      ;
; 0.507 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[2]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.802      ;
; 0.516 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; pwm_encoder:pwmled|pwmcounter_reg[7]                                                                                                                                                                                         ; pwm_encoder:pwmled|pwmcounter_reg[7]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.810      ;
; 0.518 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.812      ;
; 0.524 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|read_latency_shift_reg[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.816      ;
; 0.526 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.511 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.778      ;
; 0.517 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.785      ;
; 0.519 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.785      ;
; 0.519 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.786      ;
; 0.520 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.786      ;
; 0.520 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.786      ;
; 0.521 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.788      ;
; 0.522 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.789      ;
; 0.525 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.793      ;
; 0.527 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.796      ;
; 0.534 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.802      ;
; 0.537 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.804      ;
; 0.538 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.805      ;
; 0.541 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.783      ;
; 0.563 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.805      ;
; 0.649 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.136      ; 0.997      ;
; 0.653 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.919      ;
; 0.655 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.136      ; 1.003      ;
; 0.655 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.136      ; 1.003      ;
; 0.665 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.933      ;
; 0.666 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.934      ;
; 0.667 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.935      ;
; 0.669 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.937      ;
; 0.670 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.938      ;
; 0.701 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.943      ;
; 0.702 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.944      ;
; 0.723 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.992      ;
; 0.725 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.994      ;
; 0.733 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.002      ;
; 0.735 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.382      ;
; 0.736 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.383      ;
; 0.739 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.006      ;
; 0.740 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.007      ;
; 0.741 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.008      ;
; 0.741 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.010      ;
; 0.749 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.018      ;
; 0.751 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.398      ;
; 0.752 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.399      ;
; 0.757 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.136      ; 1.105      ;
; 0.759 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.028      ;
; 0.760 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.029      ;
; 0.761 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.030      ;
; 0.766 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.033      ;
; 0.778 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.136      ; 1.126      ;
; 0.783 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.051      ;
; 0.786 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.054      ;
; 0.787 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.055      ;
; 0.791 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.058      ;
; 0.791 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.058      ;
; 0.793 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.062      ;
; 0.803 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.072      ;
; 0.805 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.074      ;
; 0.805 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.074      ;
; 0.810 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.077      ;
; 0.816 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.085      ;
; 0.842 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.110      ;
; 0.852 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.120      ;
; 0.894 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.541      ;
; 0.896 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.543      ;
; 0.898 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.167      ;
; 0.904 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.172      ;
; 0.956 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.383      ; 1.551      ;
; 0.968 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 1.210      ;
; 0.971 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.618      ;
; 0.991 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.258      ;
; 0.993 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.640      ;
; 0.997 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.264      ;
; 1.011 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 1.253      ;
; 1.064 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.499     ; 0.777      ;
; 1.064 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.499     ; 0.777      ;
; 1.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.499     ; 0.778      ;
; 1.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.499     ; 0.778      ;
; 1.090 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.383      ; 1.685      ;
; 1.114 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.435      ; 1.761      ;
; 1.125 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.136      ; 1.473      ;
; 1.128 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.397      ;
; 1.136 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.405      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.489      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.489      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.489      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.489      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.486      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|read_latency_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.486      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.486      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.479      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.479      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.479      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.479      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.479      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[0][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.486      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.486      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.480      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.479      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.480      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.487      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.487      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.487      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.487      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.487      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.480      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.480      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.480      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.480      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.481      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.478      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.478      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.478      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.474      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.474      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.474      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.474      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.471      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.489      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.488      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.491      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.484      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
; 15.457 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.490      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.105      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.099      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.805 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.106      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.110      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.110      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.110      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.110      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[18]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[7]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.102      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.108      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.103      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.806 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.109      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.096      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.096      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[0][70]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.096      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.095      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.096      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[0][107]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.096      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.807 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.102      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.121      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.121      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.121      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 4.122      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.115      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.115      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.115      ;
; 3.808 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.115      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][107]                    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]             ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]             ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[6]      ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                      ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                            ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][107]                              ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][70]                               ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                              ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                              ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:peridot_bridge_avalon_master_agent|hold_waitrequest          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|read_latency_shift_reg[0]           ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]             ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dacout_reg                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[2]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[3]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[4]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[5]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[6]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[7]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[8]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[9]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dacout_reg                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[2]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[3]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[4]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[5]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[6]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[7]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[8]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[9]                                                                                                                                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][107]                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][70]                               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                              ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[0]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[3]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[5]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[8]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|read_latency_shift_reg[0]        ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]          ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]          ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[0]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[2]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[5]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[8]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[0]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[4]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[8]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[9]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|read_latency_shift_reg[0]        ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]          ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]          ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[1]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[2]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[4]               ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[6]               ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 41.263 ; 41.483       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 41.318 ; 41.506       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.318 ; 41.506       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.318 ; 41.506       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.318 ; 41.506       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.318 ; 41.506       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.321 ; 41.509       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.327 ; 41.515       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.330 ; 41.518       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.331 ; 41.519       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.331 ; 41.519       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.337 ; 41.525       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.370 ; 41.590       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 41.390 ; 41.578       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 41.412 ; 41.600       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.430 ; 41.650       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 41.430 ; 41.650       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 41.430 ; 41.650       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 41.430 ; 41.650       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 41.430 ; 41.650       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 41.449 ; 41.669       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 41.454 ; 41.674       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 41.454 ; 41.674       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 2.304 ; 2.617 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 1.278 ; 1.564 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -1.852 ; -2.164 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.761 ; -1.047 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 9.876 ; 9.273 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 7.982 ; 7.847 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 8.446 ; 8.162 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 8.547 ; 8.444 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 8.940 ; 8.565 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 9.081 ; 8.817 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 8.301 ; 8.063 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 7.099 ; 6.941 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 7.061 ; 6.899 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 9.876 ; 9.273 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 7.558 ; 7.320 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 7.521 ; 7.280 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 7.318 ; 7.112 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 7.846 ; 7.540 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 7.656 ; 7.447 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 8.398 ; 8.073 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 8.176 ; 8.485 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 8.103 ; 7.765 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 6.589 ; 6.708 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 6.768 ; 6.898 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 6.814 ; 6.653 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 7.693 ; 7.559 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 8.144 ; 7.867 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 8.242 ; 8.139 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 8.620 ; 8.255 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 8.755 ; 8.497 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 8.006 ; 7.773 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 6.850 ; 6.694 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 6.814 ; 6.653 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 9.607 ; 9.009 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 7.292 ; 7.059 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 7.256 ; 7.020 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 7.061 ; 6.858 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 7.569 ; 7.270 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 7.382 ; 7.177 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 8.092 ; 7.776 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 7.880 ; 8.182 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 7.815 ; 7.486 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 6.351 ; 6.469 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 6.529 ; 6.658 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 32.789 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                              ; Synchronization Node                                                                                                                                                                                                                              ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 32.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.662       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 14.127       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 32.953                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 18.895       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 14.058       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 33.473                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.664       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 14.809       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 162.947                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.415       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.532       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 163.282                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.416       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.866       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 163.553                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.416       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.137       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 80.91 MHz  ; 80.91 MHz       ; CLOCK_50   ;      ;
; 147.78 MHz ; 147.78 MHz      ; SCI_SCLK   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 7.641  ; 0.000          ;
; SCI_SCLK ; 38.283 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.400 ; 0.000          ;
; SCI_SCLK ; 0.430 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.755 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 3.403 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; 9.749  ; 0.000                        ;
; SCI_SCLK ; 41.125 ; 0.000                        ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.641 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.272     ;
; 7.641 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.272     ;
; 7.641 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.272     ;
; 7.646 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.267     ;
; 7.646 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.267     ;
; 7.646 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.267     ;
; 7.784 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.159     ;
; 7.789 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.154     ;
; 7.830 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.083     ;
; 7.830 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.083     ;
; 7.830 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 12.083     ;
; 7.973 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.970     ;
; 7.999 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.936     ;
; 7.999 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.936     ;
; 8.004 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.931     ;
; 8.004 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.931     ;
; 8.045 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.882     ;
; 8.045 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.882     ;
; 8.045 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.882     ;
; 8.045 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.899     ;
; 8.050 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.897     ;
; 8.050 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.897     ;
; 8.050 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.894     ;
; 8.055 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.892     ;
; 8.055 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.892     ;
; 8.060 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.890     ;
; 8.060 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.890     ;
; 8.060 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.890     ;
; 8.079 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.848     ;
; 8.079 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.848     ;
; 8.079 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.848     ;
; 8.133 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.800     ;
; 8.138 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.812     ;
; 8.138 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.812     ;
; 8.138 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.812     ;
; 8.138 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.795     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.170 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.743     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.175 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.738     ;
; 8.188 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.769     ;
; 8.188 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.747     ;
; 8.188 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.747     ;
; 8.203 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 11.777     ;
; 8.222 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.735     ;
; 8.228 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.724     ;
; 8.233 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.719     ;
; 8.234 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.710     ;
; 8.239 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.708     ;
; 8.239 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.708     ;
; 8.281 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 11.699     ;
; 8.284 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.666     ;
; 8.284 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.666     ;
; 8.284 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.666     ;
; 8.284 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.666     ;
; 8.284 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.666     ;
; 8.284 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.666     ;
; 8.322 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.611     ;
; 8.356 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.587     ;
; 8.356 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.587     ;
; 8.356 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.587     ;
; 8.356 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.587     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.359 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.554     ;
; 8.361 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.582     ;
; 8.361 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.582     ;
; 8.361 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.582     ;
; 8.361 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.582     ;
; 8.366 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.576     ;
; 8.366 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.576     ;
; 8.371 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.571     ;
; 8.371 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.571     ;
; 8.383 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 11.536     ;
; 8.383 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 11.536     ;
; 8.383 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 11.536     ;
; 8.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.550     ;
; 8.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.550     ;
; 8.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.550     ;
; 8.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.550     ;
; 8.398 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.545     ;
; 8.398 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.545     ;
; 8.398 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.545     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.283 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.030      ; 3.435      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.300 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 3.467      ;
; 38.417 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.134      ; 3.405      ;
; 38.417 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.134      ; 3.405      ;
; 38.453 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.833     ; 2.402      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.044      ; 3.258      ;
; 38.543 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.060      ; 3.205      ;
; 38.607 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.124      ; 3.205      ;
; 38.607 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.124      ; 3.205      ;
; 38.607 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.124      ; 3.205      ;
; 38.607 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.124      ; 3.205      ;
; 38.607 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.124      ; 3.205      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.767 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.684      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.817 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.683      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.893 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.237     ; 2.558      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.899 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 2.601      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 38.975 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.490      ;
; 39.024 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.133     ; 2.531      ;
; 39.024 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.133     ; 2.531      ;
; 39.083 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.133     ; 2.472      ;
; 39.083 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.133     ; 2.472      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.091 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.223     ; 2.374      ;
; 39.140 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.404     ; 2.144      ;
; 39.150 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.207     ; 2.331      ;
; 39.209 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.207     ; 2.272      ;
; 39.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.331      ;
; 39.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.331      ;
; 39.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.331      ;
; 39.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.331      ;
; 39.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.331      ;
; 39.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.272      ;
; 39.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.272      ;
; 39.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.272      ;
; 39.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.272      ;
; 39.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.143     ; 2.272      ;
; 39.588 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.427     ; 1.673      ;
; 39.637 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.378     ; 1.673      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_encoder:pwmled|pwmout_reg                                                                                                                                                                                                ; pwm_encoder:pwmled|pwmout_reg                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                                                                        ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                     ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                  ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; pwm_encoder:pwmled|pwmcounter_reg[0]                                                                                                                                                                                         ; pwm_encoder:pwmled|pwmcounter_reg[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                     ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.451 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.718      ;
; 0.455 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.723      ;
; 0.457 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.725      ;
; 0.460 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.728      ;
; 0.463 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.731      ;
; 0.465 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.732      ;
; 0.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.737      ;
; 0.475 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[2]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; pwm_encoder:pwmled|pwmcounter_reg[7]                                                                                                                                                                                         ; pwm_encoder:pwmled|pwmcounter_reg[7]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[2]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.745      ;
; 0.483 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|read_latency_shift_reg[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.755      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.445 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.684      ;
; 0.470 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.716      ;
; 0.477 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.723      ;
; 0.478 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.724      ;
; 0.478 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.724      ;
; 0.479 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.724      ;
; 0.480 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.724      ;
; 0.481 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.725      ;
; 0.482 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.726      ;
; 0.487 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.732      ;
; 0.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.739      ;
; 0.496 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.740      ;
; 0.498 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.744      ;
; 0.499 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.743      ;
; 0.500 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.746      ;
; 0.502 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.503 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.747      ;
; 0.503 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.747      ;
; 0.509 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.721      ;
; 0.536 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.748      ;
; 0.570 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 0.899      ;
; 0.576 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 0.905      ;
; 0.577 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 0.906      ;
; 0.602 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.848      ;
; 0.617 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.862      ;
; 0.618 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.863      ;
; 0.620 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.865      ;
; 0.623 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.866      ;
; 0.626 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.869      ;
; 0.627 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.241      ;
; 0.627 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.241      ;
; 0.639 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.253      ;
; 0.640 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.254      ;
; 0.647 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.891      ;
; 0.660 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.904      ;
; 0.661 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.873      ;
; 0.662 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.874      ;
; 0.669 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.913      ;
; 0.670 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.913      ;
; 0.672 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.916      ;
; 0.672 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.916      ;
; 0.673 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.917      ;
; 0.675 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.919      ;
; 0.679 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.922      ;
; 0.680 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.923      ;
; 0.682 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.011      ;
; 0.692 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.021      ;
; 0.692 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.935      ;
; 0.709 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.955      ;
; 0.725 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.970      ;
; 0.737 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.981      ;
; 0.737 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.980      ;
; 0.737 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.980      ;
; 0.738 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.982      ;
; 0.742 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.985      ;
; 0.755 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.999      ;
; 0.757 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.001      ;
; 0.757 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.001      ;
; 0.758 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.002      ;
; 0.760 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.004      ;
; 0.779 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.393      ;
; 0.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.394      ;
; 0.786 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.031      ;
; 0.792 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.037      ;
; 0.828 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.073      ;
; 0.838 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.082      ;
; 0.840 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.362      ; 1.397      ;
; 0.855 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.469      ;
; 0.859 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.473      ;
; 0.904 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 1.116      ;
; 0.922 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 1.134      ;
; 0.927 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.171      ;
; 0.932 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.176      ;
; 0.955 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.362      ; 1.512      ;
; 0.962 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.441     ; 0.716      ;
; 0.962 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.441     ; 0.716      ;
; 0.963 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.441     ; 0.717      ;
; 0.963 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.441     ; 0.717      ;
; 0.982 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.419      ; 1.596      ;
; 1.016 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.260      ;
; 1.018 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.347      ;
; 1.035 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.279      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.203      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.203      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.203      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.203      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.204      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.200      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.200      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.200      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.200      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.199      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|read_latency_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.199      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.199      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.192      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.192      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[0][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[0][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.192      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.192      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.199      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.199      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.193      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.192      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.189      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.189      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.189      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.202      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.189      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.189      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.195      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.195      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.195      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.194      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.195      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.201      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.201      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.201      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.201      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.191      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.190      ;
; 15.755 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.184      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[18]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.677      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.403 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.676      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.683      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.683      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.683      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.683      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.672      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.404 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.682      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.670      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.670      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[0][70]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.670      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.669      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.691      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.691      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.691      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.691      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.691      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.683      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.683      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.683      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.683      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch3|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.680      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.680      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.680      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch2|data_out[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.679      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.693      ;
; 3.405 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.692      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                            ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                            ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                              ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                              ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|read_latency_shift_reg[0]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]             ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]             ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]             ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]             ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[6]      ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][107]                              ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][70]                               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                              ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                              ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                              ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[0]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[8]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|read_latency_shift_reg[0]        ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]          ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]          ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[0]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[8]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[0]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[4]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[8]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|av_readdata_pre[9]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[1]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[8]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[9]               ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[0]                  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[2]                  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[5]        ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|av_readdata_pre[0]                  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|read_latency_shift_reg[0]           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[0]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[1]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[2]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[4]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[5]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[7]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[0]      ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                   ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[0]                    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                   ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][107]                    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:peridot_bridge_avalon_master_agent|hold_waitrequest          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|read_latency_shift_reg[0]        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]          ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[3]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[1]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[2]      ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                             ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                             ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                        ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                       ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                               ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                             ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                              ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 41.125 ; 41.341       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 41.156 ; 41.340       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.156 ; 41.340       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.156 ; 41.340       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.156 ; 41.340       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.156 ; 41.340       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.170 ; 41.354       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.170 ; 41.354       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.172 ; 41.356       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.177 ; 41.361       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.178 ; 41.362       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 41.248 ; 41.432       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 41.283 ; 41.467       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.301 ; 41.517       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.320 ; 41.536       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.320 ; 41.536       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.320 ; 41.536       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.320 ; 41.536       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ;
; 41.376 ; 41.560       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 1.963 ; 2.155 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 0.968 ; 1.122 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -1.554 ; -1.748 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.498 ; -0.654 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 8.975 ; 8.235 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 7.361 ; 7.091 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 7.788 ; 7.302 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 7.855 ; 7.566 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 8.239 ; 7.682 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 8.360 ; 7.923 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 7.672 ; 7.297 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 6.509 ; 6.290 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 6.473 ; 6.247 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 8.975 ; 8.235 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 6.986 ; 6.612 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 6.961 ; 6.575 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 6.752 ; 6.427 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 7.259 ; 6.814 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 7.071 ; 6.738 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 7.795 ; 7.304 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 7.389 ; 7.845 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 7.447 ; 6.955 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 5.975 ; 6.139 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 6.058 ; 6.260 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 6.229 ; 6.007 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 7.078 ; 6.814 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 7.492 ; 7.020 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 7.556 ; 7.274 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 7.926 ; 7.385 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 8.041 ; 7.616 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 7.380 ; 7.016 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 6.263 ; 6.048 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 6.229 ; 6.007 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 8.708 ; 7.977 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 6.721 ; 6.358 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 6.697 ; 6.323 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 6.497 ; 6.181 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 6.984 ; 6.552 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 6.800 ; 6.477 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 7.495 ; 7.020 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 7.105 ; 7.547 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 7.166 ; 6.688 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 5.743 ; 5.905 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 5.825 ; 6.024 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.220 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                              ; Synchronization Node                                                                                                                                                                                                                              ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 33.220                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.755       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 14.465       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 33.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 18.960       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 14.399       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 33.864                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.755       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 15.109       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 163.248                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.508       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.740       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 163.546                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.509       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 81.037       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 163.815                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.509       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.306       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 14.109 ; 0.000          ;
; SCI_SCLK ; 40.780 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
; SCI_SCLK ; 0.199 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.919 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.690 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; 9.262  ; 0.000                        ;
; SCI_SCLK ; 40.809 ; 0.000                        ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.109 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.836      ;
; 14.109 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.836      ;
; 14.109 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.836      ;
; 14.109 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.836      ;
; 14.109 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.836      ;
; 14.109 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.836      ;
; 14.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.746      ;
; 14.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.746      ;
; 14.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.746      ;
; 14.242 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.725      ;
; 14.242 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.725      ;
; 14.287 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.671      ;
; 14.287 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.671      ;
; 14.287 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.671      ;
; 14.287 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.671      ;
; 14.308 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.650      ;
; 14.308 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.650      ;
; 14.308 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.650      ;
; 14.314 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.657      ;
; 14.314 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.657      ;
; 14.314 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.657      ;
; 14.323 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.648      ;
; 14.323 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.648      ;
; 14.323 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.648      ;
; 14.330 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.638      ;
; 14.330 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.638      ;
; 14.330 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.638      ;
; 14.330 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.638      ;
; 14.332 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.635      ;
; 14.334 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.634      ;
; 14.334 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.634      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.341 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.604      ;
; 14.342 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.616      ;
; 14.342 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.616      ;
; 14.342 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.616      ;
; 14.348 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.623      ;
; 14.348 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.623      ;
; 14.361 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.600      ;
; 14.361 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.600      ;
; 14.377 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.581      ;
; 14.377 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.581      ;
; 14.420 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.548      ;
; 14.420 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.548      ;
; 14.424 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.544      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.431 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.514      ;
; 14.433 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.538      ;
; 14.433 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.538      ;
; 14.433 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.538      ;
; 14.434 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.537      ;
; 14.434 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.537      ;
; 14.434 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.537      ;
; 14.438 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.533      ;
; 14.441 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.539      ;
; 14.447 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 5.546      ;
; 14.451 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.510      ;
; 14.456 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 5.537      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.469 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.495      ;
; 14.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.489      ;
; 14.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.489      ;
; 14.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.489      ;
; 14.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.489      ;
; 14.475 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.505      ;
; 14.486 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.485      ;
; 14.486 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.485      ;
; 14.492 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.492      ;
; 14.492 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.492      ;
; 14.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.471      ;
; 14.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.471      ;
; 14.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.471      ;
; 14.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.471      ;
; 14.493 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.471      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.780 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.712      ; 1.605      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.802 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.740      ; 1.611      ;
; 40.812 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.255      ; 1.116      ;
; 40.852 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.774      ; 1.595      ;
; 40.852 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.774      ; 1.595      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.857 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.724      ; 1.540      ;
; 40.891 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.515      ;
; 40.925 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.768      ; 1.516      ;
; 40.925 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.768      ; 1.516      ;
; 40.925 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.768      ; 1.516      ;
; 40.925 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.768      ; 1.516      ;
; 40.925 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.768      ; 1.516      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.030 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.242      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.065 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.235      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.099 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.173      ;
; 41.171 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.661      ; 1.163      ;
; 41.171 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.661      ; 1.163      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.174 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.627      ; 1.126      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.189 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.095      ;
; 41.200 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.661      ; 1.134      ;
; 41.200 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.661      ; 1.134      ;
; 41.210 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.620      ; 1.083      ;
; 41.239 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.620      ; 1.054      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.084      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.084      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.084      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.084      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.084      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.244 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.611      ; 1.040      ;
; 41.269 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.578      ; 0.982      ;
; 41.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.055      ;
; 41.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.055      ;
; 41.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.055      ;
; 41.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.055      ;
; 41.273 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.055      ;
; 41.461 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.561      ; 0.773      ;
; 41.489 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.589      ; 0.773      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_encoder:pwmled|pwmout_reg                                                                                                                                                                                                ; pwm_encoder:pwmled|pwmout_reg                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                                                                        ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                     ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                  ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                      ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                                                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; pwm_encoder:pwmled|pwmcounter_reg[0]                                                                                                                                                                                         ; pwm_encoder:pwmled|pwmcounter_reg[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                     ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[2]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[2]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                                                                                ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                              ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                                                                             ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]                                                            ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[6]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch1|data_out[6]                                                                                                                                               ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; pwm_encoder:pwmled|pwmcounter_reg[7]                                                                                                                                                                                         ; pwm_encoder:pwmled|pwmcounter_reg[7]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.316      ;
; 0.206 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.314      ;
; 0.208 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.315      ;
; 0.209 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.316      ;
; 0.210 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.317      ;
; 0.211 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.317      ;
; 0.212 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.319      ;
; 0.213 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.319      ;
; 0.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.320      ;
; 0.214 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.320      ;
; 0.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.322      ;
; 0.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.322      ;
; 0.215 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.322      ;
; 0.216 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.316      ;
; 0.216 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.323      ;
; 0.216 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.322      ;
; 0.218 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.324      ;
; 0.219 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.325      ;
; 0.221 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.321      ;
; 0.252 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.386      ;
; 0.258 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.392      ;
; 0.258 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.392      ;
; 0.262 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.373      ;
; 0.263 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.374      ;
; 0.265 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.376      ;
; 0.267 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.374      ;
; 0.275 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.387      ;
; 0.277 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.384      ;
; 0.277 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.384      ;
; 0.277 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.384      ;
; 0.277 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.387      ;
; 0.282 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.392      ;
; 0.287 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.399      ;
; 0.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.388      ;
; 0.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.398      ;
; 0.288 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.400      ;
; 0.289 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.389      ;
; 0.289 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.395      ;
; 0.289 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.401      ;
; 0.290 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.396      ;
; 0.290 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.400      ;
; 0.292 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.398      ;
; 0.305 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.562      ;
; 0.305 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.562      ;
; 0.308 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.414      ;
; 0.310 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.421      ;
; 0.311 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.422      ;
; 0.313 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.570      ;
; 0.314 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.448      ;
; 0.315 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.572      ;
; 0.315 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.427      ;
; 0.316 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.423      ;
; 0.323 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.429      ;
; 0.326 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.460      ;
; 0.330 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.440      ;
; 0.331 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.442      ;
; 0.332 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.442      ;
; 0.333 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.443      ;
; 0.348 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.455      ;
; 0.349 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.456      ;
; 0.362 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.462      ;
; 0.369 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.476      ;
; 0.372 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.629      ;
; 0.372 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.482      ;
; 0.375 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.632      ;
; 0.385 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.642      ;
; 0.385 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.156      ; 0.625      ;
; 0.387 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.493      ;
; 0.392 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.492      ;
; 0.393 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.499      ;
; 0.408 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.665      ;
; 0.437 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.156      ; 0.677      ;
; 0.450 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.173      ; 0.707      ;
; 0.451 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.585      ;
; 0.459 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.569      ;
; 0.471 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.578      ;
; 0.474 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.580      ;
; 0.476 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.586      ;
; 0.483 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.593      ;
; 0.483 ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.249     ; 0.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][70]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch4|data_out[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.053      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][107]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.043      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|av_readdata_pre[6]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|av_readdata_pre[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.051      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|av_readdata_pre[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.052      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|av_readdata_pre[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.919 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|av_readdata_pre[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.050      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.035      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.035      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.035      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.052      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.052      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.052      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.053      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.044      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.044      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|wait_latency_counter[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|read_latency_shift_reg[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.051      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_sysled:sysled|data_out                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.034      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.034      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.034      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.034      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.034      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|read_latency_shift_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|read_latency_shift_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.035      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.043      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.043      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|read_latency_shift_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.043      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.044      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|read_latency_shift_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.044      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.044      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.041      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|read_latency_shift_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.041      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.041      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.033      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.035      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.035      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.043      ;
; 17.920 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.043      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.822      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.690 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_dest_id[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|last_channel[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.822      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.822      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.822      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.822      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.823      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.820      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysled_s1_translator|read_latency_shift_reg[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.820      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.820      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.812      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|read_latency_shift_reg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.812      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|read_latency_shift_reg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|read_latency_shift_reg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|read_latency_shift_reg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|read_latency_shift_reg[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch4_s1_translator|wait_latency_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch5_s1_translator|wait_latency_counter[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch2_s1_translator|wait_latency_counter[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch3_s1_translator|wait_latency_counter[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmled_s1_translator|wait_latency_counter[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[0][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[0][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.811      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.812      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.812      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][70]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.820      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.820      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][70]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.814      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.812      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[9]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[7]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[6]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.821      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_motor_ch1:motor_ch5|data_out[8]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.813      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.818      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; motor_controller_core:u0|motor_controller_core_pwmled:pwmled|data_out[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.818      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][107]                    ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                     ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                    ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                     ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|read_latency_shift_reg[0]        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[0]          ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_ch1_s1_translator|wait_latency_counter[1]          ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                            ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                    ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                       ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                  ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dacout_reg                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[2]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[3]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[4]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[5]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[6]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[7]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[8]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch1|dse_reg[9]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dacout_reg                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[2]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[3]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[4]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[5]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[6]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[7]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[8]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch4|dse_reg[9]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dacout_reg                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[2]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[3]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[4]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[5]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[6]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[7]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[8]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dsm_encoder:pwmch5|dse_reg[9]                                                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch1_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch2_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch3_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch4_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[0][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][107]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem[1][70]                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[0]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_ch5_s1_agent_rsp_fifo|mem_used[1]                           ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][107]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[0][70]                               ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][107]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem[1][70]                               ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[0]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmled_s1_agent_rsp_fifo|mem_used[1]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][107]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[0][70]                               ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][107]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem[1][70]                               ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[0]                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; motor_controller_core:u0|motor_controller_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysled_s1_agent_rsp_fifo|mem_used[1]                              ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.809 ; 41.025       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 40.809 ; 41.025       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 40.811 ; 41.027       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 40.819 ; 41.035       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 40.820 ; 41.036       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 40.824 ; 41.040       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 40.830 ; 41.046       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 40.860 ; 41.044       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 40.867 ; 41.051       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 40.867 ; 41.051       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 40.867 ; 41.051       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 40.867 ; 41.051       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 40.884 ; 41.068       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 40.884 ; 41.068       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 40.884 ; 41.068       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 40.884 ; 41.068       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 1.169 ; 1.898 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 0.773 ; 1.512 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -0.969 ; -1.700 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.546 ; -1.286 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 5.096 ; 4.887 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 3.712 ; 3.812 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 3.864 ; 3.937 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 3.997 ; 4.120 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 4.112 ; 4.196 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 4.236 ; 4.381 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 3.866 ; 3.958 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 3.342 ; 3.360 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 3.321 ; 3.337 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 5.096 ; 4.887 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 3.503 ; 3.532 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 3.486 ; 3.512 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 3.408 ; 3.430 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 3.627 ; 3.664 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 3.555 ; 3.616 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 3.843 ; 3.939 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 3.983 ; 3.908 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 3.718 ; 3.747 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 3.697 ; 3.679 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 3.751 ; 3.756 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 3.214 ; 3.227 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 3.590 ; 3.684 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 3.739 ; 3.806 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 3.867 ; 3.982 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 3.977 ; 4.055 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 4.096 ; 4.232 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 3.737 ; 3.823 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 3.234 ; 3.249 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 3.214 ; 3.227 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 4.978 ; 4.766 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 3.388 ; 3.413 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 3.372 ; 3.395 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 3.298 ; 3.316 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 3.506 ; 3.540 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 3.439 ; 3.495 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 3.715 ; 3.805 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 3.846 ; 3.777 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 3.598 ; 3.623 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 3.592 ; 3.576 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 3.646 ; 3.653 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.867 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                              ; Synchronization Node                                                                                                                                                                                                                              ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]  ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 36.867                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 19.439       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 17.428       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 36.936                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 19.521       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 17.415       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                      ; 37.178                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                         ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                         ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 19.442       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 17.736       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 165.113                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.942       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 82.171       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 165.251                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.944       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 82.307       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                       ; 165.344                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                          ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.944       ;
;  motor_controller_core:u0|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 82.400       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.788  ; 0.186 ; 15.457   ; 1.690   ; 9.262               ;
;  CLOCK_50        ; 6.788  ; 0.186 ; 15.457   ; 1.690   ; 9.262               ;
;  SCI_SCLK        ; 38.272 ; 0.199 ; N/A      ; N/A     ; 40.809              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  SCI_SCLK        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 2.304 ; 2.617 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 1.278 ; 1.564 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -0.969 ; -1.700 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.498 ; -0.654 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 9.876 ; 9.273 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 7.982 ; 7.847 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 8.446 ; 8.162 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 8.547 ; 8.444 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 8.940 ; 8.565 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 9.081 ; 8.817 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 8.301 ; 8.063 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 7.099 ; 6.941 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 7.061 ; 6.899 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 9.876 ; 9.273 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 7.558 ; 7.320 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 7.521 ; 7.280 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 7.318 ; 7.112 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 7.846 ; 7.540 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 7.656 ; 7.447 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 8.398 ; 8.073 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 8.176 ; 8.485 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 8.103 ; 7.765 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 6.589 ; 6.708 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 6.768 ; 6.898 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLOCK_50   ; 3.214 ; 3.227 ; Rise       ; CLOCK_50        ;
;  D[0]     ; CLOCK_50   ; 3.590 ; 3.684 ; Rise       ; CLOCK_50        ;
;  D[1]     ; CLOCK_50   ; 3.739 ; 3.806 ; Rise       ; CLOCK_50        ;
;  D[2]     ; CLOCK_50   ; 3.867 ; 3.982 ; Rise       ; CLOCK_50        ;
;  D[3]     ; CLOCK_50   ; 3.977 ; 4.055 ; Rise       ; CLOCK_50        ;
;  D[4]     ; CLOCK_50   ; 4.096 ; 4.232 ; Rise       ; CLOCK_50        ;
;  D[5]     ; CLOCK_50   ; 3.737 ; 3.823 ; Rise       ; CLOCK_50        ;
;  D[6]     ; CLOCK_50   ; 3.234 ; 3.249 ; Rise       ; CLOCK_50        ;
;  D[7]     ; CLOCK_50   ; 3.214 ; 3.227 ; Rise       ; CLOCK_50        ;
;  D[8]     ; CLOCK_50   ; 4.978 ; 4.766 ; Rise       ; CLOCK_50        ;
;  D[9]     ; CLOCK_50   ; 3.388 ; 3.413 ; Rise       ; CLOCK_50        ;
;  D[10]    ; CLOCK_50   ; 3.372 ; 3.395 ; Rise       ; CLOCK_50        ;
;  D[11]    ; CLOCK_50   ; 3.298 ; 3.316 ; Rise       ; CLOCK_50        ;
;  D[12]    ; CLOCK_50   ; 3.506 ; 3.540 ; Rise       ; CLOCK_50        ;
;  D[13]    ; CLOCK_50   ; 3.439 ; 3.495 ; Rise       ; CLOCK_50        ;
;  D[14]    ; CLOCK_50   ; 3.715 ; 3.805 ; Rise       ; CLOCK_50        ;
;  D[21]    ; CLOCK_50   ; 3.846 ; 3.777 ; Rise       ; CLOCK_50        ;
; START_LED ; CLOCK_50   ; 3.598 ; 3.623 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 3.592 ; 3.576 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 3.646 ; 3.653 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; START_LED     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; D[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_SCLK      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_RXR_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_TXD       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+------------+----------+------------+------------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+----------+------------+------------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 49663      ; 0          ; 0          ; 0        ;
; SCI_SCLK   ; CLOCK_50 ; false path ; false path ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK   ; SCI_SCLK ; 149        ; 0          ; 130        ; 184      ;
+------------+----------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+------------+----------+------------+------------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+----------+------------+------------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 49663      ; 0          ; 0          ; 0        ;
; SCI_SCLK   ; CLOCK_50 ; false path ; false path ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK   ; SCI_SCLK ; 149        ; 0          ; 130        ; 184      ;
+------------+----------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+------------+----------+------------+----------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------+------------+----------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 343        ; 0        ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0        ; false path ; 0        ;
+------------+----------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+------------+----------+------------+----------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------+------------+----------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 343        ; 0        ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0        ; false path ; 0        ;
+------------+----------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Sep 03 06:24:40 2014
Info: Command: quartus_sta sample_armrobot_top -c sample_armrobot_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
Info (332104): Reading SDC File: 'motor_controller_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Warning (332174): Ignored filter at peridot_top.sdc(16): *|altpll_component|auto_generated|* could not be matched with a clock
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.788               0.000 CLOCK_50 
    Info (332119):    38.272               0.000 SCI_SCLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLOCK_50 
    Info (332119):     0.485               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 15.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.457               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.805               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.737               0.000 CLOCK_50 
    Info (332119):    41.263               0.000 SCI_SCLK 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 32.789 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 7.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.641               0.000 CLOCK_50 
    Info (332119):    38.283               0.000 SCI_SCLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLOCK_50 
    Info (332119):     0.430               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 15.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.755               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.403               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.749               0.000 CLOCK_50 
    Info (332119):    41.125               0.000 SCI_SCLK 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.220 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 14.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.109               0.000 CLOCK_50 
    Info (332119):    40.780               0.000 SCI_SCLK 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.199               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 17.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.919               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.690               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.262               0.000 CLOCK_50 
    Info (332119):    40.809               0.000 SCI_SCLK 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.867 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 569 megabytes
    Info: Processing ended: Wed Sep 03 06:24:43 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


