
vrs_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e34  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002bc  08003f74  08003f74  00013f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08004230  08004230  00014230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004238  08004238  00014238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a8  20000000  0800423c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002a4  200000a8  080042e4  000200a8  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000034c  080042e4  0002034c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a1bb  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000023a8  00000000  00000000  0002a28c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c08  00000000  00000000  0002c638  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ac0  00000000  00000000  0002d240  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004da2  00000000  00000000  0002dd00  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003b8d  00000000  00000000  00032aa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0003662f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000355c  00000000  00000000  000366b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000003c  00000000  00000000  00039c0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      000000ac  00000000  00000000  00039c48  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000a8 	.word	0x200000a8
 800015c:	00000000 	.word	0x00000000
 8000160:	08003f5c 	.word	0x08003f5c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000ac 	.word	0x200000ac
 800017c:	08003f5c 	.word	0x08003f5c

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f092 0f00 	teq	r2, #0
 800046a:	bf14      	ite	ne
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e720      	b.n	80002c4 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aedc 	beq.w	8000272 <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6c1      	b.n	8000272 <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__gedf2>:
 8000914:	f04f 3cff 	mov.w	ip, #4294967295
 8000918:	e006      	b.n	8000928 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__ledf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	e002      	b.n	8000928 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__cmpdf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	f84d cd04 	str.w	ip, [sp, #-4]!
 800092c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000930:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000934:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000938:	bf18      	it	ne
 800093a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093e:	d01b      	beq.n	8000978 <__cmpdf2+0x54>
 8000940:	b001      	add	sp, #4
 8000942:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000946:	bf0c      	ite	eq
 8000948:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800094c:	ea91 0f03 	teqne	r1, r3
 8000950:	bf02      	ittt	eq
 8000952:	ea90 0f02 	teqeq	r0, r2
 8000956:	2000      	moveq	r0, #0
 8000958:	4770      	bxeq	lr
 800095a:	f110 0f00 	cmn.w	r0, #0
 800095e:	ea91 0f03 	teq	r1, r3
 8000962:	bf58      	it	pl
 8000964:	4299      	cmppl	r1, r3
 8000966:	bf08      	it	eq
 8000968:	4290      	cmpeq	r0, r2
 800096a:	bf2c      	ite	cs
 800096c:	17d8      	asrcs	r0, r3, #31
 800096e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000972:	f040 0001 	orr.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800097c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000980:	d102      	bne.n	8000988 <__cmpdf2+0x64>
 8000982:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000986:	d107      	bne.n	8000998 <__cmpdf2+0x74>
 8000988:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d1d6      	bne.n	8000940 <__cmpdf2+0x1c>
 8000992:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000996:	d0d3      	beq.n	8000940 <__cmpdf2+0x1c>
 8000998:	f85d 0b04 	ldr.w	r0, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <__aeabi_cdrcmple>:
 80009a0:	4684      	mov	ip, r0
 80009a2:	4610      	mov	r0, r2
 80009a4:	4662      	mov	r2, ip
 80009a6:	468c      	mov	ip, r1
 80009a8:	4619      	mov	r1, r3
 80009aa:	4663      	mov	r3, ip
 80009ac:	e000      	b.n	80009b0 <__aeabi_cdcmpeq>
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdcmpeq>:
 80009b0:	b501      	push	{r0, lr}
 80009b2:	f7ff ffb7 	bl	8000924 <__cmpdf2>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	bf48      	it	mi
 80009ba:	f110 0f00 	cmnmi.w	r0, #0
 80009be:	bd01      	pop	{r0, pc}

080009c0 <__aeabi_dcmpeq>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff fff4 	bl	80009b0 <__aeabi_cdcmpeq>
 80009c8:	bf0c      	ite	eq
 80009ca:	2001      	moveq	r0, #1
 80009cc:	2000      	movne	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmplt>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffea 	bl	80009b0 <__aeabi_cdcmpeq>
 80009dc:	bf34      	ite	cc
 80009de:	2001      	movcc	r0, #1
 80009e0:	2000      	movcs	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmple>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffe0 	bl	80009b0 <__aeabi_cdcmpeq>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpge>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffce 	bl	80009a0 <__aeabi_cdrcmple>
 8000a04:	bf94      	ite	ls
 8000a06:	2001      	movls	r0, #1
 8000a08:	2000      	movhi	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpgt>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff ffc4 	bl	80009a0 <__aeabi_cdrcmple>
 8000a18:	bf34      	ite	cc
 8000a1a:	2001      	movcc	r0, #1
 8000a1c:	2000      	movcs	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_d2uiz>:
 8000a24:	004a      	lsls	r2, r1, #1
 8000a26:	d211      	bcs.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d211      	bcs.n	8000a52 <__aeabi_d2uiz+0x2e>
 8000a2e:	d50d      	bpl.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d40e      	bmi.n	8000a58 <__aeabi_d2uiz+0x34>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d102      	bne.n	8000a5e <__aeabi_d2uiz+0x3a>
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295
 8000a5c:	4770      	bx	lr
 8000a5e:	f04f 0000 	mov.w	r0, #0
 8000a62:	4770      	bx	lr

08000a64 <__aeabi_d2f>:
 8000a64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a68:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a6c:	bf24      	itt	cs
 8000a6e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a72:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a76:	d90d      	bls.n	8000a94 <__aeabi_d2f+0x30>
 8000a78:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a7c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a80:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a84:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a88:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a8c:	bf08      	it	eq
 8000a8e:	f020 0001 	biceq.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a98:	d121      	bne.n	8000ade <__aeabi_d2f+0x7a>
 8000a9a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a9e:	bfbc      	itt	lt
 8000aa0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aa4:	4770      	bxlt	lr
 8000aa6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aaa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aae:	f1c2 0218 	rsb	r2, r2, #24
 8000ab2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ab6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aba:	fa20 f002 	lsr.w	r0, r0, r2
 8000abe:	bf18      	it	ne
 8000ac0:	f040 0001 	orrne.w	r0, r0, #1
 8000ac4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000acc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad0:	ea40 000c 	orr.w	r0, r0, ip
 8000ad4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000adc:	e7cc      	b.n	8000a78 <__aeabi_d2f+0x14>
 8000ade:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae2:	d107      	bne.n	8000af4 <__aeabi_d2f+0x90>
 8000ae4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae8:	bf1e      	ittt	ne
 8000aea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000af2:	4770      	bxne	lr
 8000af4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000afc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_frsub>:
 8000b04:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b08:	e002      	b.n	8000b10 <__addsf3>
 8000b0a:	bf00      	nop

08000b0c <__aeabi_fsub>:
 8000b0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b10 <__addsf3>:
 8000b10:	0042      	lsls	r2, r0, #1
 8000b12:	bf1f      	itttt	ne
 8000b14:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b18:	ea92 0f03 	teqne	r2, r3
 8000b1c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b20:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b24:	d06a      	beq.n	8000bfc <__addsf3+0xec>
 8000b26:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b2a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b2e:	bfc1      	itttt	gt
 8000b30:	18d2      	addgt	r2, r2, r3
 8000b32:	4041      	eorgt	r1, r0
 8000b34:	4048      	eorgt	r0, r1
 8000b36:	4041      	eorgt	r1, r0
 8000b38:	bfb8      	it	lt
 8000b3a:	425b      	neglt	r3, r3
 8000b3c:	2b19      	cmp	r3, #25
 8000b3e:	bf88      	it	hi
 8000b40:	4770      	bxhi	lr
 8000b42:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b56:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b5a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4249      	negne	r1, r1
 8000b62:	ea92 0f03 	teq	r2, r3
 8000b66:	d03f      	beq.n	8000be8 <__addsf3+0xd8>
 8000b68:	f1a2 0201 	sub.w	r2, r2, #1
 8000b6c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b70:	eb10 000c 	adds.w	r0, r0, ip
 8000b74:	f1c3 0320 	rsb	r3, r3, #32
 8000b78:	fa01 f103 	lsl.w	r1, r1, r3
 8000b7c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b80:	d502      	bpl.n	8000b88 <__addsf3+0x78>
 8000b82:	4249      	negs	r1, r1
 8000b84:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b88:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b8c:	d313      	bcc.n	8000bb6 <__addsf3+0xa6>
 8000b8e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b92:	d306      	bcc.n	8000ba2 <__addsf3+0x92>
 8000b94:	0840      	lsrs	r0, r0, #1
 8000b96:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b9a:	f102 0201 	add.w	r2, r2, #1
 8000b9e:	2afe      	cmp	r2, #254	; 0xfe
 8000ba0:	d251      	bcs.n	8000c46 <__addsf3+0x136>
 8000ba2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ba6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000baa:	bf08      	it	eq
 8000bac:	f020 0001 	biceq.w	r0, r0, #1
 8000bb0:	ea40 0003 	orr.w	r0, r0, r3
 8000bb4:	4770      	bx	lr
 8000bb6:	0049      	lsls	r1, r1, #1
 8000bb8:	eb40 0000 	adc.w	r0, r0, r0
 8000bbc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bc0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc4:	d1ed      	bne.n	8000ba2 <__addsf3+0x92>
 8000bc6:	fab0 fc80 	clz	ip, r0
 8000bca:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bce:	ebb2 020c 	subs.w	r2, r2, ip
 8000bd2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bd6:	bfaa      	itet	ge
 8000bd8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bdc:	4252      	neglt	r2, r2
 8000bde:	4318      	orrge	r0, r3
 8000be0:	bfbc      	itt	lt
 8000be2:	40d0      	lsrlt	r0, r2
 8000be4:	4318      	orrlt	r0, r3
 8000be6:	4770      	bx	lr
 8000be8:	f092 0f00 	teq	r2, #0
 8000bec:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bf0:	bf06      	itte	eq
 8000bf2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bf6:	3201      	addeq	r2, #1
 8000bf8:	3b01      	subne	r3, #1
 8000bfa:	e7b5      	b.n	8000b68 <__addsf3+0x58>
 8000bfc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c04:	bf18      	it	ne
 8000c06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c0a:	d021      	beq.n	8000c50 <__addsf3+0x140>
 8000c0c:	ea92 0f03 	teq	r2, r3
 8000c10:	d004      	beq.n	8000c1c <__addsf3+0x10c>
 8000c12:	f092 0f00 	teq	r2, #0
 8000c16:	bf08      	it	eq
 8000c18:	4608      	moveq	r0, r1
 8000c1a:	4770      	bx	lr
 8000c1c:	ea90 0f01 	teq	r0, r1
 8000c20:	bf1c      	itt	ne
 8000c22:	2000      	movne	r0, #0
 8000c24:	4770      	bxne	lr
 8000c26:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c2a:	d104      	bne.n	8000c36 <__addsf3+0x126>
 8000c2c:	0040      	lsls	r0, r0, #1
 8000c2e:	bf28      	it	cs
 8000c30:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c34:	4770      	bx	lr
 8000c36:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c3a:	bf3c      	itt	cc
 8000c3c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c40:	4770      	bxcc	lr
 8000c42:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c46:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c4e:	4770      	bx	lr
 8000c50:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c54:	bf16      	itet	ne
 8000c56:	4608      	movne	r0, r1
 8000c58:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c5c:	4601      	movne	r1, r0
 8000c5e:	0242      	lsls	r2, r0, #9
 8000c60:	bf06      	itte	eq
 8000c62:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c66:	ea90 0f01 	teqeq	r0, r1
 8000c6a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c6e:	4770      	bx	lr

08000c70 <__aeabi_ui2f>:
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	e004      	b.n	8000c80 <__aeabi_i2f+0x8>
 8000c76:	bf00      	nop

08000c78 <__aeabi_i2f>:
 8000c78:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	bf48      	it	mi
 8000c7e:	4240      	negmi	r0, r0
 8000c80:	ea5f 0c00 	movs.w	ip, r0
 8000c84:	bf08      	it	eq
 8000c86:	4770      	bxeq	lr
 8000c88:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c8c:	4601      	mov	r1, r0
 8000c8e:	f04f 0000 	mov.w	r0, #0
 8000c92:	e01c      	b.n	8000cce <__aeabi_l2f+0x2a>

08000c94 <__aeabi_ul2f>:
 8000c94:	ea50 0201 	orrs.w	r2, r0, r1
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f04f 0300 	mov.w	r3, #0
 8000ca0:	e00a      	b.n	8000cb8 <__aeabi_l2f+0x14>
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_l2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cb0:	d502      	bpl.n	8000cb8 <__aeabi_l2f+0x14>
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	ea5f 0c01 	movs.w	ip, r1
 8000cbc:	bf02      	ittt	eq
 8000cbe:	4684      	moveq	ip, r0
 8000cc0:	4601      	moveq	r1, r0
 8000cc2:	2000      	moveq	r0, #0
 8000cc4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cc8:	bf08      	it	eq
 8000cca:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cce:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cd2:	fabc f28c 	clz	r2, ip
 8000cd6:	3a08      	subs	r2, #8
 8000cd8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cdc:	db10      	blt.n	8000d00 <__aeabi_l2f+0x5c>
 8000cde:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce2:	4463      	add	r3, ip
 8000ce4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ce8:	f1c2 0220 	rsb	r2, r2, #32
 8000cec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cf0:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf4:	eb43 0002 	adc.w	r0, r3, r2
 8000cf8:	bf08      	it	eq
 8000cfa:	f020 0001 	biceq.w	r0, r0, #1
 8000cfe:	4770      	bx	lr
 8000d00:	f102 0220 	add.w	r2, r2, #32
 8000d04:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d08:	f1c2 0220 	rsb	r2, r2, #32
 8000d0c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d10:	fa21 f202 	lsr.w	r2, r1, r2
 8000d14:	eb43 0002 	adc.w	r0, r3, r2
 8000d18:	bf08      	it	eq
 8000d1a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fmul>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d06f      	beq.n	8000e18 <__aeabi_fmul+0xf8>
 8000d38:	441a      	add	r2, r3
 8000d3a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d3e:	0240      	lsls	r0, r0, #9
 8000d40:	bf18      	it	ne
 8000d42:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d46:	d01e      	beq.n	8000d86 <__aeabi_fmul+0x66>
 8000d48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d4c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d50:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d54:	fba0 3101 	umull	r3, r1, r0, r1
 8000d58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d5c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d60:	bf3e      	ittt	cc
 8000d62:	0049      	lslcc	r1, r1, #1
 8000d64:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d68:	005b      	lslcc	r3, r3, #1
 8000d6a:	ea40 0001 	orr.w	r0, r0, r1
 8000d6e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d72:	2afd      	cmp	r2, #253	; 0xfd
 8000d74:	d81d      	bhi.n	8000db2 <__aeabi_fmul+0x92>
 8000d76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7e:	bf08      	it	eq
 8000d80:	f020 0001 	biceq.w	r0, r0, #1
 8000d84:	4770      	bx	lr
 8000d86:	f090 0f00 	teq	r0, #0
 8000d8a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d8e:	bf08      	it	eq
 8000d90:	0249      	lsleq	r1, r1, #9
 8000d92:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d96:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d9a:	3a7f      	subs	r2, #127	; 0x7f
 8000d9c:	bfc2      	ittt	gt
 8000d9e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000da6:	4770      	bxgt	lr
 8000da8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	3a01      	subs	r2, #1
 8000db2:	dc5d      	bgt.n	8000e70 <__aeabi_fmul+0x150>
 8000db4:	f112 0f19 	cmn.w	r2, #25
 8000db8:	bfdc      	itt	le
 8000dba:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dbe:	4770      	bxle	lr
 8000dc0:	f1c2 0200 	rsb	r2, r2, #0
 8000dc4:	0041      	lsls	r1, r0, #1
 8000dc6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dca:	f1c2 0220 	rsb	r2, r2, #32
 8000dce:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dd6:	f140 0000 	adc.w	r0, r0, #0
 8000dda:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dde:	bf08      	it	eq
 8000de0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de4:	4770      	bx	lr
 8000de6:	f092 0f00 	teq	r2, #0
 8000dea:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0040      	lsleq	r0, r0, #1
 8000df2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000df6:	3a01      	subeq	r2, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xce>
 8000dfa:	ea40 000c 	orr.w	r0, r0, ip
 8000dfe:	f093 0f00 	teq	r3, #0
 8000e02:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e06:	bf02      	ittt	eq
 8000e08:	0049      	lsleq	r1, r1, #1
 8000e0a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e0e:	3b01      	subeq	r3, #1
 8000e10:	d0f9      	beq.n	8000e06 <__aeabi_fmul+0xe6>
 8000e12:	ea41 010c 	orr.w	r1, r1, ip
 8000e16:	e78f      	b.n	8000d38 <__aeabi_fmul+0x18>
 8000e18:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e1c:	ea92 0f0c 	teq	r2, ip
 8000e20:	bf18      	it	ne
 8000e22:	ea93 0f0c 	teqne	r3, ip
 8000e26:	d00a      	beq.n	8000e3e <__aeabi_fmul+0x11e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1d8      	bne.n	8000de6 <__aeabi_fmul+0xc6>
 8000e34:	ea80 0001 	eor.w	r0, r0, r1
 8000e38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e3c:	4770      	bx	lr
 8000e3e:	f090 0f00 	teq	r0, #0
 8000e42:	bf17      	itett	ne
 8000e44:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e48:	4608      	moveq	r0, r1
 8000e4a:	f091 0f00 	teqne	r1, #0
 8000e4e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e52:	d014      	beq.n	8000e7e <__aeabi_fmul+0x15e>
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	d101      	bne.n	8000e5e <__aeabi_fmul+0x13e>
 8000e5a:	0242      	lsls	r2, r0, #9
 8000e5c:	d10f      	bne.n	8000e7e <__aeabi_fmul+0x15e>
 8000e5e:	ea93 0f0c 	teq	r3, ip
 8000e62:	d103      	bne.n	8000e6c <__aeabi_fmul+0x14c>
 8000e64:	024b      	lsls	r3, r1, #9
 8000e66:	bf18      	it	ne
 8000e68:	4608      	movne	r0, r1
 8000e6a:	d108      	bne.n	8000e7e <__aeabi_fmul+0x15e>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e7c:	4770      	bx	lr
 8000e7e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e82:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e86:	4770      	bx	lr

08000e88 <__aeabi_fdiv>:
 8000e88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e90:	bf1e      	ittt	ne
 8000e92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e96:	ea92 0f0c 	teqne	r2, ip
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d069      	beq.n	8000f74 <__aeabi_fdiv+0xec>
 8000ea0:	eba2 0203 	sub.w	r2, r2, r3
 8000ea4:	ea80 0c01 	eor.w	ip, r0, r1
 8000ea8:	0249      	lsls	r1, r1, #9
 8000eaa:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eae:	d037      	beq.n	8000f20 <__aeabi_fdiv+0x98>
 8000eb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eb4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000eb8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ebc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	bf38      	it	cc
 8000ec4:	005b      	lslcc	r3, r3, #1
 8000ec6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eca:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	bf24      	itt	cs
 8000ed2:	1a5b      	subcs	r3, r3, r1
 8000ed4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ed8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000edc:	bf24      	itt	cs
 8000ede:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ee2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ee6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eea:	bf24      	itt	cs
 8000eec:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ef0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ef4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000efe:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	bf18      	it	ne
 8000f06:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f0a:	d1e0      	bne.n	8000ece <__aeabi_fdiv+0x46>
 8000f0c:	2afd      	cmp	r2, #253	; 0xfd
 8000f0e:	f63f af50 	bhi.w	8000db2 <__aeabi_fmul+0x92>
 8000f12:	428b      	cmp	r3, r1
 8000f14:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f18:	bf08      	it	eq
 8000f1a:	f020 0001 	biceq.w	r0, r0, #1
 8000f1e:	4770      	bx	lr
 8000f20:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f24:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f28:	327f      	adds	r2, #127	; 0x7f
 8000f2a:	bfc2      	ittt	gt
 8000f2c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f30:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f34:	4770      	bxgt	lr
 8000f36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f3a:	f04f 0300 	mov.w	r3, #0
 8000f3e:	3a01      	subs	r2, #1
 8000f40:	e737      	b.n	8000db2 <__aeabi_fmul+0x92>
 8000f42:	f092 0f00 	teq	r2, #0
 8000f46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0040      	lsleq	r0, r0, #1
 8000f4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f52:	3a01      	subeq	r2, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xc2>
 8000f56:	ea40 000c 	orr.w	r0, r0, ip
 8000f5a:	f093 0f00 	teq	r3, #0
 8000f5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f62:	bf02      	ittt	eq
 8000f64:	0049      	lsleq	r1, r1, #1
 8000f66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f6a:	3b01      	subeq	r3, #1
 8000f6c:	d0f9      	beq.n	8000f62 <__aeabi_fdiv+0xda>
 8000f6e:	ea41 010c 	orr.w	r1, r1, ip
 8000f72:	e795      	b.n	8000ea0 <__aeabi_fdiv+0x18>
 8000f74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f78:	ea92 0f0c 	teq	r2, ip
 8000f7c:	d108      	bne.n	8000f90 <__aeabi_fdiv+0x108>
 8000f7e:	0242      	lsls	r2, r0, #9
 8000f80:	f47f af7d 	bne.w	8000e7e <__aeabi_fmul+0x15e>
 8000f84:	ea93 0f0c 	teq	r3, ip
 8000f88:	f47f af70 	bne.w	8000e6c <__aeabi_fmul+0x14c>
 8000f8c:	4608      	mov	r0, r1
 8000f8e:	e776      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000f90:	ea93 0f0c 	teq	r3, ip
 8000f94:	d104      	bne.n	8000fa0 <__aeabi_fdiv+0x118>
 8000f96:	024b      	lsls	r3, r1, #9
 8000f98:	f43f af4c 	beq.w	8000e34 <__aeabi_fmul+0x114>
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e76e      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000fa0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fa4:	bf18      	it	ne
 8000fa6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000faa:	d1ca      	bne.n	8000f42 <__aeabi_fdiv+0xba>
 8000fac:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fb0:	f47f af5c 	bne.w	8000e6c <__aeabi_fmul+0x14c>
 8000fb4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fb8:	f47f af3c 	bne.w	8000e34 <__aeabi_fmul+0x114>
 8000fbc:	e75f      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000fbe:	bf00      	nop

08000fc0 <__gesf2>:
 8000fc0:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc4:	e006      	b.n	8000fd4 <__cmpsf2+0x4>
 8000fc6:	bf00      	nop

08000fc8 <__lesf2>:
 8000fc8:	f04f 0c01 	mov.w	ip, #1
 8000fcc:	e002      	b.n	8000fd4 <__cmpsf2+0x4>
 8000fce:	bf00      	nop

08000fd0 <__cmpsf2>:
 8000fd0:	f04f 0c01 	mov.w	ip, #1
 8000fd4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fd8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fdc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe4:	bf18      	it	ne
 8000fe6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fea:	d011      	beq.n	8001010 <__cmpsf2+0x40>
 8000fec:	b001      	add	sp, #4
 8000fee:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff2:	bf18      	it	ne
 8000ff4:	ea90 0f01 	teqne	r0, r1
 8000ff8:	bf58      	it	pl
 8000ffa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ffe:	bf88      	it	hi
 8001000:	17c8      	asrhi	r0, r1, #31
 8001002:	bf38      	it	cc
 8001004:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001008:	bf18      	it	ne
 800100a:	f040 0001 	orrne.w	r0, r0, #1
 800100e:	4770      	bx	lr
 8001010:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001014:	d102      	bne.n	800101c <__cmpsf2+0x4c>
 8001016:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101a:	d105      	bne.n	8001028 <__cmpsf2+0x58>
 800101c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001020:	d1e4      	bne.n	8000fec <__cmpsf2+0x1c>
 8001022:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001026:	d0e1      	beq.n	8000fec <__cmpsf2+0x1c>
 8001028:	f85d 0b04 	ldr.w	r0, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <__aeabi_cfrcmple>:
 8001030:	4684      	mov	ip, r0
 8001032:	4608      	mov	r0, r1
 8001034:	4661      	mov	r1, ip
 8001036:	e7ff      	b.n	8001038 <__aeabi_cfcmpeq>

08001038 <__aeabi_cfcmpeq>:
 8001038:	b50f      	push	{r0, r1, r2, r3, lr}
 800103a:	f7ff ffc9 	bl	8000fd0 <__cmpsf2>
 800103e:	2800      	cmp	r0, #0
 8001040:	bf48      	it	mi
 8001042:	f110 0f00 	cmnmi.w	r0, #0
 8001046:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001048 <__aeabi_fcmpeq>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff fff4 	bl	8001038 <__aeabi_cfcmpeq>
 8001050:	bf0c      	ite	eq
 8001052:	2001      	moveq	r0, #1
 8001054:	2000      	movne	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmplt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffea 	bl	8001038 <__aeabi_cfcmpeq>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmple>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffe0 	bl	8001038 <__aeabi_cfcmpeq>
 8001078:	bf94      	ite	ls
 800107a:	2001      	movls	r0, #1
 800107c:	2000      	movhi	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmpge>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffd2 	bl	8001030 <__aeabi_cfrcmple>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpgt>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffc8 	bl	8001030 <__aeabi_cfrcmple>
 80010a0:	bf34      	ite	cc
 80010a2:	2001      	movcc	r0, #1
 80010a4:	2000      	movcs	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_f2uiz>:
 80010ac:	0042      	lsls	r2, r0, #1
 80010ae:	d20e      	bcs.n	80010ce <__aeabi_f2uiz+0x22>
 80010b0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010b4:	d30b      	bcc.n	80010ce <__aeabi_f2uiz+0x22>
 80010b6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010be:	d409      	bmi.n	80010d4 <__aeabi_f2uiz+0x28>
 80010c0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010c8:	fa23 f002 	lsr.w	r0, r3, r2
 80010cc:	4770      	bx	lr
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	4770      	bx	lr
 80010d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d8:	d101      	bne.n	80010de <__aeabi_f2uiz+0x32>
 80010da:	0242      	lsls	r2, r0, #9
 80010dc:	d102      	bne.n	80010e4 <__aeabi_f2uiz+0x38>
 80010de:	f04f 30ff 	mov.w	r0, #4294967295
 80010e2:	4770      	bx	lr
 80010e4:	f04f 0000 	mov.w	r0, #0
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80010f4:	4a05      	ldr	r2, [pc, #20]	; (800110c <NVIC_PriorityGroupConfig+0x20>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001100:	60d3      	str	r3, [r2, #12]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001118:	2300      	movs	r3, #0
 800111a:	73fb      	strb	r3, [r7, #15]
 800111c:	2300      	movs	r3, #0
 800111e:	73bb      	strb	r3, [r7, #14]
 8001120:	230f      	movs	r3, #15
 8001122:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	78db      	ldrb	r3, [r3, #3]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d038      	beq.n	800119e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800112c:	4b26      	ldr	r3, [pc, #152]	; (80011c8 <NVIC_Init+0xb8>)
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	43db      	mvns	r3, r3
 8001132:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001136:	0a1b      	lsrs	r3, r3, #8
 8001138:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	f1c3 0304 	rsb	r3, r3, #4
 8001140:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8001142:	7b7a      	ldrb	r2, [r7, #13]
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	fa42 f303 	asr.w	r3, r2, r3
 800114a:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	785b      	ldrb	r3, [r3, #1]
 8001150:	461a      	mov	r2, r3
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	789a      	ldrb	r2, [r3, #2]
 800115e:	7b7b      	ldrb	r3, [r7, #13]
 8001160:	4013      	ands	r3, r2
 8001162:	b2da      	uxtb	r2, r3
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	4313      	orrs	r3, r2
 8001168:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	011b      	lsls	r3, r3, #4
 800116e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001170:	4a16      	ldr	r2, [pc, #88]	; (80011cc <NVIC_Init+0xbc>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	7bfa      	ldrb	r2, [r7, #15]
 800117a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800117e:	4a13      	ldr	r2, [pc, #76]	; (80011cc <NVIC_Init+0xbc>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	095b      	lsrs	r3, r3, #5
 8001186:	b2db      	uxtb	r3, r3
 8001188:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	2101      	movs	r1, #1
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001198:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800119c:	e00f      	b.n	80011be <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800119e:	490b      	ldr	r1, [pc, #44]	; (80011cc <NVIC_Init+0xbc>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	095b      	lsrs	r3, r3, #5
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	f003 031f 	and.w	r3, r3, #31
 80011b2:	2201      	movs	r2, #1
 80011b4:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80011b6:	f100 0320 	add.w	r3, r0, #32
 80011ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80011be:	bf00      	nop
 80011c0:	3714      	adds	r7, #20
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00
 80011cc:	e000e100 	.word	0xe000e100

080011d0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *   that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80011dc:	4b34      	ldr	r3, [pc, #208]	; (80012b0 <EXTI_Init+0xe0>)
 80011de:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	799b      	ldrb	r3, [r3, #6]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d04f      	beq.n	8001288 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80011e8:	4931      	ldr	r1, [pc, #196]	; (80012b0 <EXTI_Init+0xe0>)
 80011ea:	4b31      	ldr	r3, [pc, #196]	; (80012b0 <EXTI_Init+0xe0>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	4013      	ands	r3, r2
 80011f6:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80011f8:	492d      	ldr	r1, [pc, #180]	; (80012b0 <EXTI_Init+0xe0>)
 80011fa:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <EXTI_Init+0xe0>)
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	43db      	mvns	r3, r3
 8001204:	4013      	ands	r3, r2
 8001206:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	791b      	ldrb	r3, [r3, #4]
 800120c:	461a      	mov	r2, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	4413      	add	r3, r2
 8001212:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	6811      	ldr	r1, [r2, #0]
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	430a      	orrs	r2, r1
 8001220:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001222:	4923      	ldr	r1, [pc, #140]	; (80012b0 <EXTI_Init+0xe0>)
 8001224:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <EXTI_Init+0xe0>)
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	43db      	mvns	r3, r3
 800122e:	4013      	ands	r3, r2
 8001230:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001232:	491f      	ldr	r1, [pc, #124]	; (80012b0 <EXTI_Init+0xe0>)
 8001234:	4b1e      	ldr	r3, [pc, #120]	; (80012b0 <EXTI_Init+0xe0>)
 8001236:	68da      	ldr	r2, [r3, #12]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	43db      	mvns	r3, r3
 800123e:	4013      	ands	r3, r2
 8001240:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	795b      	ldrb	r3, [r3, #5]
 8001246:	2b10      	cmp	r3, #16
 8001248:	d10e      	bne.n	8001268 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800124a:	4919      	ldr	r1, [pc, #100]	; (80012b0 <EXTI_Init+0xe0>)
 800124c:	4b18      	ldr	r3, [pc, #96]	; (80012b0 <EXTI_Init+0xe0>)
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4313      	orrs	r3, r2
 8001256:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001258:	4915      	ldr	r1, [pc, #84]	; (80012b0 <EXTI_Init+0xe0>)
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <EXTI_Init+0xe0>)
 800125c:	68da      	ldr	r2, [r3, #12]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4313      	orrs	r3, r2
 8001264:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001266:	e01d      	b.n	80012a4 <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <EXTI_Init+0xe0>)
 800126a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	795b      	ldrb	r3, [r3, #5]
 8001270:	461a      	mov	r2, r3
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	4413      	add	r3, r2
 8001276:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	6811      	ldr	r1, [r2, #0]
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6812      	ldr	r2, [r2, #0]
 8001282:	430a      	orrs	r2, r1
 8001284:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001286:	e00d      	b.n	80012a4 <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	791b      	ldrb	r3, [r3, #4]
 800128c:	461a      	mov	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	4413      	add	r3, r2
 8001292:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	6811      	ldr	r1, [r2, #0]
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	6812      	ldr	r2, [r2, #0]
 800129e:	43d2      	mvns	r2, r2
 80012a0:	400a      	ands	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]
  }
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	40010400 	.word	0x40010400

080012b4 <EXTI_GetITStatus>:
  *   This parameter can be:
  *   EXTI_Linex: External interrupt line x where x(0..23).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <EXTI_GetITStatus+0x44>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4013      	ands	r3, r2
 80012cc:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <EXTI_GetITStatus+0x44>)
 80012d0:	695a      	ldr	r2, [r3, #20]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d005      	beq.n	80012e6 <EXTI_GetITStatus+0x32>
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80012e0:	2301      	movs	r3, #1
 80012e2:	73fb      	strb	r3, [r7, #15]
 80012e4:	e001      	b.n	80012ea <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40010400 	.word	0x40010400

080012fc <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..23).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001304:	4a03      	ldr	r2, [pc, #12]	; (8001314 <EXTI_ClearITPendingBit+0x18>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6153      	str	r3, [r2, #20]
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	40010400 	.word	0x40010400

08001318 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001318:	b480      	push	{r7}
 800131a:	b087      	sub	sp, #28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	e07e      	b.n	8001432 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001334:	2201      	movs	r2, #1
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4013      	ands	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	429a      	cmp	r2, r3
 800134e:	d16d      	bne.n	800142c <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	2103      	movs	r1, #3
 800135a:	fa01 f303 	lsl.w	r3, r1, r3
 800135e:	43db      	mvns	r3, r3
 8001360:	401a      	ands	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	791b      	ldrb	r3, [r3, #4]
 800136e:	4619      	mov	r1, r3
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	fa01 f303 	lsl.w	r3, r1, r3
 8001378:	431a      	orrs	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	791b      	ldrb	r3, [r3, #4]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d003      	beq.n	800138e <GPIO_Init+0x76>
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	791b      	ldrb	r3, [r3, #4]
 800138a:	2b02      	cmp	r3, #2
 800138c:	d136      	bne.n	80013fc <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	2103      	movs	r1, #3
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	43db      	mvns	r3, r3
 800139e:	401a      	ands	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	795b      	ldrb	r3, [r3, #5]
 80013ac:	4619      	mov	r1, r3
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	fa01 f303 	lsl.w	r3, r1, r3
 80013b6:	431a      	orrs	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	889b      	ldrh	r3, [r3, #4]
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	2101      	movs	r1, #1
 80013c8:	fa01 f303 	lsl.w	r3, r1, r3
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	4013      	ands	r3, r2
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	889b      	ldrh	r3, [r3, #4]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	799b      	ldrb	r3, [r3, #6]
 80013e6:	4619      	mov	r1, r3
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	68da      	ldr	r2, [r3, #12]
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	b29b      	uxth	r3, r3
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	2103      	movs	r1, #3
 8001408:	fa01 f303 	lsl.w	r3, r1, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	401a      	ands	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68da      	ldr	r2, [r3, #12]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	79db      	ldrb	r3, [r3, #7]
 800141c:	4619      	mov	r1, r3
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	fa01 f303 	lsl.w	r3, r1, r3
 8001426:	431a      	orrs	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3301      	adds	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	2b0f      	cmp	r3, #15
 8001436:	f67f af7d 	bls.w	8001334 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800143a:	bf00      	nop
 800143c:	371c      	adds	r7, #28
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	887a      	ldrh	r2, [r7, #2]
 8001454:	831a      	strh	r2, [r3, #24]
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	887a      	ldrh	r2, [r7, #2]
 8001470:	835a      	strh	r2, [r3, #26]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	807b      	strh	r3, [r7, #2]
 8001488:	4613      	mov	r3, r2
 800148a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001490:	2300      	movs	r3, #0
 8001492:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001494:	787a      	ldrb	r2, [r7, #1]
 8001496:	887b      	ldrh	r3, [r7, #2]
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80014a4:	887b      	ldrh	r3, [r7, #2]
 80014a6:	08db      	lsrs	r3, r3, #3
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	887b      	ldrh	r3, [r7, #2]
 80014ae:	08db      	lsrs	r3, r3, #3
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	461a      	mov	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3208      	adds	r2, #8
 80014b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014bc:	887b      	ldrh	r3, [r7, #2]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	210f      	movs	r1, #15
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	43db      	mvns	r3, r3
 80014cc:	ea02 0103 	and.w	r1, r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f100 0208 	add.w	r2, r0, #8
 80014d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80014da:	887b      	ldrh	r3, [r7, #2]
 80014dc:	08db      	lsrs	r3, r3, #3
 80014de:	b29b      	uxth	r3, r3
 80014e0:	461a      	mov	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3208      	adds	r2, #8
 80014e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80014f0:	887b      	ldrh	r3, [r7, #2]
 80014f2:	08db      	lsrs	r3, r3, #3
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	461a      	mov	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3208      	adds	r2, #8
 80014fc:	68b9      	ldr	r1, [r7, #8]
 80014fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001502:	bf00      	nop
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr

0800150c <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8001516:	4a04      	ldr	r2, [pc, #16]	; (8001528 <RCC_HSICmd+0x1c>)
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	6013      	str	r3, [r2, #0]
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	42470000 	.word	0x42470000

0800152c <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  
  tmpreg = RCC->CFGR;
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <RCC_SYSCLKConfig+0x34>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	60fb      	str	r3, [r7, #12]
  
  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f023 0303 	bic.w	r3, r3, #3
 8001544:	60fb      	str	r3, [r7, #12]
  
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4313      	orrs	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800154e:	4a04      	ldr	r2, [pc, #16]	; (8001560 <RCC_SYSCLKConfig+0x34>)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6093      	str	r3, [r2, #8]
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800

08001564 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001564:	b480      	push	{r7}
 8001566:	b089      	sub	sp, #36	; 0x24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001584:	4b5f      	ldr	r3, [pc, #380]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 030c 	and.w	r3, r3, #12
 800158c:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	2b0c      	cmp	r3, #12
 8001592:	d865      	bhi.n	8001660 <RCC_GetClocksFreq+0xfc>
 8001594:	a201      	add	r2, pc, #4	; (adr r2, 800159c <RCC_GetClocksFreq+0x38>)
 8001596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159a:	bf00      	nop
 800159c:	080015d1 	.word	0x080015d1
 80015a0:	08001661 	.word	0x08001661
 80015a4:	08001661 	.word	0x08001661
 80015a8:	08001661 	.word	0x08001661
 80015ac:	080015f1 	.word	0x080015f1
 80015b0:	08001661 	.word	0x08001661
 80015b4:	08001661 	.word	0x08001661
 80015b8:	08001661 	.word	0x08001661
 80015bc:	080015f9 	.word	0x080015f9
 80015c0:	08001661 	.word	0x08001661
 80015c4:	08001661 	.word	0x08001661
 80015c8:	08001661 	.word	0x08001661
 80015cc:	08001601 	.word	0x08001601
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80015d0:	4b4c      	ldr	r3, [pc, #304]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80015d8:	0b5b      	lsrs	r3, r3, #13
 80015da:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	3301      	adds	r3, #1
 80015e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	601a      	str	r2, [r3, #0]
      break;
 80015ee:	e047      	b.n	8001680 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a45      	ldr	r2, [pc, #276]	; (8001708 <RCC_GetClocksFreq+0x1a4>)
 80015f4:	601a      	str	r2, [r3, #0]
      break;
 80015f6:	e043      	b.n	8001680 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a44      	ldr	r2, [pc, #272]	; (800170c <RCC_GetClocksFreq+0x1a8>)
 80015fc:	601a      	str	r2, [r3, #0]
      break;
 80015fe:	e03f      	b.n	8001680 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001600:	4b40      	ldr	r3, [pc, #256]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001608:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 800160a:	4b3e      	ldr	r3, [pc, #248]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001612:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	0c9b      	lsrs	r3, r3, #18
 8001618:	4a3d      	ldr	r2, [pc, #244]	; (8001710 <RCC_GetClocksFreq+0x1ac>)
 800161a:	5cd3      	ldrb	r3, [r2, r3]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	0d9b      	lsrs	r3, r3, #22
 8001624:	3301      	adds	r3, #1
 8001626:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001628:	4b36      	ldr	r3, [pc, #216]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001630:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d109      	bne.n	800164c <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	4a33      	ldr	r2, [pc, #204]	; (8001708 <RCC_GetClocksFreq+0x1a4>)
 800163c:	fb02 f203 	mul.w	r2, r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	fbb2 f2f3 	udiv	r2, r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 800164a:	e019      	b.n	8001680 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	4a2f      	ldr	r2, [pc, #188]	; (800170c <RCC_GetClocksFreq+0x1a8>)
 8001650:	fb02 f203 	mul.w	r2, r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fbb2 f2f3 	udiv	r2, r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	601a      	str	r2, [r3, #0]
      }
      break;
 800165e:	e00f      	b.n	8001680 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8001660:	4b28      	ldr	r3, [pc, #160]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001668:	0b5b      	lsrs	r3, r3, #13
 800166a:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	3301      	adds	r3, #1
 8001670:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	461a      	mov	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	601a      	str	r2, [r3, #0]
      break;
 800167e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001680:	4b20      	ldr	r3, [pc, #128]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001688:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	091b      	lsrs	r3, r3, #4
 800168e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8001690:	4a20      	ldr	r2, [pc, #128]	; (8001714 <RCC_GetClocksFreq+0x1b0>)
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	4413      	add	r3, r2
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	b2db      	uxtb	r3, r3
 800169a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	40da      	lsrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80016a8:	4b16      	ldr	r3, [pc, #88]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80016b0:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80016b8:	4a16      	ldr	r2, [pc, #88]	; (8001714 <RCC_GetClocksFreq+0x1b0>)
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	4413      	add	r3, r2
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685a      	ldr	r2, [r3, #4]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	40da      	lsrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <RCC_GetClocksFreq+0x1a0>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80016d8:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	0adb      	lsrs	r3, r3, #11
 80016de:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80016e0:	4a0c      	ldr	r2, [pc, #48]	; (8001714 <RCC_GetClocksFreq+0x1b0>)
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	4413      	add	r3, r2
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	40da      	lsrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	60da      	str	r2, [r3, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3724      	adds	r7, #36	; 0x24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800
 8001708:	00f42400 	.word	0x00f42400
 800170c:	007a1200 	.word	0x007a1200
 8001710:	20000004 	.word	0x20000004
 8001714:	20000010 	.word	0x20000010

08001718 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001724:	78fb      	ldrb	r3, [r7, #3]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d006      	beq.n	8001738 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800172a:	4909      	ldr	r1, [pc, #36]	; (8001750 <RCC_AHBPeriphClockCmd+0x38>)
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <RCC_AHBPeriphClockCmd+0x38>)
 800172e:	69da      	ldr	r2, [r3, #28]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4313      	orrs	r3, r2
 8001734:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001736:	e006      	b.n	8001746 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001738:	4905      	ldr	r1, [pc, #20]	; (8001750 <RCC_AHBPeriphClockCmd+0x38>)
 800173a:	4b05      	ldr	r3, [pc, #20]	; (8001750 <RCC_AHBPeriphClockCmd+0x38>)
 800173c:	69da      	ldr	r2, [r3, #28]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	43db      	mvns	r3, r3
 8001742:	4013      	ands	r3, r2
 8001744:	61cb      	str	r3, [r1, #28]
  }
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	40023800 	.word	0x40023800

08001754 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001760:	78fb      	ldrb	r3, [r7, #3]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d006      	beq.n	8001774 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001766:	4909      	ldr	r1, [pc, #36]	; (800178c <RCC_APB2PeriphClockCmd+0x38>)
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <RCC_APB2PeriphClockCmd+0x38>)
 800176a:	6a1a      	ldr	r2, [r3, #32]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4313      	orrs	r3, r2
 8001770:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001772:	e006      	b.n	8001782 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001774:	4905      	ldr	r1, [pc, #20]	; (800178c <RCC_APB2PeriphClockCmd+0x38>)
 8001776:	4b05      	ldr	r3, [pc, #20]	; (800178c <RCC_APB2PeriphClockCmd+0x38>)
 8001778:	6a1a      	ldr	r2, [r3, #32]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	43db      	mvns	r3, r3
 800177e:	4013      	ands	r3, r2
 8001780:	620b      	str	r3, [r1, #32]
  }
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	40023800 	.word	0x40023800

08001790 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	460b      	mov	r3, r1
 800179a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800179c:	78fb      	ldrb	r3, [r7, #3]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d006      	beq.n	80017b0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80017a2:	4909      	ldr	r1, [pc, #36]	; (80017c8 <RCC_APB1PeriphClockCmd+0x38>)
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <RCC_APB1PeriphClockCmd+0x38>)
 80017a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80017ae:	e006      	b.n	80017be <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80017b0:	4905      	ldr	r1, [pc, #20]	; (80017c8 <RCC_APB1PeriphClockCmd+0x38>)
 80017b2:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <RCC_APB1PeriphClockCmd+0x38>)
 80017b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	4013      	ands	r3, r2
 80017bc:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	40023800 	.word	0x40023800

080017cc <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	095b      	lsrs	r3, r3, #5
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d103      	bne.n	80017f8 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80017f0:	4b0e      	ldr	r3, [pc, #56]	; (800182c <RCC_GetFlagStatus+0x60>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	e002      	b.n	80017fe <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <RCC_GetFlagStatus+0x60>)
 80017fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fc:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	f003 031f 	and.w	r3, r3, #31
 8001804:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001806:	697a      	ldr	r2, [r7, #20]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	fa22 f303 	lsr.w	r3, r2, r3
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8001816:	2301      	movs	r3, #1
 8001818:	74fb      	strb	r3, [r7, #19]
 800181a:	e001      	b.n	8001820 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 800181c:	2300      	movs	r3, #0
 800181e:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001820:	7cfb      	ldrb	r3, [r7, #19]
}
 8001822:	4618      	mov	r0, r3
 8001824:	371c      	adds	r7, #28
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr
 800182c:	40023800 	.word	0x40023800

08001830 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001844:	89fb      	ldrh	r3, [r7, #14]
 8001846:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800184a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	881a      	ldrh	r2, [r3, #0]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	885b      	ldrh	r3, [r3, #2]
 8001854:	4313      	orrs	r3, r2
 8001856:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800185c:	4313      	orrs	r3, r2
 800185e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001864:	4313      	orrs	r3, r2
 8001866:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800186c:	4313      	orrs	r3, r2
 800186e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001874:	4313      	orrs	r3, r2
 8001876:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800187c:	4313      	orrs	r3, r2
 800187e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001884:	4313      	orrs	r3, r2
 8001886:	b29a      	uxth	r2, r3
 8001888:	89fb      	ldrh	r3, [r7, #14]
 800188a:	4313      	orrs	r3, r2
 800188c:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	89fa      	ldrh	r2, [r7, #14]
 8001892:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	8b9b      	ldrh	r3, [r3, #28]
 8001898:	b29b      	uxth	r3, r3
 800189a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800189e:	b29a      	uxth	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	8a1a      	ldrh	r2, [r3, #16]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	821a      	strh	r2, [r3, #16]
}
 80018ac:	bf00      	nop
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80018c4:	78fb      	ldrb	r3, [r7, #3]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d008      	beq.n	80018dc <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80018da:	e007      	b.n	80018ec <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	801a      	strh	r2, [r3, #0]
  }
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop

080018f8 <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80018f8:	b490      	push	{r4, r7}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	460a      	mov	r2, r1
 8001902:	71fb      	strb	r3, [r7, #7]
 8001904:	4613      	mov	r3, r2
 8001906:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 800190c:	79bb      	ldrb	r3, [r7, #6]
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	220f      	movs	r2, #15
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 800191c:	4916      	ldr	r1, [pc, #88]	; (8001978 <SYSCFG_EXTILineConfig+0x80>)
 800191e:	79bb      	ldrb	r3, [r7, #6]
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	b2db      	uxtb	r3, r3
 8001924:	4618      	mov	r0, r3
 8001926:	4a14      	ldr	r2, [pc, #80]	; (8001978 <SYSCFG_EXTILineConfig+0x80>)
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	089b      	lsrs	r3, r3, #2
 800192c:	b2db      	uxtb	r3, r3
 800192e:	3302      	adds	r3, #2
 8001930:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	43db      	mvns	r3, r3
 8001938:	401a      	ands	r2, r3
 800193a:	1c83      	adds	r3, r0, #2
 800193c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8001940:	480d      	ldr	r0, [pc, #52]	; (8001978 <SYSCFG_EXTILineConfig+0x80>)
 8001942:	79bb      	ldrb	r3, [r7, #6]
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	b2db      	uxtb	r3, r3
 8001948:	461c      	mov	r4, r3
 800194a:	4a0b      	ldr	r2, [pc, #44]	; (8001978 <SYSCFG_EXTILineConfig+0x80>)
 800194c:	79bb      	ldrb	r3, [r7, #6]
 800194e:	089b      	lsrs	r3, r3, #2
 8001950:	b2db      	uxtb	r3, r3
 8001952:	3302      	adds	r3, #2
 8001954:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001958:	79f9      	ldrb	r1, [r7, #7]
 800195a:	79bb      	ldrb	r3, [r7, #6]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	fa01 f303 	lsl.w	r3, r1, r3
 8001966:	431a      	orrs	r2, r3
 8001968:	1ca3      	adds	r3, r4, #2
 800196a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bc90      	pop	{r4, r7}
 8001976:	4770      	bx	lr
 8001978:	40010000 	.word	0x40010000

0800197c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001996:	d00b      	beq.n	80019b0 <TIM_TimeBaseInit+0x34>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a1c      	ldr	r2, [pc, #112]	; (8001a0c <TIM_TimeBaseInit+0x90>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d007      	beq.n	80019b0 <TIM_TimeBaseInit+0x34>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a1b      	ldr	r2, [pc, #108]	; (8001a10 <TIM_TimeBaseInit+0x94>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d003      	beq.n	80019b0 <TIM_TimeBaseInit+0x34>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a1a      	ldr	r2, [pc, #104]	; (8001a14 <TIM_TimeBaseInit+0x98>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d108      	bne.n	80019c2 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80019b0:	89fb      	ldrh	r3, [r7, #14]
 80019b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019b6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	885a      	ldrh	r2, [r3, #2]
 80019bc:	89fb      	ldrh	r3, [r7, #14]
 80019be:	4313      	orrs	r3, r2
 80019c0:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <TIM_TimeBaseInit+0x9c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d00c      	beq.n	80019e4 <TIM_TimeBaseInit+0x68>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <TIM_TimeBaseInit+0xa0>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d008      	beq.n	80019e4 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80019d2:	89fb      	ldrh	r3, [r7, #14]
 80019d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019d8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	891a      	ldrh	r2, [r3, #8]
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	89fa      	ldrh	r2, [r7, #14]
 80019e8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	881a      	ldrh	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2201      	movs	r2, #1
 80019fe:	829a      	strh	r2, [r3, #20]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40000400 	.word	0x40000400
 8001a10:	40000800 	.word	0x40000800
 8001a14:	40000c00 	.word	0x40000c00
 8001a18:	40001000 	.word	0x40001000
 8001a1c:	40001400 	.word	0x40001400

08001a20 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a2c:	78fb      	ldrb	r3, [r7, #3]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d008      	beq.n	8001a44 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001a42:	e007      	b.n	8001a54 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	f023 0301 	bic.w	r3, r3, #1
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	801a      	strh	r2, [r3, #0]
  }
}
 8001a54:	bf00      	nop
 8001a56:	370c      	adds	r7, #12
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop

08001a60 <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	81fb      	strh	r3, [r7, #14]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	8c1b      	ldrh	r3, [r3, #32]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	8c1b      	ldrh	r3, [r3, #32]
 8001a86:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	8b9b      	ldrh	r3, [r3, #28]
 8001a8c:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8001a8e:	89fb      	ldrh	r3, [r7, #14]
 8001a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a94:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	881a      	ldrh	r2, [r3, #0]
 8001a9a:	89fb      	ldrh	r3, [r7, #14]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8001aa0:	89bb      	ldrh	r3, [r7, #12]
 8001aa2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001aa6:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	891b      	ldrh	r3, [r3, #8]
 8001aac:	021b      	lsls	r3, r3, #8
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	89bb      	ldrh	r3, [r7, #12]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	885b      	ldrh	r3, [r3, #2]
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	89bb      	ldrh	r3, [r7, #12]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	89fa      	ldrh	r2, [r7, #14]
 8001ad0:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	89ba      	ldrh	r2, [r7, #12]
 8001ad6:	841a      	strh	r2, [r3, #32]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop

08001ae4 <TIM_OC4Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	81fb      	strh	r3, [r7, #14]
 8001af2:	2300      	movs	r3, #0
 8001af4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	8c1b      	ldrh	r3, [r3, #32]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	8c1b      	ldrh	r3, [r3, #32]
 8001b0a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	8b9b      	ldrh	r3, [r3, #28]
 8001b10:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8001b12:	89fb      	ldrh	r3, [r7, #14]
 8001b14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b18:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	021b      	lsls	r3, r3, #8
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	89fb      	ldrh	r3, [r7, #14]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8001b28:	89bb      	ldrh	r3, [r7, #12]
 8001b2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b2e:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	891b      	ldrh	r3, [r3, #8]
 8001b34:	031b      	lsls	r3, r3, #12
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	89bb      	ldrh	r3, [r7, #12]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	885b      	ldrh	r3, [r3, #2]
 8001b42:	031b      	lsls	r3, r3, #12
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	89bb      	ldrh	r3, [r7, #12]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	89fa      	ldrh	r2, [r7, #14]
 8001b58:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	89ba      	ldrh	r2, [r7, #12]
 8001b5e:	841a      	strh	r2, [r3, #32]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop

08001b6c <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	460b      	mov	r3, r1
 8001b76:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	8b9b      	ldrh	r3, [r3, #28]
 8001b80:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8001b82:	89fb      	ldrh	r3, [r7, #14]
 8001b84:	f023 0308 	bic.w	r3, r3, #8
 8001b88:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001b8a:	89fa      	ldrh	r2, [r7, #14]
 8001b8c:	887b      	ldrh	r3, [r7, #2]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	89fa      	ldrh	r2, [r7, #14]
 8001b96:	839a      	strh	r2, [r3, #28]
}
 8001b98:	bf00      	nop
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop

08001ba4 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	8b9b      	ldrh	r3, [r3, #28]
 8001bb8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8001bba:	89fb      	ldrh	r3, [r7, #14]
 8001bbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bc0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001bc2:	887b      	ldrh	r3, [r7, #2]
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	89fb      	ldrh	r3, [r7, #14]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	89fa      	ldrh	r2, [r7, #14]
 8001bd2:	839a      	strh	r2, [r3, #28]
}
 8001bd4:	bf00      	nop
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop

08001be0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
 8001bec:	4613      	mov	r3, r2
 8001bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001bf0:	787b      	ldrb	r3, [r7, #1]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d008      	beq.n	8001c08 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	899b      	ldrh	r3, [r3, #12]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	887b      	ldrh	r3, [r7, #2]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001c06:	e009      	b.n	8001c1c <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	899b      	ldrh	r3, [r3, #12]
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	887b      	ldrh	r3, [r7, #2]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	4013      	ands	r3, r2
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	819a      	strh	r2, [r3, #12]
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop

08001c28 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	81bb      	strh	r3, [r7, #12]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	8a1b      	ldrh	r3, [r3, #16]
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	887b      	ldrh	r3, [r7, #2]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	899b      	ldrh	r3, [r3, #12]
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	887b      	ldrh	r3, [r7, #2]
 8001c54:	4013      	ands	r3, r2
 8001c56:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001c58:	89bb      	ldrh	r3, [r7, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d005      	beq.n	8001c6a <TIM_GetITStatus+0x42>
 8001c5e:	897b      	ldrh	r3, [r7, #10]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d002      	beq.n	8001c6a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
 8001c68:	e001      	b.n	8001c6e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop

08001c7c <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001c88:	887b      	ldrh	r3, [r7, #2]
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	821a      	strh	r2, [r3, #16]
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08a      	sub	sp, #40	; 0x28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8001caa:	2300      	movs	r3, #0
 8001cac:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	8a1b      	ldrh	r3, [r3, #16]
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	88db      	ldrh	r3, [r3, #6]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	899b      	ldrh	r3, [r3, #12]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001ce8:	f023 030c 	bic.w	r3, r3, #12
 8001cec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	889a      	ldrh	r2, [r3, #4]
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	891b      	ldrh	r3, [r3, #8]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d06:	4313      	orrs	r3, r2
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	8a9b      	ldrh	r3, [r3, #20]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	899b      	ldrh	r3, [r3, #12]
 8001d26:	461a      	mov	r2, r3
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001d36:	f107 0308 	add.w	r3, r7, #8
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fc12 	bl	8001564 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a2e      	ldr	r2, [pc, #184]	; (8001dfc <USART_Init+0x160>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d102      	bne.n	8001d4e <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	623b      	str	r3, [r7, #32]
 8001d4c:	e001      	b.n	8001d52 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	899b      	ldrh	r3, [r3, #12]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	b21b      	sxth	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	da0c      	bge.n	8001d78 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001d5e:	6a3a      	ldr	r2, [r7, #32]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	009a      	lsls	r2, r3, #2
 8001d68:	441a      	add	r2, r3
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d74:	61fb      	str	r3, [r7, #28]
 8001d76:	e00b      	b.n	8001d90 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001d78:	6a3a      	ldr	r2, [r7, #32]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	009a      	lsls	r2, r3, #2
 8001d82:	441a      	add	r2, r3
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	4a1b      	ldr	r2, [pc, #108]	; (8001e00 <USART_Init+0x164>)
 8001d94:	fba2 2303 	umull	r2, r3, r2, r3
 8001d98:	095b      	lsrs	r3, r3, #5
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da0:	091b      	lsrs	r3, r3, #4
 8001da2:	2264      	movs	r2, #100	; 0x64
 8001da4:	fb02 f303 	mul.w	r3, r2, r3
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	899b      	ldrh	r3, [r3, #12]
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	b21b      	sxth	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	da0c      	bge.n	8001dd4 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	3332      	adds	r3, #50	; 0x32
 8001dc0:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <USART_Init+0x164>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	095b      	lsrs	r3, r3, #5
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd2:	e00b      	b.n	8001dec <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	011b      	lsls	r3, r3, #4
 8001dd8:	3332      	adds	r3, #50	; 0x32
 8001dda:	4a09      	ldr	r2, [pc, #36]	; (8001e00 <USART_Init+0x164>)
 8001ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8001de0:	095b      	lsrs	r3, r3, #5
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001de8:	4313      	orrs	r3, r2
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	811a      	strh	r2, [r3, #8]
}
 8001df4:	bf00      	nop
 8001df6:	3728      	adds	r7, #40	; 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40013800 	.word	0x40013800
 8001e00:	51eb851f 	.word	0x51eb851f

08001e04 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d008      	beq.n	8001e28 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	899b      	ldrh	r3, [r3, #12]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001e26:	e007      	b.n	8001e38 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	899b      	ldrh	r3, [r3, #12]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	819a      	strh	r2, [r3, #12]
  }
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop

08001e44 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001e50:	887b      	ldrh	r3, [r7, #2]
 8001e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	809a      	strh	r2, [r3, #4]
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop

08001e68 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	889b      	ldrh	r3, [r3, #4]
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e7a:	b29b      	uxth	r3, r3
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop

08001e88 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	460b      	mov	r3, r1
 8001e92:	807b      	strh	r3, [r7, #2]
 8001e94:	4613      	mov	r3, r2
 8001e96:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	095b      	lsrs	r3, r3, #5
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001eb6:	887b      	ldrh	r3, [r7, #2]
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d103      	bne.n	8001ed6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	330c      	adds	r3, #12
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	e009      	b.n	8001eea <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d103      	bne.n	8001ee4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	3310      	adds	r3, #16
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	e002      	b.n	8001eea <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3314      	adds	r3, #20
 8001ee8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001eea:	787b      	ldrb	r3, [r7, #1]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d006      	beq.n	8001efe <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	6811      	ldr	r1, [r2, #0]
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001efc:	e006      	b.n	8001f0c <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	697a      	ldr	r2, [r7, #20]
 8001f02:	6811      	ldr	r1, [r2, #0]
 8001f04:	68ba      	ldr	r2, [r7, #8]
 8001f06:	43d2      	mvns	r2, r2
 8001f08:	400a      	ands	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	371c      	adds	r7, #28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop

08001f18 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001f24:	2300      	movs	r3, #0
 8001f26:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	887b      	ldrh	r3, [r7, #2]
 8001f30:	4013      	ands	r3, r2
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e001      	b.n	8001f42 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop

08001f50 <USART_ClearFlag>:
  * @note TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8001f5c:	887b      	ldrh	r3, [r7, #2]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	801a      	strh	r2, [r3, #0]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <_ZN5Rfm22C1ER10SpiGeneric>:
       { 0xa8, 0x03, 0x9c, 0x00, 0xd1, 0xb7, 0x00, 0xd4, 0x28, 0x41, 0x29, 0x80, 0x60, 0x9d, 0x49, 0x2c, 0x21, 0x08 }, // 19.2, 335
       { 0x98, 0x03, 0x9c, 0x00, 0xd1, 0xb7, 0x00, 0xd4, 0x28, 0x20, 0x29, 0x80, 0x60, 0x09, 0xd5, 0x0c, 0x21, 0x08 }, // 38.4, 335
       { 0x98, 0x03, 0x96, 0x00, 0xda, 0x74, 0x00, 0xdc, 0x28, 0x1f, 0x29, 0x80, 0x60, 0x0a, 0x3d, 0x0c, 0x21, 0x08 }, // 40, 335
   };

Rfm22::Rfm22(SpiGeneric& spi) : spi(spi), currentMode(Rfm22ModeInitialising),_txHeaderTo(0xff),
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
								_thisAddress(0xff),_txHeaderFrom(0xff),_txHeaderId(0),_txHeaderFlags(0),
								_bufLen(0),_txBufSentIndex(0){
 8001f7a:	4a12      	ldr	r2, [pc, #72]	; (8001fc4 <_ZN5Rfm22C1ER10SpiGeneric+0x54>)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	721a      	strb	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	22ff      	movs	r2, #255	; 0xff
 8001f90:	725a      	strb	r2, [r3, #9]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	22ff      	movs	r2, #255	; 0xff
 8001f96:	729a      	strb	r2, [r3, #10]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	72da      	strb	r2, [r3, #11]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	731a      	strb	r2, [r3, #12]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	22ff      	movs	r2, #255	; 0xff
 8001fa8:	745a      	strb	r2, [r3, #17]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	749a      	strb	r2, [r3, #18]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	74da      	strb	r2, [r3, #19]
	// TODO Auto-generated constructor stub
}
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	0800416c 	.word	0x0800416c

08001fc8 <_ZN5Rfm224initEv>:

void Rfm22::init(){
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	spi.init();
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6852      	ldr	r2, [r2, #4]
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4798      	blx	r3
	reset();
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f85f 	bl	80020a4 <_ZN5Rfm225resetEv>
	setupInterrupts();
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	330c      	adds	r3, #12
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	4798      	blx	r3
	enableInterrupts();
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	3310      	adds	r3, #16
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	4798      	blx	r3
	setModeIdle();
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f86a 	bl	80020d8 <_ZN5Rfm2211setModeIdleEv>
    spiWrite(RH_RF22_REG_7D_TX_FIFO_CONTROL2, RH_RF22_TXFFAEM_THRESHOLD);
    spiWrite(RH_RF22_REG_7E_RX_FIFO_CONTROL,  RH_RF22_RXFFAFULL_THRESHOLD);
    spiWrite(RH_RF22_REG_30_DATA_ACCESS_CONTROL, RH_RF22_ENPACRX | RH_RF22_ENPACTX | RH_RF22_ENCRC | (_polynomial & RH_RF22_CRC));
   */

	uint8_t data[] = {RH_RF22_TXFFAEM_THRESHOLD,RH_RF22_RXFFAFULL_THRESHOLD};
 8002004:	4a1a      	ldr	r2, [pc, #104]	; (8002070 <_ZN5Rfm224initEv+0xa8>)
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	8812      	ldrh	r2, [r2, #0]
 800200c:	801a      	strh	r2, [r3, #0]
    spi.writeRegBytes(RH_RF22_REG_7D_TX_FIFO_CONTROL2,data,2);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6858      	ldr	r0, [r3, #4]
 8002012:	f107 020c 	add.w	r2, r7, #12
 8002016:	2302      	movs	r3, #2
 8002018:	217d      	movs	r1, #125	; 0x7d
 800201a:	f000 fe6d 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>
    //reg 0x30 = 10001111
    spi.writeReg(RH_RF22_REG_30_DATA_ACCESS_CONTROL, RH_RF22_ENPACRX | RH_RF22_ENPACTX | RH_RF22_ENCRC | RH_RF22_CRC);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	228f      	movs	r2, #143	; 0x8f
 8002024:	2130      	movs	r1, #48	; 0x30
 8002026:	4618      	mov	r0, r3
 8002028:	f000 fea4 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    // or the broadcast address of 0xff
    // If no changes are made after this, the transmitted
    // to address will be 0xff, the from address will be 0xff
    // and all such messages will be accepted. This permits the out-of the box
    // RH_RF22 config to act as an unaddresed, unreliable datagram service
    data[0] = RH_RF22_BCEN_HEADER3 | RH_RF22_HDCH_HEADER3;
 800202c:	2388      	movs	r3, #136	; 0x88
 800202e:	733b      	strb	r3, [r7, #12]
    data[1] = RH_RF22_HDLEN_4 | RH_RF22_SYNCLEN_2;
 8002030:	2342      	movs	r3, #66	; 0x42
 8002032:	737b      	strb	r3, [r7, #13]
    spi.writeRegBytes(RH_RF22_REG_32_HEADER_CONTROL1,data,2);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6858      	ldr	r0, [r3, #4]
 8002038:	f107 020c 	add.w	r2, r7, #12
 800203c:	2302      	movs	r3, #2
 800203e:	2132      	movs	r1, #50	; 0x32
 8002040:	f000 fe5a 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>

    // Set some defaults. An innocuous ISM frequency, and reasonable pull-in
    setFrequency(434.0, 0.05);
 8002044:	4a0b      	ldr	r2, [pc, #44]	; (8002074 <_ZN5Rfm224initEv+0xac>)
 8002046:	490c      	ldr	r1, [pc, #48]	; (8002078 <_ZN5Rfm224initEv+0xb0>)
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f8ad 	bl	80021a8 <_ZN5Rfm2212setFrequencyEff>
//    setFrequency(900.0);
    // Some slow, reliable default speed and modulation
    setModemConfig(FSK_Rb2_4Fd36);
 800204e:	2103      	movs	r1, #3
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f9c5 	bl	80023e0 <_ZN5Rfm2214setModemConfigENS_17ModemConfigChoiceE>
//    setModemConfig(FSK_Rb125Fd125);
    setGpioReversed(false);
 8002056:	2100      	movs	r1, #0
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 fa2f 	bl	80024bc <_ZN5Rfm2215setGpioReversedEb>
    // Lowish power
    setTxPower(RH_RF22_TXPOW_8DBM);
 800205e:	2103      	movs	r1, #3
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f80b 	bl	800207c <_ZN5Rfm2210setTxPowerEh>


}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	08003f74 	.word	0x08003f74
 8002074:	3d4ccccd 	.word	0x3d4ccccd
 8002078:	43d90000 	.word	0x43d90000

0800207c <_ZN5Rfm2210setTxPowerEh>:
bool Rfm22::setFHChannel(uint8_t fhch){
	spi.writeReg(RH_RF22_REG_79_FREQUENCY_HOPPING_CHANNEL_SELECT, fhch);
	return !(statusRead() & RH_RF22_FREQERR);
}

void Rfm22::setTxPower(uint8_t power){
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	70fb      	strb	r3, [r7, #3]
	 spi.writeReg(RH_RF22_REG_6D_TX_POWER, power | RH_RF22_LNA_SW); // On RF23, LNA_SW must be set.
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6858      	ldr	r0, [r3, #4]
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	f043 0308 	orr.w	r3, r3, #8
 8002092:	b2db      	uxtb	r3, r3
 8002094:	461a      	mov	r2, r3
 8002096:	216d      	movs	r1, #109	; 0x6d
 8002098:	f000 fe6c 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <_ZN5Rfm225resetEv>:

void Rfm22::reset(){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	spi.writeReg(RH_RF22_REG_07_OPERATING_MODE1, RH_RF22_SWRES);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2280      	movs	r2, #128	; 0x80
 80020b2:	2107      	movs	r1, #7
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 fe5d 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
	for(int i =0; i<1000;i++){
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020c4:	da03      	bge.n	80020ce <_ZN5Rfm225resetEv+0x2a>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	3301      	adds	r3, #1
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	e7f7      	b.n	80020be <_ZN5Rfm225resetEv+0x1a>

	}
}
 80020ce:	bf00      	nop
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop

080020d8 <_ZN5Rfm2211setModeIdleEv>:

void Rfm22::setModeIdle()
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
    if (currentMode != Rfm22ModeIdle)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	7a1b      	ldrb	r3, [r3, #8]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d006      	beq.n	80020f6 <_ZN5Rfm2211setModeIdleEv+0x1e>
    {
	setOpMode(idleMode);
 80020e8:	2101      	movs	r1, #1
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f832 	bl	8002154 <_ZN5Rfm229setOpModeEh>
	currentMode = Rfm22ModeIdle;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	721a      	strb	r2, [r3, #8]
    }
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop

08002100 <_ZN5Rfm229setModeRxEv>:

void Rfm22::setModeRx()
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
    if (currentMode != Rfm22ModeRx)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	7a1b      	ldrb	r3, [r3, #8]
 800210c:	2b03      	cmp	r3, #3
 800210e:	d006      	beq.n	800211e <_ZN5Rfm229setModeRxEv+0x1e>
    {
	setOpMode(idleMode | RH_RF22_RXON);
 8002110:	2105      	movs	r1, #5
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f81e 	bl	8002154 <_ZN5Rfm229setOpModeEh>
	currentMode = Rfm22ModeRx;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2203      	movs	r2, #3
 800211c:	721a      	strb	r2, [r3, #8]
    }
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop

08002128 <_ZN5Rfm229setModeTxEv>:

void Rfm22::setModeTx()
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
    if (currentMode != Rfm22ModeTx)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7a1b      	ldrb	r3, [r3, #8]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d009      	beq.n	800214c <_ZN5Rfm229setModeTxEv+0x24>
    {
	setOpMode(idleMode | RH_RF22_TXON);
 8002138:	2109      	movs	r1, #9
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 f80a 	bl	8002154 <_ZN5Rfm229setOpModeEh>
	// Hmmm, if you dont clear the RX FIFO here, then it appears that going
	// to transmit mode in the middle of a receive can corrupt the
	// RX FIFO
	resetRxFifo();
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 f819 	bl	8002178 <_ZN5Rfm2211resetRxFifoEv>
	currentMode = Rfm22ModeTx;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2202      	movs	r2, #2
 800214a:	721a      	strb	r2, [r3, #8]
    }
}
 800214c:	bf00      	nop
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <_ZN5Rfm229setOpModeEh>:

void Rfm22::setOpMode(uint8_t mode)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	70fb      	strb	r3, [r7, #3]
    spi.writeReg(RH_RF22_REG_07_OPERATING_MODE1, mode);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	78fa      	ldrb	r2, [r7, #3]
 8002166:	2107      	movs	r1, #7
 8002168:	4618      	mov	r0, r3
 800216a:	f000 fe03 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop

08002178 <_ZN5Rfm2211resetRxFifoEv>:

void Rfm22::resetRxFifo(){
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
    spi.writeReg(RH_RF22_REG_08_OPERATING_MODE2, RH_RF22_FFCLRRX);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	2108      	movs	r1, #8
 8002188:	4618      	mov	r0, r3
 800218a:	f000 fdf3 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    spi.writeReg(RH_RF22_REG_08_OPERATING_MODE2, 0);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	2108      	movs	r1, #8
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fdec 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
}
 800219c:	bf00      	nop
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	0000      	movs	r0, r0
	...

080021a8 <_ZN5Rfm2212setFrequencyEff>:
	spi.writeReg(RH_RF22_REG_08_OPERATING_MODE2, RH_RF22_FFCLRTX);
	spi.writeReg(RH_RF22_REG_08_OPERATING_MODE2, 0);
}

bool Rfm22::setFrequency(float centre, float afcPullInRange)
{
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b08b      	sub	sp, #44	; 0x2c
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
    uint8_t fbsel = RH_RF22_SBSEL;
 80021b4:	2340      	movs	r3, #64	; 0x40
 80021b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t afclimiter;
    if (centre < 240.0 || centre > 960.0) // 930.0 for early silicon
 80021ba:	497b      	ldr	r1, [pc, #492]	; (80023a8 <_ZN5Rfm2212setFrequencyEff+0x200>)
 80021bc:	68b8      	ldr	r0, [r7, #8]
 80021be:	f7fe ff4d 	bl	800105c <__aeabi_fcmplt>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d106      	bne.n	80021d6 <_ZN5Rfm2212setFrequencyEff+0x2e>
 80021c8:	4978      	ldr	r1, [pc, #480]	; (80023ac <_ZN5Rfm2212setFrequencyEff+0x204>)
 80021ca:	68b8      	ldr	r0, [r7, #8]
 80021cc:	f7fe ff64 	bl	8001098 <__aeabi_fcmpgt>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <_ZN5Rfm2212setFrequencyEff+0x32>
	return false;
 80021d6:	2300      	movs	r3, #0
 80021d8:	e0d0      	b.n	800237c <_ZN5Rfm2212setFrequencyEff+0x1d4>
    if (centre >= 480.0)
 80021da:	4975      	ldr	r1, [pc, #468]	; (80023b0 <_ZN5Rfm2212setFrequencyEff+0x208>)
 80021dc:	68b8      	ldr	r0, [r7, #8]
 80021de:	f7fe ff51 	bl	8001084 <__aeabi_fcmpge>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d03c      	beq.n	8002262 <_ZN5Rfm2212setFrequencyEff+0xba>
    {
	if (afcPullInRange < 0.0 || afcPullInRange > 0.318750)
 80021e8:	f04f 0100 	mov.w	r1, #0
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f7fe ff35 	bl	800105c <__aeabi_fcmplt>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10a      	bne.n	800220e <_ZN5Rfm2212setFrequencyEff+0x66>
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7fe f925 	bl	8000448 <__aeabi_f2d>
 80021fe:	a362      	add	r3, pc, #392	; (adr r3, 8002388 <_ZN5Rfm2212setFrequencyEff+0x1e0>)
 8002200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002204:	f7fe fc04 	bl	8000a10 <__aeabi_dcmpgt>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <_ZN5Rfm2212setFrequencyEff+0x6a>
	    return false;
 800220e:	2300      	movs	r3, #0
 8002210:	e0b4      	b.n	800237c <_ZN5Rfm2212setFrequencyEff+0x1d4>
	centre /= 2;
 8002212:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002216:	68b8      	ldr	r0, [r7, #8]
 8002218:	f7fe fe36 	bl	8000e88 <__aeabi_fdiv>
 800221c:	4603      	mov	r3, r0
 800221e:	60bb      	str	r3, [r7, #8]
	fbsel |= RH_RF22_HBSEL;
 8002220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002224:	f043 0320 	orr.w	r3, r3, #32
 8002228:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	afclimiter = afcPullInRange * 1000000.0 / 1250.0;
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f7fe f90b 	bl	8000448 <__aeabi_f2d>
 8002232:	a357      	add	r3, pc, #348	; (adr r3, 8002390 <_ZN5Rfm2212setFrequencyEff+0x1e8>)
 8002234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002238:	f7fe f95a 	bl	80004f0 <__aeabi_dmul>
 800223c:	4603      	mov	r3, r0
 800223e:	460c      	mov	r4, r1
 8002240:	4618      	mov	r0, r3
 8002242:	4621      	mov	r1, r4
 8002244:	a354      	add	r3, pc, #336	; (adr r3, 8002398 <_ZN5Rfm2212setFrequencyEff+0x1f0>)
 8002246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224a:	f7fe fa7b 	bl	8000744 <__aeabi_ddiv>
 800224e:	4603      	mov	r3, r0
 8002250:	460c      	mov	r4, r1
 8002252:	4618      	mov	r0, r3
 8002254:	4621      	mov	r1, r4
 8002256:	f7fe fbe5 	bl	8000a24 <__aeabi_d2uiz>
 800225a:	4603      	mov	r3, r0
 800225c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002260:	e02e      	b.n	80022c0 <_ZN5Rfm2212setFrequencyEff+0x118>
    }
    else
    {
	if (afcPullInRange < 0.0 || afcPullInRange > 0.159375)
 8002262:	f04f 0100 	mov.w	r1, #0
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7fe fef8 	bl	800105c <__aeabi_fcmplt>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d10a      	bne.n	8002288 <_ZN5Rfm2212setFrequencyEff+0xe0>
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7fe f8e8 	bl	8000448 <__aeabi_f2d>
 8002278:	a349      	add	r3, pc, #292	; (adr r3, 80023a0 <_ZN5Rfm2212setFrequencyEff+0x1f8>)
 800227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227e:	f7fe fbc7 	bl	8000a10 <__aeabi_dcmpgt>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <_ZN5Rfm2212setFrequencyEff+0xe4>
	    return false;
 8002288:	2300      	movs	r3, #0
 800228a:	e077      	b.n	800237c <_ZN5Rfm2212setFrequencyEff+0x1d4>
	afclimiter = afcPullInRange * 1000000.0 / 625.0;
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7fe f8db 	bl	8000448 <__aeabi_f2d>
 8002292:	a33f      	add	r3, pc, #252	; (adr r3, 8002390 <_ZN5Rfm2212setFrequencyEff+0x1e8>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	f7fe f92a 	bl	80004f0 <__aeabi_dmul>
 800229c:	4603      	mov	r3, r0
 800229e:	460c      	mov	r4, r1
 80022a0:	4618      	mov	r0, r3
 80022a2:	4621      	mov	r1, r4
 80022a4:	f04f 0200 	mov.w	r2, #0
 80022a8:	4b42      	ldr	r3, [pc, #264]	; (80023b4 <_ZN5Rfm2212setFrequencyEff+0x20c>)
 80022aa:	f7fe fa4b 	bl	8000744 <__aeabi_ddiv>
 80022ae:	4603      	mov	r3, r0
 80022b0:	460c      	mov	r4, r1
 80022b2:	4618      	mov	r0, r3
 80022b4:	4621      	mov	r1, r4
 80022b6:	f7fe fbb5 	bl	8000a24 <__aeabi_d2uiz>
 80022ba:	4603      	mov	r3, r0
 80022bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    }
    centre /= 10.0;
 80022c0:	493d      	ldr	r1, [pc, #244]	; (80023b8 <_ZN5Rfm2212setFrequencyEff+0x210>)
 80022c2:	68b8      	ldr	r0, [r7, #8]
 80022c4:	f7fe fde0 	bl	8000e88 <__aeabi_fdiv>
 80022c8:	4603      	mov	r3, r0
 80022ca:	60bb      	str	r3, [r7, #8]
    float integerPart = floor(centre);
 80022cc:	68b8      	ldr	r0, [r7, #8]
 80022ce:	f7fe f8bb 	bl	8000448 <__aeabi_f2d>
 80022d2:	4603      	mov	r3, r0
 80022d4:	460c      	mov	r4, r1
 80022d6:	4618      	mov	r0, r3
 80022d8:	4621      	mov	r1, r4
 80022da:	f001 fcd5 	bl	8003c88 <floor>
 80022de:	4603      	mov	r3, r0
 80022e0:	460c      	mov	r4, r1
 80022e2:	4618      	mov	r0, r3
 80022e4:	4621      	mov	r1, r4
 80022e6:	f7fe fbbd 	bl	8000a64 <__aeabi_d2f>
 80022ea:	4603      	mov	r3, r0
 80022ec:	623b      	str	r3, [r7, #32]
    float fractionalPart = centre - integerPart;
 80022ee:	6a39      	ldr	r1, [r7, #32]
 80022f0:	68b8      	ldr	r0, [r7, #8]
 80022f2:	f7fe fc0b 	bl	8000b0c <__aeabi_fsub>
 80022f6:	4603      	mov	r3, r0
 80022f8:	61fb      	str	r3, [r7, #28]

    uint8_t fb = (uint8_t)integerPart - 24; // Range 0 to 23
 80022fa:	6a38      	ldr	r0, [r7, #32]
 80022fc:	f7fe fed6 	bl	80010ac <__aeabi_f2uiz>
 8002300:	4603      	mov	r3, r0
 8002302:	b2db      	uxtb	r3, r3
 8002304:	3b18      	subs	r3, #24
 8002306:	76fb      	strb	r3, [r7, #27]
    fbsel |= fb;
 8002308:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800230c:	7efb      	ldrb	r3, [r7, #27]
 800230e:	4313      	orrs	r3, r2
 8002310:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint16_t fc = fractionalPart * 64000;
 8002314:	4929      	ldr	r1, [pc, #164]	; (80023bc <_ZN5Rfm2212setFrequencyEff+0x214>)
 8002316:	69f8      	ldr	r0, [r7, #28]
 8002318:	f7fe fd02 	bl	8000d20 <__aeabi_fmul>
 800231c:	4603      	mov	r3, r0
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe fec4 	bl	80010ac <__aeabi_f2uiz>
 8002324:	4603      	mov	r3, r0
 8002326:	833b      	strh	r3, [r7, #24]
    spiWrite(RH_RF22_REG_74_FREQUENCY_OFFSET2, 0);
    spiWrite(RH_RF22_REG_75_FREQUENCY_BAND_SELECT, fbsel);
    spiWrite(RH_RF22_REG_76_NOMINAL_CARRIER_FREQUENCY1, fc >> 8);
    spiWrite(RH_RF22_REG_77_NOMINAL_CARRIER_FREQUENCY0, fc & 0xff);*/

    uint8_t data[] ={0, 0, fbsel, fc >> 8, fc & 0xff};
 8002328:	f107 0310 	add.w	r3, r7, #16
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	711a      	strb	r2, [r3, #4]
 8002332:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002336:	74bb      	strb	r3, [r7, #18]
 8002338:	8b3b      	ldrh	r3, [r7, #24]
 800233a:	121b      	asrs	r3, r3, #8
 800233c:	b2db      	uxtb	r3, r3
 800233e:	74fb      	strb	r3, [r7, #19]
 8002340:	8b3b      	ldrh	r3, [r7, #24]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	753b      	strb	r3, [r7, #20]
    spi.writeRegBytes(RH_RF22_REG_73_FREQUENCY_OFFSET1,data,5);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6858      	ldr	r0, [r3, #4]
 800234a:	f107 0210 	add.w	r2, r7, #16
 800234e:	2305      	movs	r3, #5
 8002350:	2173      	movs	r1, #115	; 0x73
 8002352:	f000 fcd1 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>
    spi.writeReg(RH_RF22_REG_2A_AFC_LIMITER, afclimiter);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800235e:	212a      	movs	r1, #42	; 0x2a
 8002360:	4618      	mov	r0, r3
 8002362:	f000 fd07 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    return !(statusRead() & RH_RF22_FREQERR);
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f82a 	bl	80023c0 <_ZN5Rfm2210statusReadEv>
 800236c:	4603      	mov	r3, r0
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	2b00      	cmp	r3, #0
 8002374:	bf0c      	ite	eq
 8002376:	2301      	moveq	r3, #1
 8002378:	2300      	movne	r3, #0
 800237a:	b2db      	uxtb	r3, r3
}
 800237c:	4618      	mov	r0, r3
 800237e:	372c      	adds	r7, #44	; 0x2c
 8002380:	46bd      	mov	sp, r7
 8002382:	bd90      	pop	{r4, r7, pc}
 8002384:	f3af 8000 	nop.w
 8002388:	66666666 	.word	0x66666666
 800238c:	3fd46666 	.word	0x3fd46666
 8002390:	00000000 	.word	0x00000000
 8002394:	412e8480 	.word	0x412e8480
 8002398:	00000000 	.word	0x00000000
 800239c:	40938800 	.word	0x40938800
 80023a0:	66666666 	.word	0x66666666
 80023a4:	3fc46666 	.word	0x3fc46666
 80023a8:	43700000 	.word	0x43700000
 80023ac:	44700000 	.word	0x44700000
 80023b0:	43f00000 	.word	0x43f00000
 80023b4:	40838800 	.word	0x40838800
 80023b8:	41200000 	.word	0x41200000
 80023bc:	477a0000 	.word	0x477a0000

080023c0 <_ZN5Rfm2210statusReadEv>:

uint8_t Rfm22::statusRead()
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
    return spi.readReg(RH_RF22_REG_02_DEVICE_STATUS);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2102      	movs	r1, #2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 fd00 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 80023d4:	4603      	mov	r3, r0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop

080023e0 <_ZN5Rfm2214setModemConfigENS_17ModemConfigChoiceE>:

bool Rfm22::setModemConfig(ModemConfigChoice index)
{
 80023e0:	b5b0      	push	{r4, r5, r7, lr}
 80023e2:	b088      	sub	sp, #32
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	70fb      	strb	r3, [r7, #3]
    if (index > (signed int)(sizeof(MODEM_CONFIG_TABLE) / sizeof(ModemConfig)))
 80023ec:	78fb      	ldrb	r3, [r7, #3]
 80023ee:	221b      	movs	r2, #27
 80023f0:	4293      	cmp	r3, r2
 80023f2:	dd01      	ble.n	80023f8 <_ZN5Rfm2214setModemConfigENS_17ModemConfigChoiceE+0x18>
        return false;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e017      	b.n	8002428 <_ZN5Rfm2214setModemConfigENS_17ModemConfigChoiceE+0x48>

    Rfm22::ModemConfig cfg;
    memcpy(&cfg,&MODEM_CONFIG_TABLE[index],sizeof(Rfm22::ModemConfig));
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	4613      	mov	r3, r2
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	4413      	add	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4a0b      	ldr	r2, [pc, #44]	; (8002430 <_ZN5Rfm2214setModemConfigENS_17ModemConfigChoiceE+0x50>)
 8002404:	4413      	add	r3, r2
 8002406:	f107 040c 	add.w	r4, r7, #12
 800240a:	461d      	mov	r5, r3
 800240c:	6828      	ldr	r0, [r5, #0]
 800240e:	6869      	ldr	r1, [r5, #4]
 8002410:	68aa      	ldr	r2, [r5, #8]
 8002412:	68eb      	ldr	r3, [r5, #12]
 8002414:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002416:	8a2b      	ldrh	r3, [r5, #16]
 8002418:	8023      	strh	r3, [r4, #0]
    setModemRegisters(&cfg);
 800241a:	f107 030c 	add.w	r3, r7, #12
 800241e:	4619      	mov	r1, r3
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f807 	bl	8002434 <_ZN5Rfm2217setModemRegistersEPNS_11ModemConfigE>

    return true;
 8002426:	2301      	movs	r3, #1
}
 8002428:	4618      	mov	r0, r3
 800242a:	3720      	adds	r7, #32
 800242c:	46bd      	mov	sp, r7
 800242e:	bdb0      	pop	{r4, r5, r7, pc}
 8002430:	08003f7c 	.word	0x08003f7c

08002434 <_ZN5Rfm2217setModemRegistersEPNS_11ModemConfigE>:

void Rfm22::setModemRegisters(ModemConfig* config)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]

    spi.writeReg(RH_RF22_REG_1C_IF_FILTER_BANDWIDTH,                    config->reg_1c);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6858      	ldr	r0, [r3, #4]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	461a      	mov	r2, r3
 8002448:	211c      	movs	r1, #28
 800244a:	f000 fc93 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    spi.writeReg(RH_RF22_REG_1F_CLOCK_RECOVERY_GEARSHIFT_OVERRIDE,      config->reg_1f);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6858      	ldr	r0, [r3, #4]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	785b      	ldrb	r3, [r3, #1]
 8002456:	461a      	mov	r2, r3
 8002458:	211f      	movs	r1, #31
 800245a:	f000 fc8b 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    spi.writeRegBytes(RH_RF22_REG_20_CLOCK_RECOVERY_OVERSAMPLING_RATE, &config->reg_20, 6);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6858      	ldr	r0, [r3, #4]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	1c9a      	adds	r2, r3, #2
 8002466:	2306      	movs	r3, #6
 8002468:	2120      	movs	r1, #32
 800246a:	f000 fc45 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>
    spi.writeRegBytes(RH_RF22_REG_2C_OOK_COUNTER_VALUE_1,              &config->reg_2c, 3);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6858      	ldr	r0, [r3, #4]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f103 0208 	add.w	r2, r3, #8
 8002478:	2303      	movs	r3, #3
 800247a:	212c      	movs	r1, #44	; 0x2c
 800247c:	f000 fc3c 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>
    spi.writeReg(RH_RF22_REG_58_CHARGE_PUMP_CURRENT_TRIMMING,           config->reg_58);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6858      	ldr	r0, [r3, #4]
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	7adb      	ldrb	r3, [r3, #11]
 8002488:	461a      	mov	r2, r3
 800248a:	2158      	movs	r1, #88	; 0x58
 800248c:	f000 fc72 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    spi.writeReg(RH_RF22_REG_69_AGC_OVERRIDE1,                          config->reg_69);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6858      	ldr	r0, [r3, #4]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	7b1b      	ldrb	r3, [r3, #12]
 8002498:	461a      	mov	r2, r3
 800249a:	2169      	movs	r1, #105	; 0x69
 800249c:	f000 fc6a 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    spi.writeRegBytes(RH_RF22_REG_6E_TX_DATA_RATE1,                    &config->reg_6e, 5);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6858      	ldr	r0, [r3, #4]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	f103 020d 	add.w	r2, r3, #13
 80024aa:	2305      	movs	r3, #5
 80024ac:	216e      	movs	r1, #110	; 0x6e
 80024ae:	f000 fc23 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>


}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop

080024bc <_ZN5Rfm2215setGpioReversedEb>:

void Rfm22::setGpioReversed(bool gpioReversed)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
    // Ensure the antenna can be switched automatically according to transmit and receive
    // This assumes GPIO0(out) is connected to TX_ANT(in) to enable tx antenna during transmit
    // This assumes GPIO1(out) is connected to RX_ANT(in) to enable rx antenna during receive
	uint8_t data[2];
    if (gpioReversed)
 80024c8:	78fb      	ldrb	r3, [r7, #3]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d004      	beq.n	80024d8 <_ZN5Rfm2215setGpioReversedEb+0x1c>
    {
	// Reversed for HAB-RFM22B-BOA HAB-RFM22B-BO, also Si4432 sold by Dorji.com via Tindie.com.
    	data[0] = 0x15;
 80024ce:	2315      	movs	r3, #21
 80024d0:	733b      	strb	r3, [r7, #12]
    	data[1] = 0x12;
 80024d2:	2312      	movs	r3, #18
 80024d4:	737b      	strb	r3, [r7, #13]
 80024d6:	e003      	b.n	80024e0 <_ZN5Rfm2215setGpioReversedEb+0x24>
    }
    else
    {
    	data[0] = 0x12;
 80024d8:	2312      	movs	r3, #18
 80024da:	733b      	strb	r3, [r7, #12]
    	data[1] = 0x15;
 80024dc:	2315      	movs	r3, #21
 80024de:	737b      	strb	r3, [r7, #13]
    }
    spi.writeRegBytes(RH_RF22_REG_0B_GPIO_CONFIGURATION0,data,2);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6858      	ldr	r0, [r3, #4]
 80024e4:	f107 020c 	add.w	r2, r7, #12
 80024e8:	2302      	movs	r3, #2
 80024ea:	210b      	movs	r1, #11
 80024ec:	f000 fc04 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>
}
 80024f0:	bf00      	nop
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <_ZN5Rfm2213startTransmitEv>:
//    printBuffer("txbuf:", _buf, _bufLen);
    return true;
}

void Rfm22::startTransmit()
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
    sendNextFragment(); // Actually the first fragment
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f80f 	bl	8002524 <_ZN5Rfm2216sendNextFragmentEv>
    spi.writeReg(RH_RF22_REG_3E_PACKET_LENGTH, _bufLen); // Total length that will be sent
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6858      	ldr	r0, [r3, #4]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7c9b      	ldrb	r3, [r3, #18]
 800250e:	461a      	mov	r2, r3
 8002510:	213e      	movs	r1, #62	; 0x3e
 8002512:	f000 fc2f 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    setModeTx(); // Start the transmitter, turns off the receiver
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff fe06 	bl	8002128 <_ZN5Rfm229setModeTxEv>
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <_ZN5Rfm2216sendNextFragmentEv>:

void Rfm22::sendNextFragment()
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
    if (_txBufSentIndex < _bufLen)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	7cda      	ldrb	r2, [r3, #19]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7c9b      	ldrb	r3, [r3, #18]
 8002534:	429a      	cmp	r2, r3
 8002536:	d21c      	bcs.n	8002572 <_ZN5Rfm2216sendNextFragmentEv+0x4e>
    {
	// Some left to send?
	uint8_t len = _bufLen - _txBufSentIndex;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	7c9a      	ldrb	r2, [r3, #18]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	7cdb      	ldrb	r3, [r3, #19]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	73fb      	strb	r3, [r7, #15]
	// But dont send too much
	if (len > (RH_RF22_FIFO_SIZE - RH_RF22_TXFFAEM_THRESHOLD - 1))
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	2b3b      	cmp	r3, #59	; 0x3b
 8002548:	d901      	bls.n	800254e <_ZN5Rfm2216sendNextFragmentEv+0x2a>
	    len = (RH_RF22_FIFO_SIZE - RH_RF22_TXFFAEM_THRESHOLD - 1);
 800254a:	233b      	movs	r3, #59	; 0x3b
 800254c:	73fb      	strb	r3, [r7, #15]
	spi.writeRegBytes(RH_RF22_REG_7F_FIFO_ACCESS, _buf + _txBufSentIndex, len);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6858      	ldr	r0, [r3, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3314      	adds	r3, #20
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	7cd2      	ldrb	r2, [r2, #19]
 800255a:	441a      	add	r2, r3
 800255c:	7bfb      	ldrb	r3, [r7, #15]
 800255e:	217f      	movs	r1, #127	; 0x7f
 8002560:	f000 fbca 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>
//	printBuffer("frag:", _buf  + _txBufSentIndex, len);
	_txBufSentIndex += len;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	7cda      	ldrb	r2, [r3, #19]
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	4413      	add	r3, r2
 800256c:	b2da      	uxtb	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	74da      	strb	r2, [r3, #19]
    }
}
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop

0800257c <_ZN5Rfm2216readNextFragmentEv>:

void Rfm22::readNextFragment()
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
    if (((uint16_t)_bufLen + RH_RF22_RXFFAFULL_THRESHOLD) > RH_RF22_MAX_MESSAGE_LEN)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	7c9b      	ldrb	r3, [r3, #18]
 8002588:	3337      	adds	r3, #55	; 0x37
 800258a:	2b32      	cmp	r3, #50	; 0x32
 800258c:	dc11      	bgt.n	80025b2 <_ZN5Rfm2216readNextFragmentEv+0x36>
	return; // Hmmm receiver overflow. Should never occur

    // Read the RH_RF22_RXFFAFULL_THRESHOLD octets that should be there
    spi.readRegBytes(RH_RF22_REG_7F_FIFO_ACCESS, _buf + _bufLen, RH_RF22_RXFFAFULL_THRESHOLD);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6858      	ldr	r0, [r3, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3314      	adds	r3, #20
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	7c92      	ldrb	r2, [r2, #18]
 800259a:	441a      	add	r2, r3
 800259c:	2337      	movs	r3, #55	; 0x37
 800259e:	217f      	movs	r1, #127	; 0x7f
 80025a0:	f000 fc4c 	bl	8002e3c <_ZN10SpiGeneric12readRegBytesEhPhh>
    _bufLen += RH_RF22_RXFFAFULL_THRESHOLD;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	7c9b      	ldrb	r3, [r3, #18]
 80025a8:	3337      	adds	r3, #55	; 0x37
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	749a      	strb	r2, [r3, #18]
 80025b0:	e000      	b.n	80025b4 <_ZN5Rfm2216readNextFragmentEv+0x38>
}

void Rfm22::readNextFragment()
{
    if (((uint16_t)_bufLen + RH_RF22_RXFFAFULL_THRESHOLD) > RH_RF22_MAX_MESSAGE_LEN)
	return; // Hmmm receiver overflow. Should never occur
 80025b2:	bf00      	nop

    // Read the RH_RF22_RXFFAFULL_THRESHOLD octets that should be there
    spi.readRegBytes(RH_RF22_REG_7F_FIFO_ACCESS, _buf + _bufLen, RH_RF22_RXFFAFULL_THRESHOLD);
    _bufLen += RH_RF22_RXFFAFULL_THRESHOLD;
}
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop

080025bc <_ZN5Rfm2210resetFifosEv>:

// Clear the FIFOs
void Rfm22::resetFifos()
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
    spi.writeReg(RH_RF22_REG_08_OPERATING_MODE2, RH_RF22_FFCLRRX | RH_RF22_FFCLRTX);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2203      	movs	r2, #3
 80025ca:	2108      	movs	r1, #8
 80025cc:	4618      	mov	r0, r3
 80025ce:	f000 fbd1 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
    spi.writeReg(RH_RF22_REG_08_OPERATING_MODE2, 0);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	2108      	movs	r1, #8
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 fbca 	bl	8002d74 <_ZN10SpiGeneric8writeRegEhh>
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <_ZN5Rfm2215restartTransmitEv>:

void Rfm22::restartTransmit()
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
    currentMode = Rfm22ModeIdle;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	721a      	strb	r2, [r3, #8]
    _txBufSentIndex = 0;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	74da      	strb	r2, [r3, #19]
    startTransmit();
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff ff7b 	bl	80024f8 <_ZN5Rfm2213startTransmitEv>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop

0800260c <_ZN5Rfm2210clearRxBufEv>:

void Rfm22::clearRxBuf()
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
    _bufLen = 0;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	749a      	strb	r2, [r3, #18]
    _rxBufValid = false;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr

0800262c <_ZN5Rfm22D1Ev>:
    if (!_rxBufValid)
	setModeRx(); // Make sure we are receiving
    return _rxBufValid;
}

Rfm22::~Rfm22() {
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	4a06      	ldr	r2, [pc, #24]	; (8002650 <_ZN5Rfm22D1Ev+0x24>)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800263a:	2300      	movs	r3, #0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <_ZN5Rfm22D1Ev+0x1a>
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f001 fb1f 	bl	8003c84 <_ZdlPv>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	0800416c 	.word	0x0800416c

08002654 <_ZN5Rfm22D0Ev>:
    if (!_rxBufValid)
	setModeRx(); // Make sure we are receiving
    return _rxBufValid;
}

Rfm22::~Rfm22() {
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated destructor stub
}
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ffe5 	bl	800262c <_ZN5Rfm22D1Ev>
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f001 fb0e 	bl	8003c84 <_ZdlPv>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop

08002674 <_ZN5Rfm2215setupInterruptsEv>:
 *
 * Protected functions
 *
 * */

void Rfm22::setupInterrupts(){
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;
	EXTI_InitTypeDef EXTI_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800267c:	2101      	movs	r1, #1
 800267e:	2001      	movs	r0, #1
 8002680:	f7ff f84a 	bl	8001718 <RCC_AHBPeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002684:	2101      	movs	r1, #1
 8002686:	2001      	movs	r0, #1
 8002688:	f7ff f864 	bl	8001754 <RCC_APB2PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 800268c:	2300      	movs	r3, #0
 800268e:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002690:	2300      	movs	r3, #0
 8002692:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8002694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002698:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800269a:	2301      	movs	r3, #1
 800269c:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 800269e:	2303      	movs	r3, #3
 80026a0:	777b      	strb	r3, [r7, #29]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a2:	f107 0318 	add.w	r3, r7, #24
 80026a6:	4619      	mov	r1, r3
 80026a8:	4814      	ldr	r0, [pc, #80]	; (80026fc <_ZN5Rfm2215setupInterruptsEv+0x88>)
 80026aa:	f7fe fe35 	bl	8001318 <GPIO_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource10);
 80026ae:	210a      	movs	r1, #10
 80026b0:	2000      	movs	r0, #0
 80026b2:	f7ff f921 	bl	80018f8 <SYSCFG_EXTILineConfig>

	EXTI_InitStruct.EXTI_Line = EXTI_Line10;
 80026b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026ba:	613b      	str	r3, [r7, #16]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 80026bc:	2301      	movs	r3, #1
 80026be:	75bb      	strb	r3, [r7, #22]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 80026c0:	2300      	movs	r3, #0
 80026c2:	753b      	strb	r3, [r7, #20]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Falling;
 80026c4:	230c      	movs	r3, #12
 80026c6:	757b      	strb	r3, [r7, #21]
	EXTI_Init(&EXTI_InitStruct);
 80026c8:	f107 0310 	add.w	r3, r7, #16
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe fd7f 	bl	80011d0 <EXTI_Init>

	NVIC_InitStruct.NVIC_IRQChannel = EXTI15_10_IRQn;
 80026d2:	2328      	movs	r3, #40	; 0x28
 80026d4:	733b      	strb	r3, [r7, #12]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 12;
 80026d6:	230c      	movs	r3, #12
 80026d8:	737b      	strb	r3, [r7, #13]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80026de:	2301      	movs	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStruct);
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fd12 	bl	8001110 <NVIC_Init>

	EXTI_ClearITPendingBit(EXTI_Line10);
 80026ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80026f0:	f7fe fe04 	bl	80012fc <EXTI_ClearITPendingBit>
}
 80026f4:	bf00      	nop
 80026f6:	3720      	adds	r7, #32
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40020000 	.word	0x40020000

08002700 <_ZN5Rfm2216enableInterruptsEv>:

void Rfm22::enableInterrupts(){
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	uint8_t data[] = {RH_RF22_ENTXFFAEM | RH_RF22_ENRXFFAFULL | RH_RF22_ENPKSENT | RH_RF22_ENPKVALID | RH_RF22_ENCRCERROR | RH_RF22_ENFFERR, RH_RF22_ENPREAVAL};
 8002708:	4a08      	ldr	r2, [pc, #32]	; (800272c <_ZN5Rfm2216enableInterruptsEv+0x2c>)
 800270a:	f107 030c 	add.w	r3, r7, #12
 800270e:	8812      	ldrh	r2, [r2, #0]
 8002710:	801a      	strh	r2, [r3, #0]
	spi.writeRegBytes(RH_RF22_REG_05_INTERRUPT_ENABLE1,data,2);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6858      	ldr	r0, [r3, #4]
 8002716:	f107 020c 	add.w	r2, r7, #12
 800271a:	2302      	movs	r3, #2
 800271c:	2105      	movs	r1, #5
 800271e:	f000 faeb 	bl	8002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>

}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	08003f78 	.word	0x08003f78

08002730 <_ZN5Rfm2210irqHandlerEv>:

void Rfm22::irqHandler(){
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

    // Read the interrupt flags which clears the interrupt
    spi.readRegBytes(RH_RF22_REG_03_INTERRUPT_STATUS1, _lastInterruptFlags, 2);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6858      	ldr	r0, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f103 0247 	add.w	r2, r3, #71	; 0x47
 8002742:	2302      	movs	r3, #2
 8002744:	2103      	movs	r1, #3
 8002746:	f000 fb79 	bl	8002e3c <_ZN10SpiGeneric12readRegBytesEhPhh>

    if (_lastInterruptFlags[0] & RH_RF22_IFFERROR){
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002750:	b25b      	sxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	da11      	bge.n	800277a <_ZN5Rfm2210irqHandlerEv+0x4a>
    	resetFifos(); // Clears the interrupt
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ff30 	bl	80025bc <_ZN5Rfm2210resetFifosEv>
    	if (currentMode == Rfm22ModeTx )
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	7a1b      	ldrb	r3, [r3, #8]
 8002760:	2b02      	cmp	r3, #2
 8002762:	d103      	bne.n	800276c <_ZN5Rfm2210irqHandlerEv+0x3c>
    	    restartTransmit();
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff ff3f 	bl	80025e8 <_ZN5Rfm2215restartTransmitEv>
 800276a:	e006      	b.n	800277a <_ZN5Rfm2210irqHandlerEv+0x4a>
    	else if (currentMode == Rfm22ModeRx)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7a1b      	ldrb	r3, [r3, #8]
 8002770:	2b03      	cmp	r3, #3
 8002772:	d102      	bne.n	800277a <_ZN5Rfm2210irqHandlerEv+0x4a>
    	    clearRxBuf();
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff49 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    }
        // Caution, any delay here may cause a FF underflow or overflow
    if (_lastInterruptFlags[0] & RH_RF22_ITXFFAEM){
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002780:	f003 0320 	and.w	r3, r3, #32
 8002784:	2b00      	cmp	r3, #0
 8002786:	d002      	beq.n	800278e <_ZN5Rfm2210irqHandlerEv+0x5e>
        	// See if more data has to be loaded into the Tx FIFO
        	sendNextFragment();
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff fecb 	bl	8002524 <_ZN5Rfm2216sendNextFragmentEv>
    }
    if (_lastInterruptFlags[0] & RH_RF22_IRXFFAFULL){
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002794:	f003 0310 	and.w	r3, r3, #16
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <_ZN5Rfm2210irqHandlerEv+0x72>
    	// Caution, any delay here may cause a FF overflow
    	// Read some data from the Rx FIFO
    	readNextFragment();
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff feed 	bl	800257c <_ZN5Rfm2216readNextFragmentEv>
    }
    if (_lastInterruptFlags[0] & RH_RF22_IPKSENT){
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <_ZN5Rfm2210irqHandlerEv+0x86>
    //	Serial.println("IPKSENT");
    	// Transmission does not automatically clear the tx buffer.
    	// Could retransmit if we wanted
    	// RH_RF22 transitions automatically to Idle
    	currentMode = Rfm22ModeIdle;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	721a      	strb	r2, [r3, #8]
    }
    if (_lastInterruptFlags[0] & RH_RF22_IPKVALID){
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d058      	beq.n	8002876 <_ZN5Rfm2210irqHandlerEv+0x146>
    	uint8_t len = spi.readReg(RH_RF22_REG_4B_RECEIVED_PACKET_LENGTH);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	214b      	movs	r1, #75	; 0x4b
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 fb02 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 80027d0:	4603      	mov	r3, r0
 80027d2:	73fb      	strb	r3, [r7, #15]

    	// May have already read one or more fragments
    	// Get any remaining unread octets, based on the expected length
    	// First make sure we dont overflow the buffer in the case of a stupid length
    	// or partial bad receives
    	if (   len >  RH_RF22_MAX_MESSAGE_LEN
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
 80027d6:	2b32      	cmp	r3, #50	; 0x32
 80027d8:	d804      	bhi.n	80027e4 <_ZN5Rfm2210irqHandlerEv+0xb4>
    	    || len < _bufLen)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	7c9b      	ldrb	r3, [r3, #18]
 80027de:	7bfa      	ldrb	r2, [r7, #15]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d206      	bcs.n	80027f2 <_ZN5Rfm2210irqHandlerEv+0xc2>
    	{
    	    currentMode = Rfm22ModeIdle;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	721a      	strb	r2, [r3, #8]
    	    clearRxBuf();
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff ff0e 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    	    return; // Hmmm receiver buffer overflow.
 80027f0:	e063      	b.n	80028ba <_ZN5Rfm2210irqHandlerEv+0x18a>
    	}

    	spi.readRegBytes(RH_RF22_REG_7F_FIFO_ACCESS, _buf + _bufLen, len - _bufLen);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6858      	ldr	r0, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3314      	adds	r3, #20
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	7c92      	ldrb	r2, [r2, #18]
 80027fe:	1899      	adds	r1, r3, r2
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	7c9b      	ldrb	r3, [r3, #18]
 8002804:	7bfa      	ldrb	r2, [r7, #15]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	b2db      	uxtb	r3, r3
 800280a:	460a      	mov	r2, r1
 800280c:	217f      	movs	r1, #127	; 0x7f
 800280e:	f000 fb15 	bl	8002e3c <_ZN10SpiGeneric12readRegBytesEhPhh>
    	_rxHeaderTo = spi.readReg(RH_RF22_REG_47_RECEIVED_HEADER3);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2147      	movs	r1, #71	; 0x47
 8002818:	4618      	mov	r0, r3
 800281a:	f000 fadb 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 800281e:	4603      	mov	r3, r0
 8002820:	461a      	mov	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	735a      	strb	r2, [r3, #13]
    	_rxHeaderFrom = spi.readReg(RH_RF22_REG_48_RECEIVED_HEADER2);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2148      	movs	r1, #72	; 0x48
 800282c:	4618      	mov	r0, r3
 800282e:	f000 fad1 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 8002832:	4603      	mov	r3, r0
 8002834:	461a      	mov	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	739a      	strb	r2, [r3, #14]
    	_rxHeaderId = spi.readReg(RH_RF22_REG_49_RECEIVED_HEADER1);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2149      	movs	r1, #73	; 0x49
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fac7 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	73da      	strb	r2, [r3, #15]
    	_rxHeaderFlags = spi.readReg(RH_RF22_REG_4A_RECEIVED_HEADER0);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	214a      	movs	r1, #74	; 0x4a
 8002854:	4618      	mov	r0, r3
 8002856:	f000 fabd 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 800285a:	4603      	mov	r3, r0
 800285c:	461a      	mov	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	741a      	strb	r2, [r3, #16]
    	_bufLen = len;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	7bfa      	ldrb	r2, [r7, #15]
 8002866:	749a      	strb	r2, [r3, #18]
    	_rxBufValid = true;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    	currentMode = Rfm22ModeIdle;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	721a      	strb	r2, [r3, #8]
    	//_rxBufValid = true;
    }
    if (_lastInterruptFlags[0] & RH_RF22_ICRCERROR){
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00b      	beq.n	800289c <_ZN5Rfm2210irqHandlerEv+0x16c>
    //	Serial.println("ICRCERR");
    	clearRxBuf();
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f7ff fec1 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    	resetRxFifo();
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7ff fc74 	bl	8002178 <_ZN5Rfm2211resetRxFifoEv>
    	currentMode = Rfm22ModeIdle;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	721a      	strb	r2, [r3, #8]
    	setModeRx(); // Keep trying
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff fc32 	bl	8002100 <_ZN5Rfm229setModeRxEv>
    }
    if (_lastInterruptFlags[1] & RH_RF22_IPREAVAL){
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80028a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d006      	beq.n	80028b8 <_ZN5Rfm2210irqHandlerEv+0x188>
    //	Serial.println("IPREAVAL");
    	//_lastRssi = (int8_t)(-120 + ((spiRead(RH_RF22_REG_26_RSSI) / 2)));
    	//_lastPreambleTime = millis();
    	resetRxFifo();
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff fc64 	bl	8002178 <_ZN5Rfm2211resetRxFifoEv>
    	clearRxBuf();
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff feab 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    }
    return;
 80028b6:	bf00      	nop
 80028b8:	bf00      	nop
}
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <_ZN8ReceiverC1ER10SpiGeneric>:
 *      Author: Matejko
 */

#include <Receiver.h>

Receiver::Receiver(SpiGeneric& spi) : Rfm22(spi), timer(TIM2, 16000, 100){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af04      	add	r7, sp, #16
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6839      	ldr	r1, [r7, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff fb4e 	bl	8001f70 <_ZN5Rfm22C1ER10SpiGeneric>
 80028d4:	4a0c      	ldr	r2, [pc, #48]	; (8002908 <_ZN8ReceiverC1ER10SpiGeneric+0x48>)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f103 004c 	add.w	r0, r3, #76	; 0x4c
 80028e0:	2300      	movs	r3, #0
 80028e2:	9303      	str	r3, [sp, #12]
 80028e4:	2308      	movs	r3, #8
 80028e6:	9302      	str	r3, [sp, #8]
 80028e8:	2300      	movs	r3, #0
 80028ea:	9301      	str	r3, [sp, #4]
 80028ec:	2300      	movs	r3, #0
 80028ee:	9300      	str	r3, [sp, #0]
 80028f0:	2364      	movs	r3, #100	; 0x64
 80028f2:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80028f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80028fa:	f000 fb4f 	bl	8002f9c <_ZN5TimerC1EP11TIM_TypeDeftmtthh>
	// TODO Auto-generated constructor stub

}
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4618      	mov	r0, r3
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	08004188 	.word	0x08004188

0800290c <_ZN8Receiver10irqHandlerEv>:

void Receiver::irqHandler(){
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]

    // Read the interrupt flags which clears the interrupt
    spi.readRegBytes(RH_RF22_REG_03_INTERRUPT_STATUS1, _lastInterruptFlags, 2);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6858      	ldr	r0, [r3, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f103 0247 	add.w	r2, r3, #71	; 0x47
 800291e:	2302      	movs	r3, #2
 8002920:	2103      	movs	r1, #3
 8002922:	f000 fa8b 	bl	8002e3c <_ZN10SpiGeneric12readRegBytesEhPhh>

    if (_lastInterruptFlags[0] & RH_RF22_IFFERROR){
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800292c:	b25b      	sxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	da14      	bge.n	800295c <_ZN8Receiver10irqHandlerEv+0x50>
    	resetFifos(); // Clears the interrupt
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff fe41 	bl	80025bc <_ZN5Rfm2210resetFifosEv>
    	if (currentMode == Rfm22ModeTx )
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7a1b      	ldrb	r3, [r3, #8]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d104      	bne.n	800294c <_ZN8Receiver10irqHandlerEv+0x40>
    	    restartTransmit();
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff fe4f 	bl	80025e8 <_ZN5Rfm2215restartTransmitEv>
 800294a:	e007      	b.n	800295c <_ZN8Receiver10irqHandlerEv+0x50>
    	else if (currentMode == Rfm22ModeRx)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	7a1b      	ldrb	r3, [r3, #8]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d103      	bne.n	800295c <_ZN8Receiver10irqHandlerEv+0x50>
    	    clearRxBuf();
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fe58 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    }
        // Caution, any delay here may cause a FF underflow or overflow
    if (_lastInterruptFlags[0] & RH_RF22_ITXFFAEM){
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002962:	f003 0320 	and.w	r3, r3, #32
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <_ZN8Receiver10irqHandlerEv+0x66>
        	// See if more data has to be loaded into the Tx FIFO
        	sendNextFragment();
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff fdd9 	bl	8002524 <_ZN5Rfm2216sendNextFragmentEv>
    }
    if (_lastInterruptFlags[0] & RH_RF22_IRXFFAFULL){
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002978:	f003 0310 	and.w	r3, r3, #16
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <_ZN8Receiver10irqHandlerEv+0x7c>
    	// Caution, any delay here may cause a FF overflow
    	// Read some data from the Rx FIFO
    	readNextFragment();
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fdfa 	bl	800257c <_ZN5Rfm2216readNextFragmentEv>
    }
    if (_lastInterruptFlags[0] & RH_RF22_IPKSENT){
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <_ZN8Receiver10irqHandlerEv+0x90>
    //	Serial.println("IPKSENT");
    	// Transmission does not automatically clear the tx buffer.
    	// Could retransmit if we wanted
    	// RH_RF22 transitions automatically to Idle
    	currentMode = Rfm22ModeIdle;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	721a      	strb	r2, [r3, #8]
    }
    if (_lastInterruptFlags[0] & RH_RF22_IPKVALID){
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d05a      	beq.n	8002a60 <_ZN8Receiver10irqHandlerEv+0x154>
    	uint8_t len = spi.readReg(RH_RF22_REG_4B_RECEIVED_PACKET_LENGTH);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	214b      	movs	r1, #75	; 0x4b
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 fa0f 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 80029b6:	4603      	mov	r3, r0
 80029b8:	73fb      	strb	r3, [r7, #15]

    	// May have already read one or more fragments
    	// Get any remaining unread octets, based on the expected length
    	// First make sure we dont overflow the buffer in the case of a stupid length
    	// or partial bad receives
    	if (   len >  RH_RF22_MAX_MESSAGE_LEN
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	2b32      	cmp	r3, #50	; 0x32
 80029be:	d804      	bhi.n	80029ca <_ZN8Receiver10irqHandlerEv+0xbe>
    	    || len < _bufLen)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	7c9b      	ldrb	r3, [r3, #18]
 80029c4:	7bfa      	ldrb	r2, [r7, #15]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d207      	bcs.n	80029da <_ZN8Receiver10irqHandlerEv+0xce>
    	{
    	    currentMode = Rfm22ModeIdle;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	721a      	strb	r2, [r3, #8]
    	    clearRxBuf();
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff fe1a 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    	    return; // Hmmm receiver buffer overflow.
 80029d8:	e069      	b.n	8002aae <_ZN8Receiver10irqHandlerEv+0x1a2>
    	}

    	spi.readRegBytes(RH_RF22_REG_7F_FIFO_ACCESS, _buf, len);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6858      	ldr	r0, [r3, #4]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f103 0214 	add.w	r2, r3, #20
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	217f      	movs	r1, #127	; 0x7f
 80029e8:	f000 fa28 	bl	8002e3c <_ZN10SpiGeneric12readRegBytesEhPhh>
    	_rxHeaderTo = spi.readReg(RH_RF22_REG_47_RECEIVED_HEADER3);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2147      	movs	r1, #71	; 0x47
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 f9ee 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 80029f8:	4603      	mov	r3, r0
 80029fa:	461a      	mov	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	735a      	strb	r2, [r3, #13]
    	_rxHeaderFrom = spi.readReg(RH_RF22_REG_48_RECEIVED_HEADER2);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2148      	movs	r1, #72	; 0x48
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f9e4 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	461a      	mov	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	739a      	strb	r2, [r3, #14]
    	_rxHeaderId = spi.readReg(RH_RF22_REG_49_RECEIVED_HEADER1);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2149      	movs	r1, #73	; 0x49
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 f9da 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 8002a20:	4603      	mov	r3, r0
 8002a22:	461a      	mov	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	73da      	strb	r2, [r3, #15]
    	_rxHeaderFlags = spi.readReg(RH_RF22_REG_4A_RECEIVED_HEADER0);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	214a      	movs	r1, #74	; 0x4a
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 f9d0 	bl	8002dd4 <_ZN10SpiGeneric7readRegEh>
 8002a34:	4603      	mov	r3, r0
 8002a36:	461a      	mov	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	741a      	strb	r2, [r3, #16]
    	_bufLen = len;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7bfa      	ldrb	r2, [r7, #15]
 8002a40:	749a      	strb	r2, [r3, #18]
    	_rxBufValid = true;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    	currentMode = Rfm22ModeIdle;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	721a      	strb	r2, [r3, #8]
    	_rxBufValid = true;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    	setModeRx();
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff fb50 	bl	8002100 <_ZN5Rfm229setModeRxEv>
    }
    if (_lastInterruptFlags[0] & RH_RF22_ICRCERROR){
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00e      	beq.n	8002a8c <_ZN8Receiver10irqHandlerEv+0x180>
    //	Serial.println("ICRCERR");
    	clearRxBuf();
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff fdcb 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    	resetRxFifo();
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fb7d 	bl	8002178 <_ZN5Rfm2211resetRxFifoEv>
    	currentMode = Rfm22ModeIdle;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	721a      	strb	r2, [r3, #8]
    	setModeRx(); // Keep trying
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fb3a 	bl	8002100 <_ZN5Rfm229setModeRxEv>
    }
    if (_lastInterruptFlags[1] & RH_RF22_IPREAVAL){
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d008      	beq.n	8002aac <_ZN8Receiver10irqHandlerEv+0x1a0>
    //	Serial.println("IPREAVAL");
    	//_lastRssi = (int8_t)(-120 + ((spiRead(RH_RF22_REG_26_RSSI) / 2)));
    	//_lastPreambleTime = millis();
    	resetRxFifo();
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff fb6b 	bl	8002178 <_ZN5Rfm2211resetRxFifoEv>
    	clearRxBuf();
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fdb1 	bl	800260c <_ZN5Rfm2210clearRxBufEv>
    }
    return;
 8002aaa:	bf00      	nop
 8002aac:	bf00      	nop
}
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <_ZN8Receiver9getValuesEv>:

uint8_t* Receiver::getValues(){
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
	return _buf;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3314      	adds	r3, #20
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop

08002acc <_ZN8Receiver4initEv>:

void Receiver::init(){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	_buf[0] = 128;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2280      	movs	r2, #128	; 0x80
 8002ad8:	751a      	strb	r2, [r3, #20]
	_buf[1] = 128;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2280      	movs	r2, #128	; 0x80
 8002ade:	755a      	strb	r2, [r3, #21]
	Rfm22::init();
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff fa70 	bl	8001fc8 <_ZN5Rfm224initEv>
	Rfm22::init(); // TODO nejaky bug treba volat 2x aby spi fungovala spravne
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff fa6c 	bl	8001fc8 <_ZN5Rfm224initEv>
	timer.init();
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	334c      	adds	r3, #76	; 0x4c
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 fa7f 	bl	8002ff8 <_ZN5Timer4initEv>
	timer.start();
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	334c      	adds	r3, #76	; 0x4c
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 faf8 	bl	80030f4 <_ZN5Timer5startEv>
}
 8002b04:	bf00      	nop
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <_ZN8ReceiverD1Ev>:

Receiver::~Receiver() {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	4a0b      	ldr	r2, [pc, #44]	; (8002b44 <_ZN8ReceiverD1Ev+0x38>)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	334c      	adds	r3, #76	; 0x4c
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 fb04 	bl	800312c <_ZN5TimerD1Ev>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff fd80 	bl	800262c <_ZN5Rfm22D1Ev>
	// TODO Auto-generated destructor stub
}
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d002      	beq.n	8002b38 <_ZN8ReceiverD1Ev+0x2c>
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f001 f8a6 	bl	8003c84 <_ZdlPv>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	08004188 	.word	0x08004188

08002b48 <_ZN8ReceiverD0Ev>:
	Rfm22::init(); // TODO nejaky bug treba volat 2x aby spi fungovala spravne
	timer.init();
	timer.start();
}

Receiver::~Receiver() {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated destructor stub
}
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff ffdb 	bl	8002b0c <_ZN8ReceiverD1Ev>
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f001 f894 	bl	8003c84 <_ZdlPv>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop

08002b68 <_ZN4Spi1C1Ev>:
 *      Author: Matejko
 */

#include <Spi1.h>

Spi1::Spi1() {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 f8b0 	bl	8002cd8 <_ZN10SpiGenericC1Ev>
 8002b78:	4a03      	ldr	r2, [pc, #12]	; (8002b88 <_ZN4Spi1C1Ev+0x20>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
}
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4618      	mov	r0, r3
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	080041a4 	.word	0x080041a4

08002b8c <_ZN4Spi14initEv>:

void Spi1::init(){
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	; 0x28
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;

		//inti Spi pins
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002b94:	2101      	movs	r1, #1
 8002b96:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b9a:	f7fe fddb 	bl	8001754 <RCC_APB2PeriphClockCmd>
		RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	2002      	movs	r0, #2
 8002ba2:	f7fe fdb9 	bl	8001718 <RCC_AHBPeriphClockCmd>

		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002bac:	2300      	movs	r3, #0
 8002bae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		//PB3 - SPI2_SCK
		//PB4 - SPI2_MISO
		//PB5 - SPI2_MOSI
		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 8002bbe:	23e0      	movs	r3, #224	; 0xe0
 8002bc0:	623b      	str	r3, [r7, #32]
		GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002bc2:	f107 0320 	add.w	r3, r7, #32
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	482c      	ldr	r0, [pc, #176]	; (8002c7c <_ZN4Spi14initEv+0xf0>)
 8002bca:	f7fe fba5 	bl	8001318 <GPIO_Init>


		// init cs
		RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002bce:	2101      	movs	r1, #1
 8002bd0:	2002      	movs	r0, #2
 8002bd2:	f7fe fda1 	bl	8001718 <RCC_AHBPeriphClockCmd>

		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8002be8:	2340      	movs	r3, #64	; 0x40
 8002bea:	623b      	str	r3, [r7, #32]
		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002bec:	2301      	movs	r3, #1
 8002bee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002bf2:	f107 0320 	add.w	r3, r7, #32
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4821      	ldr	r0, [pc, #132]	; (8002c80 <_ZN4Spi14initEv+0xf4>)
 8002bfa:	f7fe fb8d 	bl	8001318 <GPIO_Init>
		GPIO_SetBits(GPIOB,GPIO_Pin_6);
 8002bfe:	2140      	movs	r1, #64	; 0x40
 8002c00:	481f      	ldr	r0, [pc, #124]	; (8002c80 <_ZN4Spi14initEv+0xf4>)
 8002c02:	f7fe fc1f 	bl	8001444 <GPIO_SetBits>
		//init Spi
		GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 8002c06:	2205      	movs	r2, #5
 8002c08:	2105      	movs	r1, #5
 8002c0a:	481c      	ldr	r0, [pc, #112]	; (8002c7c <_ZN4Spi14initEv+0xf0>)
 8002c0c:	f7fe fc36 	bl	800147c <GPIO_PinAFConfig>
		GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 8002c10:	2205      	movs	r2, #5
 8002c12:	2106      	movs	r1, #6
 8002c14:	4819      	ldr	r0, [pc, #100]	; (8002c7c <_ZN4Spi14initEv+0xf0>)
 8002c16:	f7fe fc31 	bl	800147c <GPIO_PinAFConfig>
		GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 8002c1a:	2205      	movs	r2, #5
 8002c1c:	2107      	movs	r1, #7
 8002c1e:	4817      	ldr	r0, [pc, #92]	; (8002c7c <_ZN4Spi14initEv+0xf0>)
 8002c20:	f7fe fc2c 	bl	800147c <GPIO_PinAFConfig>

		SPI_InitTypeDef  SPI_InitStructure;
		SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8002c24:	2308      	movs	r3, #8
 8002c26:	833b      	strh	r3, [r7, #24]
		SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	82bb      	strh	r3, [r7, #20]
		SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	827b      	strh	r3, [r7, #18]
		SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 8002c30:	2301      	movs	r3, #1
 8002c32:	83bb      	strh	r3, [r7, #28]
		SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8002c34:	2300      	movs	r3, #0
 8002c36:	823b      	strh	r3, [r7, #16]
		SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	81bb      	strh	r3, [r7, #12]
		SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	837b      	strh	r3, [r7, #26]
		SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8002c40:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002c44:	81fb      	strh	r3, [r7, #14]
		SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8002c46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c4a:	82fb      	strh	r3, [r7, #22]

		/* Apply SPI configuration after enabling it */
		SPI_Init(SPI1, &SPI_InitStructure);
 8002c4c:	f107 030c 	add.w	r3, r7, #12
 8002c50:	4619      	mov	r1, r3
 8002c52:	480c      	ldr	r0, [pc, #48]	; (8002c84 <_ZN4Spi14initEv+0xf8>)
 8002c54:	f7fe fdec 	bl	8001830 <SPI_Init>
		NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
		NVIC_Init(&NVIC_InitStructure);*/

		/* SPI Peripheral Enable */
		spi = SPI1;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <_ZN4Spi14initEv+0xf8>)
 8002c5c:	605a      	str	r2, [r3, #4]
		cs = GPIO_Pin_6;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2240      	movs	r2, #64	; 0x40
 8002c62:	811a      	strh	r2, [r3, #8]
		gpio_cs = GPIOB;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a06      	ldr	r2, [pc, #24]	; (8002c80 <_ZN4Spi14initEv+0xf4>)
 8002c68:	60da      	str	r2, [r3, #12]
		SPI_Cmd(SPI1, ENABLE);
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	4805      	ldr	r0, [pc, #20]	; (8002c84 <_ZN4Spi14initEv+0xf8>)
 8002c6e:	f7fe fe23 	bl	80018b8 <SPI_Cmd>
}
 8002c72:	bf00      	nop
 8002c74:	3728      	adds	r7, #40	; 0x28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40020000 	.word	0x40020000
 8002c80:	40020400 	.word	0x40020400
 8002c84:	40013000 	.word	0x40013000

08002c88 <_ZN4Spi1D1Ev>:

Spi1::~Spi1() {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	4a08      	ldr	r2, [pc, #32]	; (8002cb4 <_ZN4Spi1D1Ev+0x2c>)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f000 f953 	bl	8002f44 <_ZN10SpiGenericD1Ev>
	// TODO Auto-generated destructor stub
}
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d002      	beq.n	8002caa <_ZN4Spi1D1Ev+0x22>
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 ffed 	bl	8003c84 <_ZdlPv>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	080041a4 	.word	0x080041a4

08002cb8 <_ZN4Spi1D0Ev>:
		cs = GPIO_Pin_6;
		gpio_cs = GPIOB;
		SPI_Cmd(SPI1, ENABLE);
}

Spi1::~Spi1() {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated destructor stub
}
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f7ff ffe1 	bl	8002c88 <_ZN4Spi1D1Ev>
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 ffdc 	bl	8003c84 <_ZdlPv>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop

08002cd8 <_ZN10SpiGenericC1Ev>:
 *      Author: Matejko
 */

#include <SpiGeneric.h>

SpiGeneric::SpiGeneric() {
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	4a04      	ldr	r2, [pc, #16]	; (8002cf4 <_ZN10SpiGenericC1Ev+0x1c>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	080041b8 	.word	0x080041b8

08002cf8 <_ZN10SpiGeneric13writeRegBytesEhPhh>:

void SpiGeneric::writeRegBytes(uint8_t reg,uint8_t* buf,uint8_t len){
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	461a      	mov	r2, r3
 8002d04:	460b      	mov	r3, r1
 8002d06:	72fb      	strb	r3, [r7, #11]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	72bb      	strb	r3, [r7, #10]

	GPIO_ResetBits(gpio_cs,cs);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	68da      	ldr	r2, [r3, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	891b      	ldrh	r3, [r3, #8]
 8002d14:	4619      	mov	r1, r3
 8002d16:	4610      	mov	r0, r2
 8002d18:	f7fe fba2 	bl	8001460 <GPIO_ResetBits>
	spi->DR = (reg | SPI_WRITE_FLAG);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	7afa      	ldrb	r2, [r7, #11]
 8002d22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	b292      	uxth	r2, r2
 8002d2a:	819a      	strh	r2, [r3, #12]
	waitTxe();
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 f8cb 	bl	8002ec8 <_ZN10SpiGeneric7waitTxeEv>
	for(int i=0;i<len;i++){
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	7aba      	ldrb	r2, [r7, #10]
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	dd0e      	ble.n	8002d5c <_ZN10SpiGeneric13writeRegBytesEhPhh+0x64>
		spi->DR = *(buf+i);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	6879      	ldr	r1, [r7, #4]
 8002d46:	440a      	add	r2, r1
 8002d48:	7812      	ldrb	r2, [r2, #0]
 8002d4a:	b292      	uxth	r2, r2
 8002d4c:	819a      	strh	r2, [r3, #12]
		waitTxe();
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 f8ba 	bl	8002ec8 <_ZN10SpiGeneric7waitTxeEv>
void SpiGeneric::writeRegBytes(uint8_t reg,uint8_t* buf,uint8_t len){

	GPIO_ResetBits(gpio_cs,cs);
	spi->DR = (reg | SPI_WRITE_FLAG);
	waitTxe();
	for(int i=0;i<len;i++){
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	3301      	adds	r3, #1
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	e7ec      	b.n	8002d36 <_ZN10SpiGeneric13writeRegBytesEhPhh+0x3e>
		spi->DR = *(buf+i);
		waitTxe();
	}
	GPIO_SetBits(gpio_cs,cs);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	891b      	ldrh	r3, [r3, #8]
 8002d64:	4619      	mov	r1, r3
 8002d66:	4610      	mov	r0, r2
 8002d68:	f7fe fb6c 	bl	8001444 <GPIO_SetBits>
}
 8002d6c:	bf00      	nop
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <_ZN10SpiGeneric8writeRegEhh>:

void SpiGeneric::writeReg(uint8_t reg,uint8_t val){
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	70fb      	strb	r3, [r7, #3]
 8002d80:	4613      	mov	r3, r2
 8002d82:	70bb      	strb	r3, [r7, #2]
	GPIO_ResetBits(gpio_cs,cs);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	891b      	ldrh	r3, [r3, #8]
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4610      	mov	r0, r2
 8002d90:	f7fe fb66 	bl	8001460 <GPIO_ResetBits>
	spi->DR = (reg | SPI_WRITE_FLAG);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	78fa      	ldrb	r2, [r7, #3]
 8002d9a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002d9e:	b2d2      	uxtb	r2, r2
 8002da0:	b292      	uxth	r2, r2
 8002da2:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 f8a7 	bl	8002ef8 <_ZN10SpiGeneric8waitTxRxEv>
	spi->DR = val;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	78ba      	ldrb	r2, [r7, #2]
 8002db0:	b292      	uxth	r2, r2
 8002db2:	819a      	strh	r2, [r3, #12]
	waitTxe();
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f887 	bl	8002ec8 <_ZN10SpiGeneric7waitTxeEv>
	GPIO_SetBits(gpio_cs,cs);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	891b      	ldrh	r3, [r3, #8]
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	f7fe fb3d 	bl	8001444 <GPIO_SetBits>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop

08002dd4 <_ZN10SpiGeneric7readRegEh>:


uint8_t SpiGeneric::readReg(uint8_t reg){
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	70fb      	strb	r3, [r7, #3]
	GPIO_ResetBits(gpio_cs,cs);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	891b      	ldrh	r3, [r3, #8]
 8002de8:	4619      	mov	r1, r3
 8002dea:	4610      	mov	r0, r2
 8002dec:	f7fe fb38 	bl	8001460 <GPIO_ResetBits>
	spi->DR = (reg &~ SPI_WRITE_FLAG);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	b292      	uxth	r2, r2
 8002df8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dfc:	b292      	uxth	r2, r2
 8002dfe:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 f879 	bl	8002ef8 <_ZN10SpiGeneric8waitTxRxEv>
	spi->DR;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	899b      	ldrh	r3, [r3, #12]
	spi->DR = 0x00;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f86f 	bl	8002ef8 <_ZN10SpiGeneric8waitTxRxEv>
	GPIO_SetBits(gpio_cs,cs);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	891b      	ldrh	r3, [r3, #8]
 8002e22:	4619      	mov	r1, r3
 8002e24:	4610      	mov	r0, r2
 8002e26:	f7fe fb0d 	bl	8001444 <GPIO_SetBits>
	return  spi->DR;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	899b      	ldrh	r3, [r3, #12]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	b2db      	uxtb	r3, r3


}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <_ZN10SpiGeneric12readRegBytesEhPhh>:

void SpiGeneric::readRegBytes(uint8_t reg,uint8_t* buf,uint8_t len){
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	607a      	str	r2, [r7, #4]
 8002e46:	461a      	mov	r2, r3
 8002e48:	460b      	mov	r3, r1
 8002e4a:	72fb      	strb	r3, [r7, #11]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	72bb      	strb	r3, [r7, #10]
	GPIO_ResetBits(gpio_cs,cs);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	68da      	ldr	r2, [r3, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	891b      	ldrh	r3, [r3, #8]
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	f7fe fb00 	bl	8001460 <GPIO_ResetBits>
	spi->DR = (reg &~ SPI_WRITE_FLAG);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	7afa      	ldrb	r2, [r7, #11]
 8002e66:	b292      	uxth	r2, r2
 8002e68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e6c:	b292      	uxth	r2, r2
 8002e6e:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 f841 	bl	8002ef8 <_ZN10SpiGeneric8waitTxRxEv>
	spi->DR;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	899b      	ldrh	r3, [r3, #12]
	for(int i =0;i<len;i++){
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	7aba      	ldrb	r2, [r7, #10]
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	dd13      	ble.n	8002eb0 <_ZN10SpiGeneric12readRegBytesEhPhh+0x74>
		spi->DR = 0x00;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	819a      	strh	r2, [r3, #12]
		waitTxRx();
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f831 	bl	8002ef8 <_ZN10SpiGeneric8waitTxRxEv>
		*(buf+i) = spi->DR;
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	6852      	ldr	r2, [r2, #4]
 8002ea0:	8992      	ldrh	r2, [r2, #12]
 8002ea2:	b292      	uxth	r2, r2
 8002ea4:	b2d2      	uxtb	r2, r2
 8002ea6:	701a      	strb	r2, [r3, #0]
void SpiGeneric::readRegBytes(uint8_t reg,uint8_t* buf,uint8_t len){
	GPIO_ResetBits(gpio_cs,cs);
	spi->DR = (reg &~ SPI_WRITE_FLAG);
	waitTxRx();
	spi->DR;
	for(int i =0;i<len;i++){
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	e7e7      	b.n	8002e80 <_ZN10SpiGeneric12readRegBytesEhPhh+0x44>
		spi->DR = 0x00;
		waitTxRx();
		*(buf+i) = spi->DR;
	}
	GPIO_SetBits(gpio_cs,cs);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	891b      	ldrh	r3, [r3, #8]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4610      	mov	r0, r2
 8002ebc:	f7fe fac2 	bl	8001444 <GPIO_SetBits>
}
 8002ec0:	bf00      	nop
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <_ZN10SpiGeneric7waitTxeEv>:

void SpiGeneric::waitRxne(){
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
}

void SpiGeneric::waitTxe(){
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	891b      	ldrh	r3, [r3, #8]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d000      	beq.n	8002eec <_ZN10SpiGeneric7waitTxeEv+0x24>
 8002eea:	e7f1      	b.n	8002ed0 <_ZN10SpiGeneric7waitTxeEv+0x8>
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop

08002ef8 <_ZN10SpiGeneric8waitTxRxEv>:
void SpiGeneric::waitTxRx(){
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	891b      	ldrh	r3, [r3, #8]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	bf0c      	ite	eq
 8002f10:	2301      	moveq	r3, #1
 8002f12:	2300      	movne	r3, #0
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d000      	beq.n	8002f1c <_ZN10SpiGeneric8waitTxRxEv+0x24>
 8002f1a:	e7f1      	b.n	8002f00 <_ZN10SpiGeneric8waitTxRxEv+0x8>
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	891b      	ldrh	r3, [r3, #8]
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	bf0c      	ite	eq
 8002f2c:	2301      	moveq	r3, #1
 8002f2e:	2300      	movne	r3, #0
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d000      	beq.n	8002f38 <_ZN10SpiGeneric8waitTxRxEv+0x40>
 8002f36:	e7f1      	b.n	8002f1c <_ZN10SpiGeneric8waitTxRxEv+0x24>
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop

08002f44 <_ZN10SpiGenericD1Ev>:

SpiGeneric::~SpiGeneric() {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	4a06      	ldr	r2, [pc, #24]	; (8002f68 <_ZN10SpiGenericD1Ev+0x24>)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002f52:	2300      	movs	r3, #0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <_ZN10SpiGenericD1Ev+0x1a>
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 fe93 	bl	8003c84 <_ZdlPv>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	080041b8 	.word	0x080041b8

08002f6c <_Z13sysClockSetupv>:
 *  Created on: Dec 10, 2016
 *      Author: Matejko
 */
#include <basicSetup.h>

void sysClockSetup(){
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
	RCC_HSICmd(ENABLE);
 8002f70:	2001      	movs	r0, #1
 8002f72:	f7fe facb 	bl	800150c <RCC_HSICmd>
	while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8002f76:	2021      	movs	r0, #33	; 0x21
 8002f78:	f7fe fc28 	bl	80017cc <RCC_GetFlagStatus>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	bf0c      	ite	eq
 8002f82:	2301      	moveq	r3, #1
 8002f84:	2300      	movne	r3, #0
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d000      	beq.n	8002f8e <_Z13sysClockSetupv+0x22>
 8002f8c:	e7f3      	b.n	8002f76 <_Z13sysClockSetupv+0xa>

	RCC_SYSCLKConfig(RCC_CFGR_SW_HSI);
 8002f8e:	2001      	movs	r0, #1
 8002f90:	f7fe facc 	bl	800152c <RCC_SYSCLKConfig>
	SystemCoreClockUpdate();
 8002f94:	f000 fd20 	bl	80039d8 <SystemCoreClockUpdate>
}
 8002f98:	bf00      	nop
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <_ZN5TimerC1EP11TIM_TypeDeftmtthh>:
 *      Author: Matejko
 */

#include <Timer.h>

Timer::Timer(TIM_TypeDef* timer,
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	80fb      	strh	r3, [r7, #6]
		uint16_t Prescaler,
		uint32_t Period,
		uint16_t TIM_CounterMode,
		uint16_t TIM_ClockDivision,
		uint8_t NVIC_IRQChannelPreemptionPriority,
		uint8_t NVIC_IRQChannelSubPriority) {
 8002fac:	4a11      	ldr	r2, [pc, #68]	; (8002ff4 <_ZN5TimerC1EP11TIM_TypeDeftmtthh+0x58>)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	601a      	str	r2, [r3, #0]
	timerInitStructure.TIM_Prescaler = Prescaler-1;
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	809a      	strh	r2, [r3, #4]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8b3a      	ldrh	r2, [r7, #24]
 8002fc0:	80da      	strh	r2, [r3, #6]
	timerInitStructure.TIM_Period = Period-1;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	1e5a      	subs	r2, r3, #1
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	609a      	str	r2, [r3, #8]
	timerInitStructure.TIM_ClockDivision = TIM_ClockDivision;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8bba      	ldrh	r2, [r7, #28]
 8002fce:	819a      	strh	r2, [r3, #12]

    nvicStructure.NVIC_IRQChannelPreemptionPriority = NVIC_IRQChannelPreemptionPriority;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002fd6:	745a      	strb	r2, [r3, #17]
    nvicStructure.NVIC_IRQChannelSubPriority = NVIC_IRQChannelSubPriority;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002fde:	749a      	strb	r2, [r3, #18]

	this->timer = timer;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	615a      	str	r2, [r3, #20]
}
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3714      	adds	r7, #20
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bc80      	pop	{r7}
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	080041cc 	.word	0x080041cc

08002ff8 <_ZN5Timer4initEv>:

bool Timer::init(){
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
	uint8_t IRQChannel;
	if (timer==TIM2) {
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003008:	d106      	bne.n	8003018 <_ZN5Timer4initEv+0x20>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800300a:	2101      	movs	r1, #1
 800300c:	2001      	movs	r0, #1
 800300e:	f7fe fbbf 	bl	8001790 <RCC_APB1PeriphClockCmd>
		IRQChannel = TIM2_IRQn;
 8003012:	231c      	movs	r3, #28
 8003014:	73fb      	strb	r3, [r7, #15]
 8003016:	e03d      	b.n	8003094 <_ZN5Timer4initEv+0x9c>
	} else if (timer==TIM3) {
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	4a30      	ldr	r2, [pc, #192]	; (80030e0 <_ZN5Timer4initEv+0xe8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d106      	bne.n	8003030 <_ZN5Timer4initEv+0x38>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003022:	2101      	movs	r1, #1
 8003024:	2002      	movs	r0, #2
 8003026:	f7fe fbb3 	bl	8001790 <RCC_APB1PeriphClockCmd>
		IRQChannel = TIM3_IRQn;
 800302a:	231d      	movs	r3, #29
 800302c:	73fb      	strb	r3, [r7, #15]
 800302e:	e031      	b.n	8003094 <_ZN5Timer4initEv+0x9c>
	} else if (timer==TIM4) {
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	4a2b      	ldr	r2, [pc, #172]	; (80030e4 <_ZN5Timer4initEv+0xec>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d106      	bne.n	8003048 <_ZN5Timer4initEv+0x50>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800303a:	2101      	movs	r1, #1
 800303c:	2004      	movs	r0, #4
 800303e:	f7fe fba7 	bl	8001790 <RCC_APB1PeriphClockCmd>
		IRQChannel = TIM4_IRQn;
 8003042:	231e      	movs	r3, #30
 8003044:	73fb      	strb	r3, [r7, #15]
 8003046:	e025      	b.n	8003094 <_ZN5Timer4initEv+0x9c>
	} else if (timer==TIM5) {
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	4a26      	ldr	r2, [pc, #152]	; (80030e8 <_ZN5Timer4initEv+0xf0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d106      	bne.n	8003060 <_ZN5Timer4initEv+0x68>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003052:	2101      	movs	r1, #1
 8003054:	2008      	movs	r0, #8
 8003056:	f7fe fb9b 	bl	8001790 <RCC_APB1PeriphClockCmd>
		IRQChannel = TIM5_IRQn;
 800305a:	232e      	movs	r3, #46	; 0x2e
 800305c:	73fb      	strb	r3, [r7, #15]
 800305e:	e019      	b.n	8003094 <_ZN5Timer4initEv+0x9c>
	} else if (timer==TIM6) {
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	4a21      	ldr	r2, [pc, #132]	; (80030ec <_ZN5Timer4initEv+0xf4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d106      	bne.n	8003078 <_ZN5Timer4initEv+0x80>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 800306a:	2101      	movs	r1, #1
 800306c:	2010      	movs	r0, #16
 800306e:	f7fe fb8f 	bl	8001790 <RCC_APB1PeriphClockCmd>
		IRQChannel = TIM6_IRQn;
 8003072:	232b      	movs	r3, #43	; 0x2b
 8003074:	73fb      	strb	r3, [r7, #15]
 8003076:	e00d      	b.n	8003094 <_ZN5Timer4initEv+0x9c>
	} else if (timer==TIM7) {
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	4a1c      	ldr	r2, [pc, #112]	; (80030f0 <_ZN5Timer4initEv+0xf8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d106      	bne.n	8003090 <_ZN5Timer4initEv+0x98>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8003082:	2101      	movs	r1, #1
 8003084:	2020      	movs	r0, #32
 8003086:	f7fe fb83 	bl	8001790 <RCC_APB1PeriphClockCmd>
		IRQChannel = TIM7_IRQn;
 800308a:	232c      	movs	r3, #44	; 0x2c
 800308c:	73fb      	strb	r3, [r7, #15]
 800308e:	e001      	b.n	8003094 <_ZN5Timer4initEv+0x9c>
	}
	else
		return false;
 8003090:	2300      	movs	r3, #0
 8003092:	e020      	b.n	80030d6 <_ZN5Timer4initEv+0xde>

	TIM_TimeBaseInit(timer, &timerInitStructure);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3304      	adds	r3, #4
 800309c:	4619      	mov	r1, r3
 800309e:	4610      	mov	r0, r2
 80030a0:	f7fe fc6c 	bl	800197c <TIM_TimeBaseInit>

	TIM_ITConfig(timer, TIM_IT_Update, ENABLE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	2201      	movs	r2, #1
 80030aa:	2101      	movs	r1, #1
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe fd97 	bl	8001be0 <TIM_ITConfig>
	TIM_ClearITPendingBit(timer, TIM_IT_Update);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	2101      	movs	r1, #1
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fe fddf 	bl	8001c7c <TIM_ClearITPendingBit>

    nvicStructure.NVIC_IRQChannel = IRQChannel;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7bfa      	ldrb	r2, [r7, #15]
 80030c2:	741a      	strb	r2, [r3, #16]
    nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	74da      	strb	r2, [r3, #19]
    NVIC_Init(&nvicStructure);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	3310      	adds	r3, #16
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe f81e 	bl	8001110 <NVIC_Init>
	// Enable TIM update Interrupt source

	return true;
 80030d4:	2301      	movs	r3, #1
	}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40000400 	.word	0x40000400
 80030e4:	40000800 	.word	0x40000800
 80030e8:	40000c00 	.word	0x40000c00
 80030ec:	40001000 	.word	0x40001000
 80030f0:	40001400 	.word	0x40001400

080030f4 <_ZN5Timer5startEv>:

void Timer::start(){
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
	TIM_Cmd(timer, ENABLE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	2101      	movs	r1, #1
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe fc8c 	bl	8001a20 <TIM_Cmd>
}
 8003108:	bf00      	nop
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <_ZN5Timer4stopEv>:

void Timer::stop(){
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
	TIM_Cmd(timer, DISABLE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	2100      	movs	r1, #0
 800311e:	4618      	mov	r0, r3
 8003120:	f7fe fc7e 	bl	8001a20 <TIM_Cmd>
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <_ZN5TimerD1Ev>:

Timer::~Timer() {
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	4a08      	ldr	r2, [pc, #32]	; (8003158 <_ZN5TimerD1Ev+0x2c>)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	601a      	str	r2, [r3, #0]
	stop();
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ffe8 	bl	8003110 <_ZN5Timer4stopEv>
}
 8003140:	2300      	movs	r3, #0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <_ZN5TimerD1Ev+0x20>
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 fd9c 	bl	8003c84 <_ZdlPv>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	080041cc 	.word	0x080041cc

0800315c <_ZN5TimerD0Ev>:

void Timer::stop(){
	TIM_Cmd(timer, DISABLE);
}

Timer::~Timer() {
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
	stop();
}
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7ff ffe1 	bl	800312c <_ZN5TimerD1Ev>
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fd8a 	bl	8003c84 <_ZdlPv>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop

0800317c <_ZN6Usart2C1Ev>:
 *      Author: Matejko
 */

#include <Usart2.h>

Usart2::Usart2() {
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4618      	mov	r0, r3
 8003188:	f000 f89c 	bl	80032c4 <_ZN12UsartGenericC1Ev>
 800318c:	4a03      	ldr	r2, [pc, #12]	; (800319c <_ZN6Usart2C1Ev+0x20>)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	080041dc 	.word	0x080041dc

080031a0 <_ZN6Usart2D1Ev>:

Usart2::~Usart2() {
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	4a08      	ldr	r2, [pc, #32]	; (80031cc <_ZN6Usart2D1Ev+0x2c>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f000 f9b3 	bl	800351c <_ZN12UsartGenericD1Ev>
	// TODO Auto-generated destructor stub
}
 80031b6:	2300      	movs	r3, #0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <_ZN6Usart2D1Ev+0x22>
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 fd61 	bl	8003c84 <_ZdlPv>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4618      	mov	r0, r3
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	080041dc 	.word	0x080041dc

080031d0 <_ZN6Usart2D0Ev>:
Usart2::Usart2() {
	// TODO Auto-generated constructor stub

}

Usart2::~Usart2() {
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated destructor stub
}
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f7ff ffe1 	bl	80031a0 <_ZN6Usart2D1Ev>
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 fd50 	bl	8003c84 <_ZdlPv>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop

080031f0 <_ZN6Usart24initEv>:

void Usart2::init(){
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	; 0x28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]

	//enable output pins pherifery
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80031f8:	2101      	movs	r1, #1
 80031fa:	2001      	movs	r0, #1
 80031fc:	f7fe fa8c 	bl	8001718 <RCC_AHBPeriphClockCmd>

	//configure pins
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8003200:	2207      	movs	r2, #7
 8003202:	2102      	movs	r1, #2
 8003204:	482d      	ldr	r0, [pc, #180]	; (80032bc <_ZN6Usart24initEv+0xcc>)
 8003206:	f7fe f939 	bl	800147c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 800320a:	2207      	movs	r2, #7
 800320c:	2103      	movs	r1, #3
 800320e:	482b      	ldr	r0, [pc, #172]	; (80032bc <_ZN6Usart24initEv+0xcc>)
 8003210:	f7fe f934 	bl	800147c <GPIO_PinAFConfig>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 |  GPIO_Pin_3;
 8003214:	230c      	movs	r3, #12
 8003216:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8003218:	2302      	movs	r3, #2
 800321a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800321e:	2303      	movs	r3, #3
 8003220:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003224:	2300      	movs	r3, #0
 8003226:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 800322a:	2300      	movs	r3, #0
 800322c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003230:	f107 0320 	add.w	r3, r7, #32
 8003234:	4619      	mov	r1, r3
 8003236:	4821      	ldr	r0, [pc, #132]	; (80032bc <_ZN6Usart24initEv+0xcc>)
 8003238:	f7fe f86e 	bl	8001318 <GPIO_Init>

	//enable uusart pherifery
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800323c:	2101      	movs	r1, #1
 800323e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003242:	f7fe faa5 	bl	8001790 <RCC_APB1PeriphClockCmd>

	//configure usart
	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 9600;
 8003246:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800324a:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800324c:	2300      	movs	r3, #0
 800324e:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003250:	2300      	movs	r3, #0
 8003252:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8003254:	2300      	movs	r3, #0
 8003256:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003258:	2300      	movs	r3, #0
 800325a:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800325c:	230c      	movs	r3, #12
 800325e:	837b      	strh	r3, [r7, #26]
	USART_Init(USART2, &USART_InitStructure);
 8003260:	f107 0310 	add.w	r3, r7, #16
 8003264:	4619      	mov	r1, r3
 8003266:	4816      	ldr	r0, [pc, #88]	; (80032c0 <_ZN6Usart24initEv+0xd0>)
 8003268:	f7fe fd18 	bl	8001c9c <USART_Init>


	//enable usart interrupts
	USART_ClearFlag(USART2,USART_FLAG_TC);
 800326c:	2140      	movs	r1, #64	; 0x40
 800326e:	4814      	ldr	r0, [pc, #80]	; (80032c0 <_ZN6Usart24initEv+0xd0>)
 8003270:	f7fe fe6e 	bl	8001f50 <USART_ClearFlag>
	USART_ITConfig(USART2, USART_IT_TC, ENABLE);
 8003274:	2201      	movs	r2, #1
 8003276:	f240 6126 	movw	r1, #1574	; 0x626
 800327a:	4811      	ldr	r0, [pc, #68]	; (80032c0 <_ZN6Usart24initEv+0xd0>)
 800327c:	f7fe fe04 	bl	8001e88 <USART_ITConfig>
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8003280:	2201      	movs	r2, #1
 8003282:	f240 5125 	movw	r1, #1317	; 0x525
 8003286:	480e      	ldr	r0, [pc, #56]	; (80032c0 <_ZN6Usart24initEv+0xd0>)
 8003288:	f7fe fdfe 	bl	8001e88 <USART_ITConfig>

	//configure nvic
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 800328c:	2326      	movs	r3, #38	; 0x26
 800328e:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 8;
 8003290:	2308      	movs	r3, #8
 8003292:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003298:	2301      	movs	r3, #1
 800329a:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 800329c:	f107 030c 	add.w	r3, r7, #12
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fd ff35 	bl	8001110 <NVIC_Init>

	usart = USART2;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a05      	ldr	r2, [pc, #20]	; (80032c0 <_ZN6Usart24initEv+0xd0>)
 80032aa:	605a      	str	r2, [r3, #4]
	//turn on usart
	USART_Cmd(USART2,ENABLE);
 80032ac:	2101      	movs	r1, #1
 80032ae:	4804      	ldr	r0, [pc, #16]	; (80032c0 <_ZN6Usart24initEv+0xd0>)
 80032b0:	f7fe fda8 	bl	8001e04 <USART_Cmd>

}
 80032b4:	bf00      	nop
 80032b6:	3728      	adds	r7, #40	; 0x28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40020000 	.word	0x40020000
 80032c0:	40004400 	.word	0x40004400

080032c4 <_ZN12UsartGenericC1Ev>:
 *      Author: Matejko
 */

#include <UsartGeneric.h>

UsartGeneric::UsartGeneric() : usart_write_buffer_it(0), usart_send_it(0), usart_read_buffer_it(0), usart_read_it(0){
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	4a0b      	ldr	r2, [pc, #44]	; (80032fc <_ZN12UsartGenericC1Ev+0x38>)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	721a      	strb	r2, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	725a      	strb	r2, [r3, #9]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
	// TODO Auto-generated constructor stub

}
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	08004208 	.word	0x08004208

08003300 <_ZN12UsartGeneric4readEPhh>:

uint8_t UsartGeneric::read(uint8_t* data,uint8_t len){
 8003300:	b480      	push	{r7}
 8003302:	b087      	sub	sp, #28
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	4613      	mov	r3, r2
 800330c:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<len;i++){
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
 8003312:	79fa      	ldrb	r2, [r7, #7]
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	429a      	cmp	r2, r3
 8003318:	dd2c      	ble.n	8003374 <_ZN12UsartGeneric4readEPhh+0x74>
		if(usart_read_it==usart_read_buffer_it)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8003320:	b2da      	uxtb	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 8003328:	b2db      	uxtb	r3, r3
 800332a:	429a      	cmp	r2, r3
 800332c:	bf0c      	ite	eq
 800332e:	2301      	moveq	r3, #1
 8003330:	2300      	movne	r3, #0
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	d002      	beq.n	800333e <_ZN12UsartGeneric4readEPhh+0x3e>
			return i;
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	b2db      	uxtb	r3, r3
 800333c:	e01b      	b.n	8003376 <_ZN12UsartGeneric4readEPhh+0x76>
		*(data+i) = usart_read_buffer[usart_read_it];
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	4413      	add	r3, r2
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	f892 210a 	ldrb.w	r2, [r2, #266]	; 0x10a
 800334a:	b2d2      	uxtb	r2, r2
 800334c:	4611      	mov	r1, r2
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	440a      	add	r2, r1
 8003352:	f892 210c 	ldrb.w	r2, [r2, #268]	; 0x10c
 8003356:	b2d2      	uxtb	r2, r2
 8003358:	701a      	strb	r2, [r3, #0]
		usart_read_it++;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8003360:	b2db      	uxtb	r3, r3
 8003362:	3301      	adds	r3, #1
 8003364:	b2da      	uxtb	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	// TODO Auto-generated constructor stub

}

uint8_t UsartGeneric::read(uint8_t* data,uint8_t len){
	for(int i=0;i<len;i++){
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	3301      	adds	r3, #1
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	e7ce      	b.n	8003312 <_ZN12UsartGeneric4readEPhh+0x12>
		if(usart_read_it==usart_read_buffer_it)
			return i;
		*(data+i) = usart_read_buffer[usart_read_it];
		usart_read_it++;
	}
	return len;
 8003374:	79fb      	ldrb	r3, [r7, #7]

}
 8003376:	4618      	mov	r0, r3
 8003378:	371c      	adds	r7, #28
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <_ZN12UsartGeneric5writeEPhh>:
void UsartGeneric::write(uint8_t* data,uint8_t len){
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	4613      	mov	r3, r2
 800338c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t  i= 0;i<len;i++){
 800338e:	2300      	movs	r3, #0
 8003390:	75fb      	strb	r3, [r7, #23]
 8003392:	7dfa      	ldrb	r2, [r7, #23]
 8003394:	79fb      	ldrb	r3, [r7, #7]
 8003396:	429a      	cmp	r2, r3
 8003398:	d215      	bcs.n	80033c6 <_ZN12UsartGeneric5writeEPhh+0x46>
			usart_write_buffer[usart_write_buffer_it] = *(data+i);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	7a5b      	ldrb	r3, [r3, #9]
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	4619      	mov	r1, r3
 80033a2:	7dfb      	ldrb	r3, [r7, #23]
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	4413      	add	r3, r2
 80033a8:	781a      	ldrb	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	440b      	add	r3, r1
 80033ae:	729a      	strb	r2, [r3, #10]
			usart_write_buffer_it ++;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	7a5b      	ldrb	r3, [r3, #9]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	3301      	adds	r3, #1
 80033b8:	b2da      	uxtb	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	725a      	strb	r2, [r3, #9]
	}
	return len;

}
void UsartGeneric::write(uint8_t* data,uint8_t len){
	for(uint8_t  i= 0;i<len;i++){
 80033be:	7dfb      	ldrb	r3, [r7, #23]
 80033c0:	3301      	adds	r3, #1
 80033c2:	75fb      	strb	r3, [r7, #23]
 80033c4:	e7e5      	b.n	8003392 <_ZN12UsartGeneric5writeEPhh+0x12>
			usart_write_buffer[usart_write_buffer_it] = *(data+i);
			usart_write_buffer_it ++;
		}
		initWrite(len);
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	4619      	mov	r1, r3
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 f8ba 	bl	8003544 <_ZN12UsartGeneric9initWriteEh>

}
 80033d0:	bf00      	nop
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <_ZN12UsartGeneric14availableBytesEv>:
uint8_t UsartGeneric::availableBytes(){
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
	return (usart_read_buffer_it - usart_read_it);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 80033e6:	b2da      	uxtb	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	b2db      	uxtb	r3, r3
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bc80      	pop	{r7}
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop

08003400 <_ZN12UsartGeneric5flushEv>:
void UsartGeneric::flush(){
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
	usart_send_it = usart_write_buffer_it;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	7a5b      	ldrb	r3, [r3, #9]
 800340c:	b2da      	uxtb	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	721a      	strb	r2, [r3, #8]
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr

0800341c <_ZN12UsartGeneric13writableBytesEv>:

uint8_t UsartGeneric::writableBytes(){
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
		return (usart_write_buffer_it - usart_send_it);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	7a5b      	ldrb	r3, [r3, #9]
 8003428:	b2da      	uxtb	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	7a1b      	ldrb	r3, [r3, #8]
 800342e:	b2db      	uxtb	r3, r3
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	b2db      	uxtb	r3, r3
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop

08003440 <_ZN12UsartGeneric10irqHandlerEv>:

void UsartGeneric::irqHandler (void) {
 8003440:	b590      	push	{r4, r7, lr}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]

	if(USART_GetFlagStatus(usart, USART_FLAG_RXNE) == SET){
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2120      	movs	r1, #32
 800344e:	4618      	mov	r0, r3
 8003450:	f7fe fd62 	bl	8001f18 <USART_GetFlagStatus>
 8003454:	4603      	mov	r3, r0
 8003456:	2b01      	cmp	r3, #1
 8003458:	bf0c      	ite	eq
 800345a:	2301      	moveq	r3, #1
 800345c:	2300      	movne	r3, #0
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b00      	cmp	r3, #0
 8003462:	d01f      	beq.n	80034a4 <_ZN12UsartGeneric10irqHandlerEv+0x64>
		usart_read_buffer[usart_read_buffer_it] = USART_ReceiveData(usart);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800346a:	b2db      	uxtb	r3, r3
 800346c:	461c      	mov	r4, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fcf8 	bl	8001e68 <USART_ReceiveData>
 8003478:	4603      	mov	r3, r0
 800347a:	b2da      	uxtb	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4423      	add	r3, r4
 8003480:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
		USART_ClearFlag(usart, USART_FLAG_RXNE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2120      	movs	r1, #32
 800348a:	4618      	mov	r0, r3
 800348c:	f7fe fd60 	bl	8001f50 <USART_ClearFlag>
		usart_read_buffer_it++;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 8003496:	b2db      	uxtb	r3, r3
 8003498:	3301      	adds	r3, #1
 800349a:	b2da      	uxtb	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
		return;
 80034a2:	e038      	b.n	8003516 <_ZN12UsartGeneric10irqHandlerEv+0xd6>
	}
	if(USART_GetFlagStatus(usart,USART_FLAG_TC) == SET){
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2140      	movs	r1, #64	; 0x40
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fd34 	bl	8001f18 <USART_GetFlagStatus>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	bf0c      	ite	eq
 80034b6:	2301      	moveq	r3, #1
 80034b8:	2300      	movne	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d02a      	beq.n	8003516 <_ZN12UsartGeneric10irqHandlerEv+0xd6>
		USART_ClearFlag(usart,USART_FLAG_TC);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2140      	movs	r1, #64	; 0x40
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fd42 	bl	8001f50 <USART_ClearFlag>
		if(usart_send_it != usart_write_buffer_it){
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	7a1b      	ldrb	r3, [r3, #8]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	7a5b      	ldrb	r3, [r3, #9]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	429a      	cmp	r2, r3
 80034da:	bf14      	ite	ne
 80034dc:	2301      	movne	r3, #1
 80034de:	2300      	moveq	r3, #0
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d016      	beq.n	8003514 <_ZN12UsartGeneric10irqHandlerEv+0xd4>
			USART_SendData(usart,usart_write_buffer[usart_send_it]);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	7a1b      	ldrb	r3, [r3, #8]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	4619      	mov	r1, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	440b      	add	r3, r1
 80034f6:	7a9b      	ldrb	r3, [r3, #10]
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	4619      	mov	r1, r3
 80034fe:	4610      	mov	r0, r2
 8003500:	f7fe fca0 	bl	8001e44 <USART_SendData>
			usart_send_it++;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	7a1b      	ldrb	r3, [r3, #8]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	3301      	adds	r3, #1
 800350c:	b2da      	uxtb	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	721a      	strb	r2, [r3, #8]
		}
		return;
 8003512:	bf00      	nop
 8003514:	bf00      	nop
	}
}
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	bd90      	pop	{r4, r7, pc}

0800351c <_ZN12UsartGenericD1Ev>:

UsartGeneric::~UsartGeneric() {
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	4a06      	ldr	r2, [pc, #24]	; (8003540 <_ZN12UsartGenericD1Ev+0x24>)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800352a:	2300      	movs	r3, #0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <_ZN12UsartGenericD1Ev+0x1a>
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 fba7 	bl	8003c84 <_ZdlPv>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	08004208 	.word	0x08004208

08003544 <_ZN12UsartGeneric9initWriteEh>:
 * Private function
 *
 * */


void UsartGeneric::initWrite(uint8_t new_bytes){
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	460b      	mov	r3, r1
 800354e:	70fb      	strb	r3, [r7, #3]
	if(!(writableBytes() - new_bytes )){
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	3314      	adds	r3, #20
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
 800355c:	4603      	mov	r3, r0
 800355e:	461a      	mov	r2, r3
 8003560:	78fb      	ldrb	r3, [r7, #3]
 8003562:	4293      	cmp	r3, r2
 8003564:	bf0c      	ite	eq
 8003566:	2301      	moveq	r3, #1
 8003568:	2300      	movne	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d015      	beq.n	800359c <_ZN12UsartGeneric9initWriteEh+0x58>
		USART_SendData(usart,usart_write_buffer[usart_send_it]);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	7a1b      	ldrb	r3, [r3, #8]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	4619      	mov	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	440b      	add	r3, r1
 8003580:	7a9b      	ldrb	r3, [r3, #10]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	b29b      	uxth	r3, r3
 8003586:	4619      	mov	r1, r3
 8003588:	4610      	mov	r0, r2
 800358a:	f7fe fc5b 	bl	8001e44 <USART_SendData>
		usart_send_it++;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	7a1b      	ldrb	r3, [r3, #8]
 8003592:	b2db      	uxtb	r3, r3
 8003594:	3301      	adds	r3, #1
 8003596:	b2da      	uxtb	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	721a      	strb	r2, [r3, #8]
	}
}
 800359c:	bf00      	nop
 800359e:	3708      	adds	r7, #8
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <main>:
Usart2 usart;
Spi1 spi;
Receiver receiver(spi);
uint8_t data[2];

int main(void){
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  *  To reconfigure the default setting of SystemInit() function, refer to
  *  system_stm32l1xx.c file
  */

	//setup core frequency
	sysClockSetup();
 80035a8:	f7ff fce0 	bl	8002f6c <_Z13sysClockSetupv>

	//setup nvic priority
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 80035ac:	f44f 7040 	mov.w	r0, #768	; 0x300
 80035b0:	f7fd fd9c 	bl	80010ec <NVIC_PriorityGroupConfig>

	//init jurove pwm
	vystupinitGPIO();
 80035b4:	f000 f8fc 	bl	80037b0 <_Z14vystupinitGPIOv>
	vystupinit2GPIO();
 80035b8:	f000 f918 	bl	80037ec <_Z15vystupinit2GPIOv>
	InitializeTimer();
 80035bc:	f000 f894 	bl	80036e8 <_Z15InitializeTimerv>
	InitializePWMChannel();
 80035c0:	f000 f8b2 	bl	8003728 <_Z20InitializePWMChannelv>
	InitializePWMChannel2();
 80035c4:	f000 f8d2 	bl	800376c <_Z21InitializePWMChannel2v>

	//setup receiver
	receiver.init();
 80035c8:	4803      	ldr	r0, [pc, #12]	; (80035d8 <main+0x34>)
 80035ca:	f7ff fa7f 	bl	8002acc <_ZN8Receiver4initEv>
	receiver.setModeRx();
 80035ce:	4802      	ldr	r0, [pc, #8]	; (80035d8 <main+0x34>)
 80035d0:	f7fe fd96 	bl	8002100 <_ZN5Rfm229setModeRxEv>


	/* Infinite loop */
  while (1)
  {
	  asm("nop");
 80035d4:	bf00      	nop
	receiver.init();
	receiver.setModeRx();


	/* Infinite loop */
  while (1)
 80035d6:	e7fd      	b.n	80035d4 <main+0x30>
 80035d8:	200002e0 	.word	0x200002e0

080035dc <USART2_IRQHandler>:
  {
  }
}
#endif

extern "C" void USART2_IRQHandler (void){
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
	usart.irqHandler();
 80035e0:	4802      	ldr	r0, [pc, #8]	; (80035ec <USART2_IRQHandler+0x10>)
 80035e2:	f7ff ff2d 	bl	8003440 <_ZN12UsartGeneric10irqHandlerEv>
}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	200000c4 	.word	0x200000c4

080035f0 <EXTI15_10_IRQHandler>:

extern "C" void EXTI15_10_IRQHandler(void) {
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line10) != RESET) {
 80035f4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80035f8:	f7fd fe5c 	bl	80012b4 <EXTI_GetITStatus>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	bf14      	ite	ne
 8003602:	2301      	movne	r3, #1
 8003604:	2300      	moveq	r3, #0
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d009      	beq.n	8003620 <EXTI15_10_IRQHandler+0x30>
        EXTI_ClearITPendingBit(EXTI_Line10);
 800360c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003610:	f7fd fe74 	bl	80012fc <EXTI_ClearITPendingBit>
        receiver.irqHandler();
 8003614:	4803      	ldr	r0, [pc, #12]	; (8003624 <EXTI15_10_IRQHandler+0x34>)
 8003616:	f7ff f979 	bl	800290c <_ZN8Receiver10irqHandlerEv>
        receiver.setModeRx();
 800361a:	4802      	ldr	r0, [pc, #8]	; (8003624 <EXTI15_10_IRQHandler+0x34>)
 800361c:	f7fe fd70 	bl	8002100 <_ZN5Rfm229setModeRxEv>
    }
}
 8003620:	bf00      	nop
 8003622:	bd80      	pop	{r7, pc}
 8003624:	200002e0 	.word	0x200002e0

08003628 <TIM2_IRQHandler>:

extern "C" void TIM2_IRQHandler(void) {
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0

	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 800362c:	2101      	movs	r1, #1
 800362e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003632:	f7fe faf9 	bl	8001c28 <TIM_GetITStatus>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00c      	beq.n	8003660 <TIM2_IRQHandler+0x38>

		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8003646:	2101      	movs	r1, #1
 8003648:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800364c:	f7fe fb16 	bl	8001c7c <TIM_ClearITPendingBit>
		setPwmValues(receiver.getValues());
 8003650:	4804      	ldr	r0, [pc, #16]	; (8003664 <TIM2_IRQHandler+0x3c>)
 8003652:	f7ff fa2f 	bl	8002ab4 <_ZN8Receiver9getValuesEv>
 8003656:	4603      	mov	r3, r0
 8003658:	4618      	mov	r0, r3
 800365a:	f000 f8e5 	bl	8003828 <_Z12setPwmValuesPh>
	}

	return;
 800365e:	bf00      	nop
 8003660:	bf00      	nop

}
 8003662:	bd80      	pop	{r7, pc}
 8003664:	200002e0 	.word	0x200002e0

08003668 <_Z41__static_initialization_and_destruction_0ii>:
 * Minimal __assert() uses __assert__func()
 * */
extern "C" void __assert(const char *file, int line, const char *failedexpr)
{
   __assert_func (file, line, NULL, failedexpr);
}
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d11d      	bne.n	80036b4 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800367e:	4293      	cmp	r3, r2
 8003680:	d118      	bne.n	80036b4 <_Z41__static_initialization_and_destruction_0ii+0x4c>
**
**  Abstract: main program
**
**===========================================================================
*/
Usart2 usart;
 8003682:	480e      	ldr	r0, [pc, #56]	; (80036bc <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8003684:	f7ff fd7a 	bl	800317c <_ZN6Usart2C1Ev>
 8003688:	4a0d      	ldr	r2, [pc, #52]	; (80036c0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800368a:	490e      	ldr	r1, [pc, #56]	; (80036c4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800368c:	480b      	ldr	r0, [pc, #44]	; (80036bc <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800368e:	f000 faf4 	bl	8003c7a <__aeabi_atexit>
Spi1 spi;
 8003692:	480d      	ldr	r0, [pc, #52]	; (80036c8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8003694:	f7ff fa68 	bl	8002b68 <_ZN4Spi1C1Ev>
 8003698:	4a09      	ldr	r2, [pc, #36]	; (80036c0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800369a:	490c      	ldr	r1, [pc, #48]	; (80036cc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800369c:	480a      	ldr	r0, [pc, #40]	; (80036c8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800369e:	f000 faec 	bl	8003c7a <__aeabi_atexit>
Receiver receiver(spi);
 80036a2:	4909      	ldr	r1, [pc, #36]	; (80036c8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80036a4:	480a      	ldr	r0, [pc, #40]	; (80036d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80036a6:	f7ff f90b 	bl	80028c0 <_ZN8ReceiverC1ER10SpiGeneric>
 80036aa:	4a05      	ldr	r2, [pc, #20]	; (80036c0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80036ac:	4909      	ldr	r1, [pc, #36]	; (80036d4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80036ae:	4808      	ldr	r0, [pc, #32]	; (80036d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80036b0:	f000 fae3 	bl	8003c7a <__aeabi_atexit>
 * Minimal __assert() uses __assert__func()
 * */
extern "C" void __assert(const char *file, int line, const char *failedexpr)
{
   __assert_func (file, line, NULL, failedexpr);
}
 80036b4:	bf00      	nop
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	200000c4 	.word	0x200000c4
 80036c0:	20000000 	.word	0x20000000
 80036c4:	080031a1 	.word	0x080031a1
 80036c8:	200002d0 	.word	0x200002d0
 80036cc:	08002c89 	.word	0x08002c89
 80036d0:	200002e0 	.word	0x200002e0
 80036d4:	08002b0d 	.word	0x08002b0d

080036d8 <_GLOBAL__sub_I_usart>:
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
 80036dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80036e0:	2001      	movs	r0, #1
 80036e2:	f7ff ffc1 	bl	8003668 <_Z41__static_initialization_and_destruction_0ii>
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <_Z15InitializeTimerv>:
#include <pwm.h>

uint8_t value;

void InitializeTimer()
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80036ee:	2101      	movs	r1, #1
 80036f0:	2004      	movs	r0, #4
 80036f2:	f7fe f84d 	bl	8001790 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 160-1; //clock=16MHz
 80036f6:	239f      	movs	r3, #159	; 0x9f
 80036f8:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80036fa:	2300      	movs	r3, #0
 80036fc:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 2000-1;
 80036fe:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8003702:	60bb      	str	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = 0;
 8003704:	2300      	movs	r3, #0
 8003706:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInit(TIM4, &timerInitStructure);
 8003708:	1d3b      	adds	r3, r7, #4
 800370a:	4619      	mov	r1, r3
 800370c:	4805      	ldr	r0, [pc, #20]	; (8003724 <_Z15InitializeTimerv+0x3c>)
 800370e:	f7fe f935 	bl	800197c <TIM_TimeBaseInit>
    TIM_Cmd(TIM4, ENABLE);
 8003712:	2101      	movs	r1, #1
 8003714:	4803      	ldr	r0, [pc, #12]	; (8003724 <_Z15InitializeTimerv+0x3c>)
 8003716:	f7fe f983 	bl	8001a20 <TIM_Cmd>
}
 800371a:	bf00      	nop
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40000800 	.word	0x40000800

08003728 <_Z20InitializePWMChannelv>:

void InitializePWMChannel()
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef outputChannelInit ;
    outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 800372e:	2360      	movs	r3, #96	; 0x60
 8003730:	80bb      	strh	r3, [r7, #4]
    outputChannelInit.TIM_Pulse = 150;
 8003732:	2396      	movs	r3, #150	; 0x96
 8003734:	60bb      	str	r3, [r7, #8]
    outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 8003736:	2301      	movs	r3, #1
 8003738:	80fb      	strh	r3, [r7, #6]
    outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 800373a:	2300      	movs	r3, #0
 800373c:	81bb      	strh	r3, [r7, #12]

    TIM_OC4Init(TIM4, &outputChannelInit);
 800373e:	1d3b      	adds	r3, r7, #4
 8003740:	4619      	mov	r1, r3
 8003742:	4808      	ldr	r0, [pc, #32]	; (8003764 <_Z20InitializePWMChannelv+0x3c>)
 8003744:	f7fe f9ce 	bl	8001ae4 <TIM_OC4Init>
    TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8003748:	2108      	movs	r1, #8
 800374a:	4806      	ldr	r0, [pc, #24]	; (8003764 <_Z20InitializePWMChannelv+0x3c>)
 800374c:	f7fe fa2a 	bl	8001ba4 <TIM_OC4PreloadConfig>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_TIM4);
 8003750:	2202      	movs	r2, #2
 8003752:	2109      	movs	r1, #9
 8003754:	4804      	ldr	r0, [pc, #16]	; (8003768 <_Z20InitializePWMChannelv+0x40>)
 8003756:	f7fd fe91 	bl	800147c <GPIO_PinAFConfig>

}
 800375a:	bf00      	nop
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40000800 	.word	0x40000800
 8003768:	40020400 	.word	0x40020400

0800376c <_Z21InitializePWMChannel2v>:

void InitializePWMChannel2()
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef outputChannelInit ;
    outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 8003772:	2360      	movs	r3, #96	; 0x60
 8003774:	80bb      	strh	r3, [r7, #4]
    outputChannelInit.TIM_Pulse = 150;
 8003776:	2396      	movs	r3, #150	; 0x96
 8003778:	60bb      	str	r3, [r7, #8]
    outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 800377a:	2301      	movs	r3, #1
 800377c:	80fb      	strh	r3, [r7, #6]
    outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 800377e:	2300      	movs	r3, #0
 8003780:	81bb      	strh	r3, [r7, #12]

    TIM_OC3Init(TIM4, &outputChannelInit);
 8003782:	1d3b      	adds	r3, r7, #4
 8003784:	4619      	mov	r1, r3
 8003786:	4808      	ldr	r0, [pc, #32]	; (80037a8 <_Z21InitializePWMChannel2v+0x3c>)
 8003788:	f7fe f96a 	bl	8001a60 <TIM_OC3Init>
    TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 800378c:	2108      	movs	r1, #8
 800378e:	4806      	ldr	r0, [pc, #24]	; (80037a8 <_Z21InitializePWMChannel2v+0x3c>)
 8003790:	f7fe f9ec 	bl	8001b6c <TIM_OC3PreloadConfig>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_TIM4);
 8003794:	2202      	movs	r2, #2
 8003796:	2108      	movs	r1, #8
 8003798:	4804      	ldr	r0, [pc, #16]	; (80037ac <_Z21InitializePWMChannel2v+0x40>)
 800379a:	f7fd fe6f 	bl	800147c <GPIO_PinAFConfig>

}
 800379e:	bf00      	nop
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40000800 	.word	0x40000800
 80037ac:	40020400 	.word	0x40020400

080037b0 <_Z14vystupinitGPIOv>:

void vystupinitGPIO()
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80037b6:	2101      	movs	r1, #1
 80037b8:	2002      	movs	r0, #2
 80037ba:	f7fd ffad 	bl	8001718 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_9 ;
 80037be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037c2:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF;
 80037c4:	2302      	movs	r3, #2
 80037c6:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_OType = GPIO_OType_PP;
 80037c8:	2300      	movs	r3, #0
 80037ca:	71bb      	strb	r3, [r7, #6]
    gpioStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 80037cc:	2301      	movs	r3, #1
 80037ce:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80037d0:	2303      	movs	r3, #3
 80037d2:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOB, &gpioStructure);
 80037d4:	463b      	mov	r3, r7
 80037d6:	4619      	mov	r1, r3
 80037d8:	4803      	ldr	r0, [pc, #12]	; (80037e8 <_Z14vystupinitGPIOv+0x38>)
 80037da:	f7fd fd9d 	bl	8001318 <GPIO_Init>

}
 80037de:	bf00      	nop
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40020400 	.word	0x40020400

080037ec <_Z15vystupinit2GPIOv>:

void vystupinit2GPIO()
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80037f2:	2101      	movs	r1, #1
 80037f4:	2002      	movs	r0, #2
 80037f6:	f7fd ff8f 	bl	8001718 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_8 ;
 80037fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037fe:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF;
 8003800:	2302      	movs	r3, #2
 8003802:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_OType = GPIO_OType_PP;
 8003804:	2300      	movs	r3, #0
 8003806:	71bb      	strb	r3, [r7, #6]
    gpioStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8003808:	2301      	movs	r3, #1
 800380a:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800380c:	2303      	movs	r3, #3
 800380e:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOB, &gpioStructure);
 8003810:	463b      	mov	r3, r7
 8003812:	4619      	mov	r1, r3
 8003814:	4803      	ldr	r0, [pc, #12]	; (8003824 <_Z15vystupinit2GPIOv+0x38>)
 8003816:	f7fd fd7f 	bl	8001318 <GPIO_Init>

}
 800381a:	bf00      	nop
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40020400 	.word	0x40020400

08003828 <_Z12setPwmValuesPh>:

		USART_Cmd(USART2, ENABLE);

}

void setPwmValues(uint8_t* val){
 8003828:	b590      	push	{r4, r7, lr}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
	TIM4->CCR3 = (uint16_t)(100 + SCALE_CONST * *(val));
 8003830:	4c21      	ldr	r4, [pc, #132]	; (80038b8 <_Z12setPwmValuesPh+0x90>)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	4618      	mov	r0, r3
 8003838:	f7fc fdf4 	bl	8000424 <__aeabi_i2d>
 800383c:	a31c      	add	r3, pc, #112	; (adr r3, 80038b0 <_Z12setPwmValuesPh+0x88>)
 800383e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003842:	f7fc fe55 	bl	80004f0 <__aeabi_dmul>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	4b1a      	ldr	r3, [pc, #104]	; (80038bc <_Z12setPwmValuesPh+0x94>)
 8003854:	f7fc fc9a 	bl	800018c <__adddf3>
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	4610      	mov	r0, r2
 800385e:	4619      	mov	r1, r3
 8003860:	f7fd f8e0 	bl	8000a24 <__aeabi_d2uiz>
 8003864:	4603      	mov	r3, r0
 8003866:	b29b      	uxth	r3, r3
 8003868:	63e3      	str	r3, [r4, #60]	; 0x3c
	TIM4->CCR4 = (uint16_t)(100 + SCALE_CONST * *(val+1));
 800386a:	4c13      	ldr	r4, [pc, #76]	; (80038b8 <_Z12setPwmValuesPh+0x90>)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3301      	adds	r3, #1
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fc fdd6 	bl	8000424 <__aeabi_i2d>
 8003878:	a30d      	add	r3, pc, #52	; (adr r3, 80038b0 <_Z12setPwmValuesPh+0x88>)
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f7fc fe37 	bl	80004f0 <__aeabi_dmul>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	4610      	mov	r0, r2
 8003888:	4619      	mov	r1, r3
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <_Z12setPwmValuesPh+0x94>)
 8003890:	f7fc fc7c 	bl	800018c <__adddf3>
 8003894:	4602      	mov	r2, r0
 8003896:	460b      	mov	r3, r1
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	f7fd f8c2 	bl	8000a24 <__aeabi_d2uiz>
 80038a0:	4603      	mov	r3, r0
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	6423      	str	r3, [r4, #64]	; 0x40
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd90      	pop	{r4, r7, pc}
 80038ae:	bf00      	nop
 80038b0:	162687ff 	.word	0x162687ff
 80038b4:	3fd91919 	.word	0x3fd91919
 80038b8:	40000800 	.word	0x40000800
 80038bc:	40590000 	.word	0x40590000

080038c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80038c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80038c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80038c6:	e003      	b.n	80038d0 <LoopCopyDataInit>

080038c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80038c8:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80038ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80038cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80038ce:	3104      	adds	r1, #4

080038d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80038d0:	480b      	ldr	r0, [pc, #44]	; (8003900 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80038d2:	4b0c      	ldr	r3, [pc, #48]	; (8003904 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80038d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80038d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80038d8:	d3f6      	bcc.n	80038c8 <CopyDataInit>
  ldr r2, =_sbss
 80038da:	4a0b      	ldr	r2, [pc, #44]	; (8003908 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80038dc:	e002      	b.n	80038e4 <LoopFillZerobss>

080038de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80038de:	2300      	movs	r3, #0
  str r3, [r2], #4
 80038e0:	f842 3b04 	str.w	r3, [r2], #4

080038e4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80038e4:	4b09      	ldr	r3, [pc, #36]	; (800390c <LoopFillZerobss+0x28>)
  cmp r2, r3
 80038e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80038e8:	d3f9      	bcc.n	80038de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80038ea:	f000 f841 	bl	8003970 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038ee:	f000 fa61 	bl	8003db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80038f2:	f7ff fe57 	bl	80035a4 <main>
  bx lr
 80038f6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80038f8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80038fc:	0800423c 	.word	0x0800423c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8003900:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003904:	200000a8 	.word	0x200000a8
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8003908:	200000a8 	.word	0x200000a8
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 800390c:	2000034c 	.word	0x2000034c

08003910 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003910:	e7fe      	b.n	8003910 <ADC1_IRQHandler>
	...

08003914 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
}
 8003918:	bf00      	nop
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr

08003920 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003924:	e7fe      	b.n	8003924 <HardFault_Handler+0x4>
 8003926:	bf00      	nop

08003928 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800392c:	e7fe      	b.n	800392c <MemManage_Handler+0x4>
 800392e:	bf00      	nop

08003930 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003934:	e7fe      	b.n	8003934 <BusFault_Handler+0x4>
 8003936:	bf00      	nop

08003938 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800393c:	e7fe      	b.n	800393c <UsageFault_Handler+0x4>
 800393e:	bf00      	nop

08003940 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
}
 8003944:	bf00      	nop
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr

0800394c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
}
 8003950:	bf00      	nop
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr

08003958 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
}
 800395c:	bf00      	nop
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr

08003964 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8003968:	bf00      	nop
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr

08003970 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8003974:	4a15      	ldr	r2, [pc, #84]	; (80039cc <SystemInit+0x5c>)
 8003976:	4b15      	ldr	r3, [pc, #84]	; (80039cc <SystemInit+0x5c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800397e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8003980:	4912      	ldr	r1, [pc, #72]	; (80039cc <SystemInit+0x5c>)
 8003982:	4b12      	ldr	r3, [pc, #72]	; (80039cc <SystemInit+0x5c>)
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	4b12      	ldr	r3, [pc, #72]	; (80039d0 <SystemInit+0x60>)
 8003988:	4013      	ands	r3, r2
 800398a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800398c:	4a0f      	ldr	r2, [pc, #60]	; (80039cc <SystemInit+0x5c>)
 800398e:	4b0f      	ldr	r3, [pc, #60]	; (80039cc <SystemInit+0x5c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8003996:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800399a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800399c:	4a0b      	ldr	r2, [pc, #44]	; (80039cc <SystemInit+0x5c>)
 800399e:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <SystemInit+0x5c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039a6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80039a8:	4a08      	ldr	r2, [pc, #32]	; (80039cc <SystemInit+0x5c>)
 80039aa:	4b08      	ldr	r3, [pc, #32]	; (80039cc <SystemInit+0x5c>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80039b2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80039b4:	4b05      	ldr	r3, [pc, #20]	; (80039cc <SystemInit+0x5c>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80039ba:	f000 f8b9 	bl	8003b30 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80039be:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <SystemInit+0x64>)
 80039c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039c4:	609a      	str	r2, [r3, #8]
#endif
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40023800 	.word	0x40023800
 80039d0:	88ffc00c 	.word	0x88ffc00c
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
 80039e6:	2300      	movs	r3, #0
 80039e8:	60fb      	str	r3, [r7, #12]
 80039ea:	2300      	movs	r3, #0
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	2300      	movs	r3, #0
 80039f0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80039f2:	4b49      	ldr	r3, [pc, #292]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 030c 	and.w	r3, r3, #12
 80039fa:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	2b0c      	cmp	r3, #12
 8003a00:	d864      	bhi.n	8003acc <SystemCoreClockUpdate+0xf4>
 8003a02:	a201      	add	r2, pc, #4	; (adr r2, 8003a08 <SystemCoreClockUpdate+0x30>)
 8003a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a08:	08003a3d 	.word	0x08003a3d
 8003a0c:	08003acd 	.word	0x08003acd
 8003a10:	08003acd 	.word	0x08003acd
 8003a14:	08003acd 	.word	0x08003acd
 8003a18:	08003a5d 	.word	0x08003a5d
 8003a1c:	08003acd 	.word	0x08003acd
 8003a20:	08003acd 	.word	0x08003acd
 8003a24:	08003acd 	.word	0x08003acd
 8003a28:	08003a65 	.word	0x08003a65
 8003a2c:	08003acd 	.word	0x08003acd
 8003a30:	08003acd 	.word	0x08003acd
 8003a34:	08003acd 	.word	0x08003acd
 8003a38:	08003a6d 	.word	0x08003a6d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8003a3c:	4b36      	ldr	r3, [pc, #216]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003a44:	0b5b      	lsrs	r3, r3, #13
 8003a46:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	461a      	mov	r2, r3
 8003a56:	4b31      	ldr	r3, [pc, #196]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003a58:	601a      	str	r2, [r3, #0]
      break;
 8003a5a:	e047      	b.n	8003aec <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003a5c:	4b2f      	ldr	r3, [pc, #188]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003a5e:	4a30      	ldr	r2, [pc, #192]	; (8003b20 <SystemCoreClockUpdate+0x148>)
 8003a60:	601a      	str	r2, [r3, #0]
      break;
 8003a62:	e043      	b.n	8003aec <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003a64:	4b2d      	ldr	r3, [pc, #180]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003a66:	4a2f      	ldr	r2, [pc, #188]	; (8003b24 <SystemCoreClockUpdate+0x14c>)
 8003a68:	601a      	str	r2, [r3, #0]
      break;
 8003a6a:	e03f      	b.n	8003aec <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8003a6c:	4b2a      	ldr	r3, [pc, #168]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003a74:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8003a76:	4b28      	ldr	r3, [pc, #160]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003a7e:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	0c9b      	lsrs	r3, r3, #18
 8003a84:	4a28      	ldr	r2, [pc, #160]	; (8003b28 <SystemCoreClockUpdate+0x150>)
 8003a86:	5cd3      	ldrb	r3, [r2, r3]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	0d9b      	lsrs	r3, r3, #22
 8003a90:	3301      	adds	r3, #1
 8003a92:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003a94:	4b20      	ldr	r3, [pc, #128]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9c:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d109      	bne.n	8003ab8 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4a1e      	ldr	r2, [pc, #120]	; (8003b20 <SystemCoreClockUpdate+0x148>)
 8003aa8:	fb02 f203 	mul.w	r2, r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab2:	4a1a      	ldr	r2, [pc, #104]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003ab4:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8003ab6:	e019      	b.n	8003aec <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4a1a      	ldr	r2, [pc, #104]	; (8003b24 <SystemCoreClockUpdate+0x14c>)
 8003abc:	fb02 f203 	mul.w	r2, r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac6:	4a15      	ldr	r2, [pc, #84]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003ac8:	6013      	str	r3, [r2, #0]
      }
      break;
 8003aca:	e00f      	b.n	8003aec <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8003acc:	4b12      	ldr	r3, [pc, #72]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003ad4:	0b5b      	lsrs	r3, r3, #13
 8003ad6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	3301      	adds	r3, #1
 8003adc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003ae8:	601a      	str	r2, [r3, #0]
      break;
 8003aea:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003aec:	4b0a      	ldr	r3, [pc, #40]	; (8003b18 <SystemCoreClockUpdate+0x140>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003af4:	091b      	lsrs	r3, r3, #4
 8003af6:	4a0d      	ldr	r2, [pc, #52]	; (8003b2c <SystemCoreClockUpdate+0x154>)
 8003af8:	5cd3      	ldrb	r3, [r2, r3]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8003afe:	4b07      	ldr	r3, [pc, #28]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
 8003b08:	4a04      	ldr	r2, [pc, #16]	; (8003b1c <SystemCoreClockUpdate+0x144>)
 8003b0a:	6013      	str	r3, [r2, #0]
}
 8003b0c:	bf00      	nop
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	20000020 	.word	0x20000020
 8003b20:	00f42400 	.word	0x00f42400
 8003b24:	007a1200 	.word	0x007a1200
 8003b28:	20000024 	.word	0x20000024
 8003b2c:	20000030 	.word	0x20000030

08003b30 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	607b      	str	r3, [r7, #4]
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003b3e:	4a41      	ldr	r2, [pc, #260]	; (8003c44 <SetSysClock+0x114>)
 8003b40:	4b40      	ldr	r3, [pc, #256]	; (8003c44 <SetSysClock+0x114>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003b4a:	4b3e      	ldr	r3, [pc, #248]	; (8003c44 <SetSysClock+0x114>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b52:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3301      	adds	r3, #1
 8003b58:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d103      	bne.n	8003b68 <SetSysClock+0x38>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003b66:	d1f0      	bne.n	8003b4a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003b68:	4b36      	ldr	r3, [pc, #216]	; (8003c44 <SetSysClock+0x114>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d002      	beq.n	8003b7a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003b74:	2301      	movs	r3, #1
 8003b76:	603b      	str	r3, [r7, #0]
 8003b78:	e001      	b.n	8003b7e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d15a      	bne.n	8003c3a <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8003b84:	4a30      	ldr	r2, [pc, #192]	; (8003c48 <SetSysClock+0x118>)
 8003b86:	4b30      	ldr	r3, [pc, #192]	; (8003c48 <SetSysClock+0x118>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f043 0304 	orr.w	r3, r3, #4
 8003b8e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8003b90:	4a2d      	ldr	r2, [pc, #180]	; (8003c48 <SetSysClock+0x118>)
 8003b92:	4b2d      	ldr	r3, [pc, #180]	; (8003c48 <SetSysClock+0x118>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f043 0302 	orr.w	r3, r3, #2
 8003b9a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8003b9c:	4a2a      	ldr	r2, [pc, #168]	; (8003c48 <SetSysClock+0x118>)
 8003b9e:	4b2a      	ldr	r3, [pc, #168]	; (8003c48 <SetSysClock+0x118>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003ba8:	4a26      	ldr	r2, [pc, #152]	; (8003c44 <SetSysClock+0x114>)
 8003baa:	4b26      	ldr	r3, [pc, #152]	; (8003c44 <SetSysClock+0x114>)
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <SetSysClock+0x11c>)
 8003bb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003bba:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8003bbc:	bf00      	nop
 8003bbe:	4b23      	ldr	r3, [pc, #140]	; (8003c4c <SetSysClock+0x11c>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1f9      	bne.n	8003bbe <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003bca:	4a1e      	ldr	r2, [pc, #120]	; (8003c44 <SetSysClock+0x114>)
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <SetSysClock+0x114>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003bd2:	4a1c      	ldr	r2, [pc, #112]	; (8003c44 <SetSysClock+0x114>)
 8003bd4:	4b1b      	ldr	r3, [pc, #108]	; (8003c44 <SetSysClock+0x114>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8003bda:	4a1a      	ldr	r2, [pc, #104]	; (8003c44 <SetSysClock+0x114>)
 8003bdc:	4b19      	ldr	r3, [pc, #100]	; (8003c44 <SetSysClock+0x114>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8003be2:	4a18      	ldr	r2, [pc, #96]	; (8003c44 <SetSysClock+0x114>)
 8003be4:	4b17      	ldr	r3, [pc, #92]	; (8003c44 <SetSysClock+0x114>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8003bec:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8003bee:	4a15      	ldr	r2, [pc, #84]	; (8003c44 <SetSysClock+0x114>)
 8003bf0:	4b14      	ldr	r3, [pc, #80]	; (8003c44 <SetSysClock+0x114>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8003bf8:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003bfa:	4a12      	ldr	r2, [pc, #72]	; (8003c44 <SetSysClock+0x114>)
 8003bfc:	4b11      	ldr	r3, [pc, #68]	; (8003c44 <SetSysClock+0x114>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c04:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003c06:	bf00      	nop
 8003c08:	4b0e      	ldr	r3, [pc, #56]	; (8003c44 <SetSysClock+0x114>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0f9      	beq.n	8003c08 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003c14:	4a0b      	ldr	r2, [pc, #44]	; (8003c44 <SetSysClock+0x114>)
 8003c16:	4b0b      	ldr	r3, [pc, #44]	; (8003c44 <SetSysClock+0x114>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f023 0303 	bic.w	r3, r3, #3
 8003c1e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8003c20:	4a08      	ldr	r2, [pc, #32]	; (8003c44 <SetSysClock+0x114>)
 8003c22:	4b08      	ldr	r3, [pc, #32]	; (8003c44 <SetSysClock+0x114>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f043 0303 	orr.w	r3, r3, #3
 8003c2a:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8003c2c:	bf00      	nop
 8003c2e:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <SetSysClock+0x114>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	2b0c      	cmp	r3, #12
 8003c38:	d1f9      	bne.n	8003c2e <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr
 8003c44:	40023800 	.word	0x40023800
 8003c48:	40023c00 	.word	0x40023c00
 8003c4c:	40007000 	.word	0x40007000

08003c50 <__cxa_pure_virtual>:
 8003c50:	b508      	push	{r3, lr}
 8003c52:	f000 f80d 	bl	8003c70 <_ZSt9terminatev>

08003c56 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8003c56:	b508      	push	{r3, lr}
 8003c58:	4780      	blx	r0
 8003c5a:	f000 f895 	bl	8003d88 <abort>
	...

08003c60 <_ZSt13get_terminatev>:
 8003c60:	4b02      	ldr	r3, [pc, #8]	; (8003c6c <_ZSt13get_terminatev+0xc>)
 8003c62:	6818      	ldr	r0, [r3, #0]
 8003c64:	f3bf 8f5f 	dmb	sy
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	20000040 	.word	0x20000040

08003c70 <_ZSt9terminatev>:
 8003c70:	b508      	push	{r3, lr}
 8003c72:	f7ff fff5 	bl	8003c60 <_ZSt13get_terminatev>
 8003c76:	f7ff ffee 	bl	8003c56 <_ZN10__cxxabiv111__terminateEPFvvE>

08003c7a <__aeabi_atexit>:
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4601      	mov	r1, r0
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 b88a 	b.w	8003d98 <__cxa_atexit>

08003c84 <_ZdlPv>:
 8003c84:	f000 b8bc 	b.w	8003e00 <free>

08003c88 <floor>:
 8003c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c8c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8003c90:	f2a8 37ff 	subw	r7, r8, #1023	; 0x3ff
 8003c94:	2f13      	cmp	r7, #19
 8003c96:	4606      	mov	r6, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	460c      	mov	r4, r1
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	dc33      	bgt.n	8003d08 <floor+0x80>
 8003ca0:	2f00      	cmp	r7, #0
 8003ca2:	da15      	bge.n	8003cd0 <floor+0x48>
 8003ca4:	a334      	add	r3, pc, #208	; (adr r3, 8003d78 <floor+0xf0>)
 8003ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003caa:	f7fc fa6f 	bl	800018c <__adddf3>
 8003cae:	2200      	movs	r2, #0
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f7fc fead 	bl	8000a10 <__aeabi_dcmpgt>
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	d057      	beq.n	8003d6a <floor+0xe2>
 8003cba:	2c00      	cmp	r4, #0
 8003cbc:	da53      	bge.n	8003d66 <floor+0xde>
 8003cbe:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003cc2:	4333      	orrs	r3, r6
 8003cc4:	4b2e      	ldr	r3, [pc, #184]	; (8003d80 <floor+0xf8>)
 8003cc6:	f04f 0500 	mov.w	r5, #0
 8003cca:	bf18      	it	ne
 8003ccc:	461c      	movne	r4, r3
 8003cce:	e04c      	b.n	8003d6a <floor+0xe2>
 8003cd0:	4a2c      	ldr	r2, [pc, #176]	; (8003d84 <floor+0xfc>)
 8003cd2:	fa42 f807 	asr.w	r8, r2, r7
 8003cd6:	ea01 0208 	and.w	r2, r1, r8
 8003cda:	4302      	orrs	r2, r0
 8003cdc:	d048      	beq.n	8003d70 <floor+0xe8>
 8003cde:	a326      	add	r3, pc, #152	; (adr r3, 8003d78 <floor+0xf0>)
 8003ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce4:	f7fc fa52 	bl	800018c <__adddf3>
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2300      	movs	r3, #0
 8003cec:	f7fc fe90 	bl	8000a10 <__aeabi_dcmpgt>
 8003cf0:	b3d8      	cbz	r0, 8003d6a <floor+0xe2>
 8003cf2:	2c00      	cmp	r4, #0
 8003cf4:	bfbe      	ittt	lt
 8003cf6:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003cfa:	fa43 f707 	asrlt.w	r7, r3, r7
 8003cfe:	19e4      	addlt	r4, r4, r7
 8003d00:	ea24 0408 	bic.w	r4, r4, r8
 8003d04:	2500      	movs	r5, #0
 8003d06:	e030      	b.n	8003d6a <floor+0xe2>
 8003d08:	2f33      	cmp	r7, #51	; 0x33
 8003d0a:	dd07      	ble.n	8003d1c <floor+0x94>
 8003d0c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8003d10:	d12e      	bne.n	8003d70 <floor+0xe8>
 8003d12:	4602      	mov	r2, r0
 8003d14:	460b      	mov	r3, r1
 8003d16:	f7fc fa39 	bl	800018c <__adddf3>
 8003d1a:	e02b      	b.n	8003d74 <floor+0xec>
 8003d1c:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8003d20:	f04f 32ff 	mov.w	r2, #4294967295
 8003d24:	fa22 f808 	lsr.w	r8, r2, r8
 8003d28:	ea10 0f08 	tst.w	r0, r8
 8003d2c:	d020      	beq.n	8003d70 <floor+0xe8>
 8003d2e:	a312      	add	r3, pc, #72	; (adr r3, 8003d78 <floor+0xf0>)
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	f7fc fa2a 	bl	800018c <__adddf3>
 8003d38:	2200      	movs	r2, #0
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	f7fc fe68 	bl	8000a10 <__aeabi_dcmpgt>
 8003d40:	b198      	cbz	r0, 8003d6a <floor+0xe2>
 8003d42:	2c00      	cmp	r4, #0
 8003d44:	da0c      	bge.n	8003d60 <floor+0xd8>
 8003d46:	2f14      	cmp	r7, #20
 8003d48:	d101      	bne.n	8003d4e <floor+0xc6>
 8003d4a:	3401      	adds	r4, #1
 8003d4c:	e008      	b.n	8003d60 <floor+0xd8>
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f1c7 0734 	rsb	r7, r7, #52	; 0x34
 8003d54:	fa03 f707 	lsl.w	r7, r3, r7
 8003d58:	443d      	add	r5, r7
 8003d5a:	42ae      	cmp	r6, r5
 8003d5c:	bf88      	it	hi
 8003d5e:	18e4      	addhi	r4, r4, r3
 8003d60:	ea25 0508 	bic.w	r5, r5, r8
 8003d64:	e001      	b.n	8003d6a <floor+0xe2>
 8003d66:	2500      	movs	r5, #0
 8003d68:	462c      	mov	r4, r5
 8003d6a:	4623      	mov	r3, r4
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	e000      	b.n	8003d72 <floor+0xea>
 8003d70:	4630      	mov	r0, r6
 8003d72:	4619      	mov	r1, r3
 8003d74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d78:	8800759c 	.word	0x8800759c
 8003d7c:	7e37e43c 	.word	0x7e37e43c
 8003d80:	bff00000 	.word	0xbff00000
 8003d84:	000fffff 	.word	0x000fffff

08003d88 <abort>:
 8003d88:	b508      	push	{r3, lr}
 8003d8a:	2006      	movs	r0, #6
 8003d8c:	f000 f8b6 	bl	8003efc <raise>
 8003d90:	2001      	movs	r0, #1
 8003d92:	f000 f8e1 	bl	8003f58 <_exit>
	...

08003d98 <__cxa_atexit>:
 8003d98:	b510      	push	{r4, lr}
 8003d9a:	4c05      	ldr	r4, [pc, #20]	; (8003db0 <__cxa_atexit+0x18>)
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	b12c      	cbz	r4, 8003dac <__cxa_atexit+0x14>
 8003da0:	460a      	mov	r2, r1
 8003da2:	4601      	mov	r1, r0
 8003da4:	2002      	movs	r0, #2
 8003da6:	f3af 8000 	nop.w
 8003daa:	bd10      	pop	{r4, pc}
 8003dac:	4620      	mov	r0, r4
 8003dae:	bd10      	pop	{r4, pc}
 8003db0:	00000000 	.word	0x00000000

08003db4 <__libc_init_array>:
 8003db4:	4b0e      	ldr	r3, [pc, #56]	; (8003df0 <__libc_init_array+0x3c>)
 8003db6:	b570      	push	{r4, r5, r6, lr}
 8003db8:	461e      	mov	r6, r3
 8003dba:	4c0e      	ldr	r4, [pc, #56]	; (8003df4 <__libc_init_array+0x40>)
 8003dbc:	2500      	movs	r5, #0
 8003dbe:	1ae4      	subs	r4, r4, r3
 8003dc0:	10a4      	asrs	r4, r4, #2
 8003dc2:	42a5      	cmp	r5, r4
 8003dc4:	d004      	beq.n	8003dd0 <__libc_init_array+0x1c>
 8003dc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003dca:	4798      	blx	r3
 8003dcc:	3501      	adds	r5, #1
 8003dce:	e7f8      	b.n	8003dc2 <__libc_init_array+0xe>
 8003dd0:	f000 f8c4 	bl	8003f5c <_init>
 8003dd4:	4b08      	ldr	r3, [pc, #32]	; (8003df8 <__libc_init_array+0x44>)
 8003dd6:	4c09      	ldr	r4, [pc, #36]	; (8003dfc <__libc_init_array+0x48>)
 8003dd8:	461e      	mov	r6, r3
 8003dda:	1ae4      	subs	r4, r4, r3
 8003ddc:	10a4      	asrs	r4, r4, #2
 8003dde:	2500      	movs	r5, #0
 8003de0:	42a5      	cmp	r5, r4
 8003de2:	d004      	beq.n	8003dee <__libc_init_array+0x3a>
 8003de4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003de8:	4798      	blx	r3
 8003dea:	3501      	adds	r5, #1
 8003dec:	e7f8      	b.n	8003de0 <__libc_init_array+0x2c>
 8003dee:	bd70      	pop	{r4, r5, r6, pc}
 8003df0:	08004230 	.word	0x08004230
 8003df4:	08004230 	.word	0x08004230
 8003df8:	08004230 	.word	0x08004230
 8003dfc:	08004238 	.word	0x08004238

08003e00 <free>:
 8003e00:	4b02      	ldr	r3, [pc, #8]	; (8003e0c <free+0xc>)
 8003e02:	4601      	mov	r1, r0
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	f000 b803 	b.w	8003e10 <_free_r>
 8003e0a:	bf00      	nop
 8003e0c:	200000a4 	.word	0x200000a4

08003e10 <_free_r>:
 8003e10:	b538      	push	{r3, r4, r5, lr}
 8003e12:	4605      	mov	r5, r0
 8003e14:	2900      	cmp	r1, #0
 8003e16:	d044      	beq.n	8003ea2 <_free_r+0x92>
 8003e18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e1c:	1f0c      	subs	r4, r1, #4
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	bfb8      	it	lt
 8003e22:	18e4      	addlt	r4, r4, r3
 8003e24:	f000 f886 	bl	8003f34 <__malloc_lock>
 8003e28:	4a1e      	ldr	r2, [pc, #120]	; (8003ea4 <_free_r+0x94>)
 8003e2a:	6813      	ldr	r3, [r2, #0]
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	b913      	cbnz	r3, 8003e36 <_free_r+0x26>
 8003e30:	6063      	str	r3, [r4, #4]
 8003e32:	6014      	str	r4, [r2, #0]
 8003e34:	e030      	b.n	8003e98 <_free_r+0x88>
 8003e36:	42a3      	cmp	r3, r4
 8003e38:	d90d      	bls.n	8003e56 <_free_r+0x46>
 8003e3a:	6822      	ldr	r2, [r4, #0]
 8003e3c:	18a0      	adds	r0, r4, r2
 8003e3e:	4283      	cmp	r3, r0
 8003e40:	bf01      	itttt	eq
 8003e42:	6818      	ldreq	r0, [r3, #0]
 8003e44:	685b      	ldreq	r3, [r3, #4]
 8003e46:	1812      	addeq	r2, r2, r0
 8003e48:	6022      	streq	r2, [r4, #0]
 8003e4a:	6063      	str	r3, [r4, #4]
 8003e4c:	600c      	str	r4, [r1, #0]
 8003e4e:	e023      	b.n	8003e98 <_free_r+0x88>
 8003e50:	42a2      	cmp	r2, r4
 8003e52:	d803      	bhi.n	8003e5c <_free_r+0x4c>
 8003e54:	4613      	mov	r3, r2
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	2a00      	cmp	r2, #0
 8003e5a:	d1f9      	bne.n	8003e50 <_free_r+0x40>
 8003e5c:	6818      	ldr	r0, [r3, #0]
 8003e5e:	1819      	adds	r1, r3, r0
 8003e60:	42a1      	cmp	r1, r4
 8003e62:	d10b      	bne.n	8003e7c <_free_r+0x6c>
 8003e64:	6821      	ldr	r1, [r4, #0]
 8003e66:	4401      	add	r1, r0
 8003e68:	1858      	adds	r0, r3, r1
 8003e6a:	4282      	cmp	r2, r0
 8003e6c:	6019      	str	r1, [r3, #0]
 8003e6e:	d113      	bne.n	8003e98 <_free_r+0x88>
 8003e70:	6810      	ldr	r0, [r2, #0]
 8003e72:	6852      	ldr	r2, [r2, #4]
 8003e74:	4401      	add	r1, r0
 8003e76:	6019      	str	r1, [r3, #0]
 8003e78:	605a      	str	r2, [r3, #4]
 8003e7a:	e00d      	b.n	8003e98 <_free_r+0x88>
 8003e7c:	d902      	bls.n	8003e84 <_free_r+0x74>
 8003e7e:	230c      	movs	r3, #12
 8003e80:	602b      	str	r3, [r5, #0]
 8003e82:	e009      	b.n	8003e98 <_free_r+0x88>
 8003e84:	6821      	ldr	r1, [r4, #0]
 8003e86:	1860      	adds	r0, r4, r1
 8003e88:	4282      	cmp	r2, r0
 8003e8a:	bf01      	itttt	eq
 8003e8c:	6810      	ldreq	r0, [r2, #0]
 8003e8e:	6852      	ldreq	r2, [r2, #4]
 8003e90:	1809      	addeq	r1, r1, r0
 8003e92:	6021      	streq	r1, [r4, #0]
 8003e94:	6062      	str	r2, [r4, #4]
 8003e96:	605c      	str	r4, [r3, #4]
 8003e98:	4628      	mov	r0, r5
 8003e9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e9e:	f000 b84a 	b.w	8003f36 <__malloc_unlock>
 8003ea2:	bd38      	pop	{r3, r4, r5, pc}
 8003ea4:	20000344 	.word	0x20000344

08003ea8 <_raise_r>:
 8003ea8:	291f      	cmp	r1, #31
 8003eaa:	b538      	push	{r3, r4, r5, lr}
 8003eac:	4604      	mov	r4, r0
 8003eae:	460d      	mov	r5, r1
 8003eb0:	d904      	bls.n	8003ebc <_raise_r+0x14>
 8003eb2:	2316      	movs	r3, #22
 8003eb4:	6003      	str	r3, [r0, #0]
 8003eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eba:	bd38      	pop	{r3, r4, r5, pc}
 8003ebc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003ebe:	b112      	cbz	r2, 8003ec6 <_raise_r+0x1e>
 8003ec0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003ec4:	b94b      	cbnz	r3, 8003eda <_raise_r+0x32>
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	f000 f832 	bl	8003f30 <_getpid_r>
 8003ecc:	462a      	mov	r2, r5
 8003ece:	4601      	mov	r1, r0
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ed6:	f000 b819 	b.w	8003f0c <_kill_r>
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d00c      	beq.n	8003ef8 <_raise_r+0x50>
 8003ede:	1c59      	adds	r1, r3, #1
 8003ee0:	d103      	bne.n	8003eea <_raise_r+0x42>
 8003ee2:	2316      	movs	r3, #22
 8003ee4:	6003      	str	r3, [r0, #0]
 8003ee6:	2001      	movs	r0, #1
 8003ee8:	bd38      	pop	{r3, r4, r5, pc}
 8003eea:	2400      	movs	r4, #0
 8003eec:	4628      	mov	r0, r5
 8003eee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003ef2:	4798      	blx	r3
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	bd38      	pop	{r3, r4, r5, pc}
 8003ef8:	2000      	movs	r0, #0
 8003efa:	bd38      	pop	{r3, r4, r5, pc}

08003efc <raise>:
 8003efc:	4b02      	ldr	r3, [pc, #8]	; (8003f08 <raise+0xc>)
 8003efe:	4601      	mov	r1, r0
 8003f00:	6818      	ldr	r0, [r3, #0]
 8003f02:	f7ff bfd1 	b.w	8003ea8 <_raise_r>
 8003f06:	bf00      	nop
 8003f08:	200000a4 	.word	0x200000a4

08003f0c <_kill_r>:
 8003f0c:	b538      	push	{r3, r4, r5, lr}
 8003f0e:	4c07      	ldr	r4, [pc, #28]	; (8003f2c <_kill_r+0x20>)
 8003f10:	2300      	movs	r3, #0
 8003f12:	4605      	mov	r5, r0
 8003f14:	4608      	mov	r0, r1
 8003f16:	4611      	mov	r1, r2
 8003f18:	6023      	str	r3, [r4, #0]
 8003f1a:	f000 f815 	bl	8003f48 <_kill>
 8003f1e:	1c43      	adds	r3, r0, #1
 8003f20:	d102      	bne.n	8003f28 <_kill_r+0x1c>
 8003f22:	6823      	ldr	r3, [r4, #0]
 8003f24:	b103      	cbz	r3, 8003f28 <_kill_r+0x1c>
 8003f26:	602b      	str	r3, [r5, #0]
 8003f28:	bd38      	pop	{r3, r4, r5, pc}
 8003f2a:	bf00      	nop
 8003f2c:	20000348 	.word	0x20000348

08003f30 <_getpid_r>:
 8003f30:	f000 b802 	b.w	8003f38 <_getpid>

08003f34 <__malloc_lock>:
 8003f34:	4770      	bx	lr

08003f36 <__malloc_unlock>:
 8003f36:	4770      	bx	lr

08003f38 <_getpid>:
 8003f38:	4b02      	ldr	r3, [pc, #8]	; (8003f44 <_getpid+0xc>)
 8003f3a:	2258      	movs	r2, #88	; 0x58
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f42:	4770      	bx	lr
 8003f44:	20000348 	.word	0x20000348

08003f48 <_kill>:
 8003f48:	4b02      	ldr	r3, [pc, #8]	; (8003f54 <_kill+0xc>)
 8003f4a:	2258      	movs	r2, #88	; 0x58
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f52:	4770      	bx	lr
 8003f54:	20000348 	.word	0x20000348

08003f58 <_exit>:
 8003f58:	e7fe      	b.n	8003f58 <_exit>
	...

08003f5c <_init>:
 8003f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f5e:	bf00      	nop
 8003f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f62:	bc08      	pop	{r3}
 8003f64:	469e      	mov	lr, r3
 8003f66:	4770      	bx	lr

08003f68 <_fini>:
 8003f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6a:	bf00      	nop
 8003f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f6e:	bc08      	pop	{r3}
 8003f70:	469e      	mov	lr, r3
 8003f72:	4770      	bx	lr
