

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Jul 17 15:05:13 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 25/07/2024 GMT
    15                           ; 
    16                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F62                     SPPDATA         equ	3938	;# 
    90   000F63                     SPPCFG          equ	3939	;# 
    91   000F64                     SPPEPS          equ	3940	;# 
    92   000F65                     SPPCON          equ	3941	;# 
    93   000F66                     UFRM            equ	3942	;# 
    94   000F66                     UFRML           equ	3942	;# 
    95   000F67                     UFRMH           equ	3943	;# 
    96   000F68                     UIR             equ	3944	;# 
    97   000F69                     UIE             equ	3945	;# 
    98   000F6A                     UEIR            equ	3946	;# 
    99   000F6B                     UEIE            equ	3947	;# 
   100   000F6C                     USTAT           equ	3948	;# 
   101   000F6D                     UCON            equ	3949	;# 
   102   000F6E                     UADDR           equ	3950	;# 
   103   000F6F                     UCFG            equ	3951	;# 
   104   000F70                     UEP0            equ	3952	;# 
   105   000F71                     UEP1            equ	3953	;# 
   106   000F72                     UEP2            equ	3954	;# 
   107   000F73                     UEP3            equ	3955	;# 
   108   000F74                     UEP4            equ	3956	;# 
   109   000F75                     UEP5            equ	3957	;# 
   110   000F76                     UEP6            equ	3958	;# 
   111   000F77                     UEP7            equ	3959	;# 
   112   000F78                     UEP8            equ	3960	;# 
   113   000F79                     UEP9            equ	3961	;# 
   114   000F7A                     UEP10           equ	3962	;# 
   115   000F7B                     UEP11           equ	3963	;# 
   116   000F7C                     UEP12           equ	3964	;# 
   117   000F7D                     UEP13           equ	3965	;# 
   118   000F7E                     UEP14           equ	3966	;# 
   119   000F7F                     UEP15           equ	3967	;# 
   120   000F80                     PORTA           equ	3968	;# 
   121   000F81                     PORTB           equ	3969	;# 
   122   000F82                     PORTC           equ	3970	;# 
   123   000F83                     PORTD           equ	3971	;# 
   124   000F84                     PORTE           equ	3972	;# 
   125   000F89                     LATA            equ	3977	;# 
   126   000F8A                     LATB            equ	3978	;# 
   127   000F8B                     LATC            equ	3979	;# 
   128   000F8C                     LATD            equ	3980	;# 
   129   000F8D                     LATE            equ	3981	;# 
   130   000F92                     TRISA           equ	3986	;# 
   131   000F92                     DDRA            equ	3986	;# 
   132   000F93                     TRISB           equ	3987	;# 
   133   000F93                     DDRB            equ	3987	;# 
   134   000F94                     TRISC           equ	3988	;# 
   135   000F94                     DDRC            equ	3988	;# 
   136   000F95                     TRISD           equ	3989	;# 
   137   000F95                     DDRD            equ	3989	;# 
   138   000F96                     TRISE           equ	3990	;# 
   139   000F96                     DDRE            equ	3990	;# 
   140   000F9B                     OSCTUNE         equ	3995	;# 
   141   000F9D                     PIE1            equ	3997	;# 
   142   000F9E                     PIR1            equ	3998	;# 
   143   000F9F                     IPR1            equ	3999	;# 
   144   000FA0                     PIE2            equ	4000	;# 
   145   000FA1                     PIR2            equ	4001	;# 
   146   000FA2                     IPR2            equ	4002	;# 
   147   000FA6                     EECON1          equ	4006	;# 
   148   000FA7                     EECON2          equ	4007	;# 
   149   000FA8                     EEDATA          equ	4008	;# 
   150   000FA9                     EEADR           equ	4009	;# 
   151   000FAB                     RCSTA           equ	4011	;# 
   152   000FAB                     RCSTA1          equ	4011	;# 
   153   000FAC                     TXSTA           equ	4012	;# 
   154   000FAC                     TXSTA1          equ	4012	;# 
   155   000FAD                     TXREG           equ	4013	;# 
   156   000FAD                     TXREG1          equ	4013	;# 
   157   000FAE                     RCREG           equ	4014	;# 
   158   000FAE                     RCREG1          equ	4014	;# 
   159   000FAF                     SPBRG           equ	4015	;# 
   160   000FAF                     SPBRG1          equ	4015	;# 
   161   000FB0                     SPBRGH          equ	4016	;# 
   162   000FB1                     T3CON           equ	4017	;# 
   163   000FB2                     TMR3            equ	4018	;# 
   164   000FB2                     TMR3L           equ	4018	;# 
   165   000FB3                     TMR3H           equ	4019	;# 
   166   000FB4                     CMCON           equ	4020	;# 
   167   000FB5                     CVRCON          equ	4021	;# 
   168   000FB6                     ECCP1AS         equ	4022	;# 
   169   000FB6                     CCP1AS          equ	4022	;# 
   170   000FB7                     ECCP1DEL        equ	4023	;# 
   171   000FB7                     CCP1DEL         equ	4023	;# 
   172   000FB8                     BAUDCON         equ	4024	;# 
   173   000FB8                     BAUDCTL         equ	4024	;# 
   174   000FBA                     CCP2CON         equ	4026	;# 
   175   000FBB                     CCPR2           equ	4027	;# 
   176   000FBB                     CCPR2L          equ	4027	;# 
   177   000FBC                     CCPR2H          equ	4028	;# 
   178   000FBD                     CCP1CON         equ	4029	;# 
   179   000FBD                     ECCP1CON        equ	4029	;# 
   180   000FBE                     CCPR1           equ	4030	;# 
   181   000FBE                     CCPR1L          equ	4030	;# 
   182   000FBF                     CCPR1H          equ	4031	;# 
   183   000FC0                     ADCON2          equ	4032	;# 
   184   000FC1                     ADCON1          equ	4033	;# 
   185   000FC2                     ADCON0          equ	4034	;# 
   186   000FC3                     ADRES           equ	4035	;# 
   187   000FC3                     ADRESL          equ	4035	;# 
   188   000FC4                     ADRESH          equ	4036	;# 
   189   000FC5                     SSPCON2         equ	4037	;# 
   190   000FC6                     SSPCON1         equ	4038	;# 
   191   000FC7                     SSPSTAT         equ	4039	;# 
   192   000FC8                     SSPADD          equ	4040	;# 
   193   000FC9                     SSPBUF          equ	4041	;# 
   194   000FCA                     T2CON           equ	4042	;# 
   195   000FCB                     PR2             equ	4043	;# 
   196   000FCB                     MEMCON          equ	4043	;# 
   197   000FCC                     TMR2            equ	4044	;# 
   198   000FCD                     T1CON           equ	4045	;# 
   199   000FCE                     TMR1            equ	4046	;# 
   200   000FCE                     TMR1L           equ	4046	;# 
   201   000FCF                     TMR1H           equ	4047	;# 
   202   000FD0                     RCON            equ	4048	;# 
   203   000FD1                     WDTCON          equ	4049	;# 
   204   000FD2                     HLVDCON         equ	4050	;# 
   205   000FD2                     LVDCON          equ	4050	;# 
   206   000FD3                     OSCCON          equ	4051	;# 
   207   000FD5                     T0CON           equ	4053	;# 
   208   000FD6                     TMR0            equ	4054	;# 
   209   000FD6                     TMR0L           equ	4054	;# 
   210   000FD7                     TMR0H           equ	4055	;# 
   211   000FD8                     STATUS          equ	4056	;# 
   212   000FD9                     FSR2            equ	4057	;# 
   213   000FD9                     FSR2L           equ	4057	;# 
   214   000FDA                     FSR2H           equ	4058	;# 
   215   000FDB                     PLUSW2          equ	4059	;# 
   216   000FDC                     PREINC2         equ	4060	;# 
   217   000FDD                     POSTDEC2        equ	4061	;# 
   218   000FDE                     POSTINC2        equ	4062	;# 
   219   000FDF                     INDF2           equ	4063	;# 
   220   000FE0                     BSR             equ	4064	;# 
   221   000FE1                     FSR1            equ	4065	;# 
   222   000FE1                     FSR1L           equ	4065	;# 
   223   000FE2                     FSR1H           equ	4066	;# 
   224   000FE3                     PLUSW1          equ	4067	;# 
   225   000FE4                     PREINC1         equ	4068	;# 
   226   000FE5                     POSTDEC1        equ	4069	;# 
   227   000FE6                     POSTINC1        equ	4070	;# 
   228   000FE7                     INDF1           equ	4071	;# 
   229   000FE8                     WREG            equ	4072	;# 
   230   000FE9                     FSR0            equ	4073	;# 
   231   000FE9                     FSR0L           equ	4073	;# 
   232   000FEA                     FSR0H           equ	4074	;# 
   233   000FEB                     PLUSW0          equ	4075	;# 
   234   000FEC                     PREINC0         equ	4076	;# 
   235   000FED                     POSTDEC0        equ	4077	;# 
   236   000FEE                     POSTINC0        equ	4078	;# 
   237   000FEF                     INDF0           equ	4079	;# 
   238   000FF0                     INTCON3         equ	4080	;# 
   239   000FF1                     INTCON2         equ	4081	;# 
   240   000FF2                     INTCON          equ	4082	;# 
   241   000FF3                     PROD            equ	4083	;# 
   242   000FF3                     PRODL           equ	4083	;# 
   243   000FF4                     PRODH           equ	4084	;# 
   244   000FF5                     TABLAT          equ	4085	;# 
   245   000FF6                     TBLPTR          equ	4086	;# 
   246   000FF6                     TBLPTRL         equ	4086	;# 
   247   000FF7                     TBLPTRH         equ	4087	;# 
   248   000FF8                     TBLPTRU         equ	4088	;# 
   249   000FF9                     PCLAT           equ	4089	;# 
   250   000FF9                     PC              equ	4089	;# 
   251   000FF9                     PCL             equ	4089	;# 
   252   000FFA                     PCLATH          equ	4090	;# 
   253   000FFB                     PCLATU          equ	4091	;# 
   254   000FFC                     STKPTR          equ	4092	;# 
   255   000FFD                     TOS             equ	4093	;# 
   256   000FFD                     TOSL            equ	4093	;# 
   257   000FFE                     TOSH            equ	4094	;# 
   258   000FFF                     TOSU            equ	4095	;# 
   259   007E52                     _TMR2ON         set	32338
   260   007CA2                     _TRISC2         set	31906
   261   000FCC                     _TMR2           set	4044
   262   000FBD                     _CCP1CON        set	4029
   263   000FCA                     _T2CON          set	4042
   264   000FBE                     _CCPR1L         set	4030
   265   000FCB                     _PR2            set	4043
   266                           
   267                           ; #config settings
   268                           
   269                           	psect	cinit
   270   000834                     __pcinit:
   271                           	callstack 0
   272   000834                     start_initialization:
   273                           	callstack 0
   274   000834                     __initialization:
   275                           	callstack 0
   276   000834                     end_of_initialization:
   277                           	callstack 0
   278   000834                     __end_of__initialization:
   279                           	callstack 0
   280   000834  0100               	movlb	0
   281   000836  EF01  F004         	goto	_main	;jump to C main() function
   282                           
   283                           	psect	cstackCOMRAM
   284   000001                     __pcstackCOMRAM:
   285                           	callstack 0
   286   000001                     ??_main:
   287                           
   288                           ; 1 bytes @ 0x0
   289   000001                     	ds	1
   290                           
   291 ;;
   292 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   293 ;;
   294 ;; *************** function _main *****************
   295 ;; Defined at:
   296 ;;		line 8 in file "PruebaCCP.c"
   297 ;; Parameters:    Size  Location     Type
   298 ;;		None
   299 ;; Auto vars:     Size  Location     Type
   300 ;;		None
   301 ;; Return value:  Size  Location     Type
   302 ;;                  1    wreg      void 
   303 ;; Registers used:
   304 ;;		wreg, status,2, status,0
   305 ;; Tracked objects:
   306 ;;		On entry : 0/0
   307 ;;		On exit  : 0/0
   308 ;;		Unchanged: 0/0
   309 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   310 ;;      Params:         0       0       0       0       0       0       0       0       0
   311 ;;      Locals:         0       0       0       0       0       0       0       0       0
   312 ;;      Temps:          1       0       0       0       0       0       0       0       0
   313 ;;      Totals:         1       0       0       0       0       0       0       0       0
   314 ;;Total ram usage:        1 bytes
   315 ;; This function calls:
   316 ;;		Nothing
   317 ;; This function is called by:
   318 ;;		Startup code after reset
   319 ;; This function uses a non-reentrant model
   320 ;;
   321                           
   322                           	psect	text0
   323   000802                     __ptext0:
   324                           	callstack 0
   325   000802                     _main:
   326                           	callstack 31
   327                           
   328                           ;PruebaCCP.c: 12: TRISC2 = 0;
   329                           
   330                           ;incstack = 0
   331   000802  9494               	bcf	3988,2,c	;volatile
   332                           
   333                           ;PruebaCCP.c: 15: PR2 = 249;
   334   000804  0EF9               	movlw	249
   335   000806  6ECB               	movwf	203,c	;volatile
   336                           
   337                           ;PruebaCCP.c: 16: CCPR1L = 125;
   338   000808  0E7D               	movlw	125
   339   00080A  6EBE               	movwf	190,c	;volatile
   340                           
   341                           ;PruebaCCP.c: 18: T2CON=0b00000000;
   342   00080C  6ACA               	clrf	202,c	;volatile
   343                           
   344                           ;PruebaCCP.c: 20: CCP1CON = 0b00001100;
   345   00080E  0E0C               	movlw	12
   346   000810  6EBD               	movwf	189,c	;volatile
   347                           
   348                           ;PruebaCCP.c: 21: TMR2 = 0;
   349   000812  6ACC               	clrf	204,c	;volatile
   350                           
   351                           ;PruebaCCP.c: 22: TMR2ON=1;
   352   000814  84CA               	bsf	4042,2,c	;volatile
   353   000816                     l783:
   354                           
   355                           ;PruebaCCP.c: 25: if (CCPR1L > 248) {
   356   000816  0EF8               	movlw	248
   357   000818  64BE               	cpfsgt	190,c	;volatile
   358   00081A  D001               	goto	l787
   359                           
   360                           ;PruebaCCP.c: 26: CCPR1L = 0;
   361   00081C  6ABE               	clrf	190,c	;volatile
   362   00081E                     l787:
   363                           
   364                           ;PruebaCCP.c: 27: };PruebaCCP.c: 28: CCPR1L = CCPR1L+1;
   365   00081E  28BE               	incf	190,w,c	;volatile
   366   000820  6EBE               	movwf	190,c	;volatile
   367                           
   368                           ;PruebaCCP.c: 29: _delay((unsigned long)((100)*(1000000/4000.0)));
   369   000822  0E21               	movlw	33
   370   000824  6E01               	movwf	??_main^0,c
   371   000826  0E76               	movlw	118
   372   000828                     u27:
   373   000828  2EE8               	decfsz	wreg,f,c
   374   00082A  D7FE               	bra	u27
   375   00082C  2E01               	decfsz	??_main^0,f,c
   376   00082E  D7FC               	bra	u27
   377   000830  D000               	nop2	
   378   000832  D7F1               	goto	l783
   379   000834                     __end_of_main:
   380                           	callstack 0
   381                           
   382                           	psect	smallconst
   383   000800                     __psmallconst:
   384                           	callstack 0
   385   000800  00                 	db	0
   386   000801  00                 	db	0	; dummy byte at the end
   387   000000                     __activetblptr  equ	0
   388                           
   389                           	psect	rparam
   390   000001                     ___rparam_used  equ	1
   391   000000                     ___param_bank   equ	0
   392   000000                     __Lparam        equ	__Lrparam
   393   000000                     __Hparam        equ	__Hrparam
   394                           
   395                           	psect	idloc
   396                           
   397                           ;Config register IDLOC0 @ 0x200000
   398                           ;	unspecified, using default values
   399   200000                     	org	2097152
   400   200000  FF                 	db	255
   401                           
   402                           ;Config register IDLOC1 @ 0x200001
   403                           ;	unspecified, using default values
   404   200001                     	org	2097153
   405   200001  FF                 	db	255
   406                           
   407                           ;Config register IDLOC2 @ 0x200002
   408                           ;	unspecified, using default values
   409   200002                     	org	2097154
   410   200002  FF                 	db	255
   411                           
   412                           ;Config register IDLOC3 @ 0x200003
   413                           ;	unspecified, using default values
   414   200003                     	org	2097155
   415   200003  FF                 	db	255
   416                           
   417                           ;Config register IDLOC4 @ 0x200004
   418                           ;	unspecified, using default values
   419   200004                     	org	2097156
   420   200004  FF                 	db	255
   421                           
   422                           ;Config register IDLOC5 @ 0x200005
   423                           ;	unspecified, using default values
   424   200005                     	org	2097157
   425   200005  FF                 	db	255
   426                           
   427                           ;Config register IDLOC6 @ 0x200006
   428                           ;	unspecified, using default values
   429   200006                     	org	2097158
   430   200006  FF                 	db	255
   431                           
   432                           ;Config register IDLOC7 @ 0x200007
   433                           ;	unspecified, using default values
   434   200007                     	org	2097159
   435   200007  FF                 	db	255
   436                           
   437                           	psect	config
   438                           
   439                           ;Config register CONFIG1L @ 0x300000
   440                           ;	unspecified, using default values
   441                           ;	PLL Prescaler Selection bits
   442                           ;	PLLDIV = 0x0, unprogrammed default
   443                           ;	System Clock Postscaler Selection bits
   444                           ;	CPUDIV = 0x0, unprogrammed default
   445                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   446                           ;	USBDIV = 0x0, unprogrammed default
   447   300000                     	org	3145728
   448   300000  00                 	db	0
   449                           
   450                           ;Config register CONFIG1H @ 0x300001
   451                           ;	Oscillator Selection bits
   452                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   453                           ;	Fail-Safe Clock Monitor Enable bit
   454                           ;	FCMEN = 0x0, unprogrammed default
   455                           ;	Internal/External Oscillator Switchover bit
   456                           ;	IESO = 0x0, unprogrammed default
   457   300001                     	org	3145729
   458   300001  09                 	db	9
   459                           
   460                           ;Config register CONFIG2L @ 0x300002
   461                           ;	unspecified, using default values
   462                           ;	Power-up Timer Enable bit
   463                           ;	PWRT = 0x1, unprogrammed default
   464                           ;	Brown-out Reset Enable bits
   465                           ;	BOR = 0x3, unprogrammed default
   466                           ;	Brown-out Reset Voltage bits
   467                           ;	BORV = 0x3, unprogrammed default
   468                           ;	USB Voltage Regulator Enable bit
   469                           ;	VREGEN = 0x0, unprogrammed default
   470   300002                     	org	3145730
   471   300002  1F                 	db	31
   472                           
   473                           ;Config register CONFIG2H @ 0x300003
   474                           ;	Watchdog Timer Enable bit
   475                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   476                           ;	Watchdog Timer Postscale Select bits
   477                           ;	WDTPS = 0xF, unprogrammed default
   478   300003                     	org	3145731
   479   300003  1E                 	db	30
   480                           
   481                           ; Padding undefined space
   482   300004                     	org	3145732
   483   300004  FF                 	db	255
   484                           
   485                           ;Config register CONFIG3H @ 0x300005
   486                           ;	unspecified, using default values
   487                           ;	CCP2 MUX bit
   488                           ;	CCP2MX = 0x1, unprogrammed default
   489                           ;	PORTB A/D Enable bit
   490                           ;	PBADEN = 0x1, unprogrammed default
   491                           ;	Low-Power Timer 1 Oscillator Enable bit
   492                           ;	LPT1OSC = 0x0, unprogrammed default
   493                           ;	MCLR Pin Enable bit
   494                           ;	MCLRE = 0x1, unprogrammed default
   495   300005                     	org	3145733
   496   300005  83                 	db	131
   497                           
   498                           ;Config register CONFIG4L @ 0x300006
   499                           ;	unspecified, using default values
   500                           ;	Stack Full/Underflow Reset Enable bit
   501                           ;	STVREN = 0x1, unprogrammed default
   502                           ;	Single-Supply ICSP Enable bit
   503                           ;	LVP = 0x1, unprogrammed default
   504                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   505                           ;	ICPRT = 0x0, unprogrammed default
   506                           ;	Extended Instruction Set Enable bit
   507                           ;	XINST = 0x0, unprogrammed default
   508                           ;	Background Debugger Enable bit
   509                           ;	DEBUG = 0x1, unprogrammed default
   510   300006                     	org	3145734
   511   300006  85                 	db	133
   512                           
   513                           ; Padding undefined space
   514   300007                     	org	3145735
   515   300007  FF                 	db	255
   516                           
   517                           ;Config register CONFIG5L @ 0x300008
   518                           ;	unspecified, using default values
   519                           ;	Code Protection bit
   520                           ;	CP0 = 0x1, unprogrammed default
   521                           ;	Code Protection bit
   522                           ;	CP1 = 0x1, unprogrammed default
   523                           ;	Code Protection bit
   524                           ;	CP2 = 0x1, unprogrammed default
   525                           ;	Code Protection bit
   526                           ;	CP3 = 0x1, unprogrammed default
   527   300008                     	org	3145736
   528   300008  0F                 	db	15
   529                           
   530                           ;Config register CONFIG5H @ 0x300009
   531                           ;	unspecified, using default values
   532                           ;	Boot Block Code Protection bit
   533                           ;	CPB = 0x1, unprogrammed default
   534                           ;	Data EEPROM Code Protection bit
   535                           ;	CPD = 0x1, unprogrammed default
   536   300009                     	org	3145737
   537   300009  C0                 	db	192
   538                           
   539                           ;Config register CONFIG6L @ 0x30000A
   540                           ;	unspecified, using default values
   541                           ;	Write Protection bit
   542                           ;	WRT0 = 0x1, unprogrammed default
   543                           ;	Write Protection bit
   544                           ;	WRT1 = 0x1, unprogrammed default
   545                           ;	Write Protection bit
   546                           ;	WRT2 = 0x1, unprogrammed default
   547                           ;	Write Protection bit
   548                           ;	WRT3 = 0x1, unprogrammed default
   549   30000A                     	org	3145738
   550   30000A  0F                 	db	15
   551                           
   552                           ;Config register CONFIG6H @ 0x30000B
   553                           ;	unspecified, using default values
   554                           ;	Configuration Register Write Protection bit
   555                           ;	WRTC = 0x1, unprogrammed default
   556                           ;	Boot Block Write Protection bit
   557                           ;	WRTB = 0x1, unprogrammed default
   558                           ;	Data EEPROM Write Protection bit
   559                           ;	WRTD = 0x1, unprogrammed default
   560   30000B                     	org	3145739
   561   30000B  E0                 	db	224
   562                           
   563                           ;Config register CONFIG7L @ 0x30000C
   564                           ;	unspecified, using default values
   565                           ;	Table Read Protection bit
   566                           ;	EBTR0 = 0x1, unprogrammed default
   567                           ;	Table Read Protection bit
   568                           ;	EBTR1 = 0x1, unprogrammed default
   569                           ;	Table Read Protection bit
   570                           ;	EBTR2 = 0x1, unprogrammed default
   571                           ;	Table Read Protection bit
   572                           ;	EBTR3 = 0x1, unprogrammed default
   573   30000C                     	org	3145740
   574   30000C  0F                 	db	15
   575                           
   576                           ;Config register CONFIG7H @ 0x30000D
   577                           ;	unspecified, using default values
   578                           ;	Boot Block Table Read Protection bit
   579                           ;	EBTRB = 0x1, unprogrammed default
   580   30000D                     	org	3145741
   581   30000D  40                 	db	64
   582                           tosu	equ	0xFFF
   583                           tosh	equ	0xFFE
   584                           tosl	equ	0xFFD
   585                           stkptr	equ	0xFFC
   586                           pclatu	equ	0xFFB
   587                           pclath	equ	0xFFA
   588                           pcl	equ	0xFF9
   589                           tblptru	equ	0xFF8
   590                           tblptrh	equ	0xFF7
   591                           tblptrl	equ	0xFF6
   592                           tablat	equ	0xFF5
   593                           prodh	equ	0xFF4
   594                           prodl	equ	0xFF3
   595                           indf0	equ	0xFEF
   596                           postinc0	equ	0xFEE
   597                           postdec0	equ	0xFED
   598                           preinc0	equ	0xFEC
   599                           plusw0	equ	0xFEB
   600                           fsr0h	equ	0xFEA
   601                           fsr0l	equ	0xFE9
   602                           wreg	equ	0xFE8
   603                           indf1	equ	0xFE7
   604                           postinc1	equ	0xFE6
   605                           postdec1	equ	0xFE5
   606                           preinc1	equ	0xFE4
   607                           plusw1	equ	0xFE3
   608                           fsr1h	equ	0xFE2
   609                           fsr1l	equ	0xFE1
   610                           bsr	equ	0xFE0
   611                           indf2	equ	0xFDF
   612                           postinc2	equ	0xFDE
   613                           postdec2	equ	0xFDD
   614                           preinc2	equ	0xFDC
   615                           plusw2	equ	0xFDB
   616                           fsr2h	equ	0xFDA
   617                           fsr2l	equ	0xFD9
   618                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRlh         53      0       0      0.0%
BITBIGSFRh          53      0       0      0.0%
BITBIGSFRll         52      0       0      0.0%
COMRAM              95      1       1      1.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Jul 17 15:05:13 2025

                     u27 0828                      l783 0816                      l787 081E  
                    _PR2 0FCB                      wreg 0FE8                     _TMR2 0FCC  
                   _main 0802                     start 0000             ___param_bank 0000  
                  ?_main 0001                    _T2CON 0FCA          __initialization 0834  
           __end_of_main 0834                   ??_main 0001            __activetblptr 0000  
                 _CCPR1L 0FBE                   _TMR2ON 7E52                   _TRISC2 7CA2  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0834            ___rparam_used 0001           __pcstackCOMRAM 0001  
                _CCP1CON 0FBD                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0834                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 0834      start_initialization 0834  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
