

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

= Non-Gated/Non-Generated Clocks =
************** None **************
----------------------------------
==================================
=================================================================================================================================================================== Gated/Generated Clocks ===================================================================================================================================================================
Clock Tree ID     Driving Element                                                                     Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       fffffff_0.fffffff_wrapper_inst.U0.Primary_Filter_Instance.Gate_For_Clock_Gating     AND2                   4          couter2_0.DFN1E1C0_NU_1                                                                 Clock conversion disabled                                                                                                     
@K:CKID0002       RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_3                                          DFN1E1C0               11         fffffff_0.fffffff_wrapper_inst.U0.Primary_Filter_Instance.Register_For_Clock_Gating     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       RingOscillator_0.AO14_15                                                            AO14                   4          RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_1                                              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

