{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556818603294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556818603295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 12:36:43 2019 " "Processing started: Thu May 02 12:36:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556818603295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556818603295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556818603295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556818604162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux main.vhd " "Entity \"mux\" obtained from \"main.vhd\" instead of from Quartus II megafunction library" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 502 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556818605334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 34 17 " "Found 34 design units, including 17 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder-rtl " "Found design unit 2: Decoder-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg-r " "Found design unit 3: reg-r" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 390 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 registerEnabler-rtl " "Found design unit 4: registerEnabler-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regMux-rtl " "Found design unit 5: regMux-rtl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 476 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux-synth " "Found design unit 6: mux-synth" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 520 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mov-m " "Found design unit 7: mov-m" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 580 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 display-d " "Found design unit 8: display-d" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 600 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 oneBitAdder-rt1 " "Found design unit 9: oneBitAdder-rt1" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 add-a " "Found design unit 10: add-a" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 752 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 subtract-s " "Found design unit 11: subtract-s" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 getConst-gC " "Found design unit 12: getConst-gC" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 820 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 andReg-aR " "Found design unit 13: andReg-aR" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 neg-n " "Found design unit 14: neg-n" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 867 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 eor-e " "Found design unit 15: eor-e" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 884 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 lsl-l " "Found design unit 16: lsl-l" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 906 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 lsr-r " "Found design unit 17: lsr-r" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder " "Found entity 2: Decoder" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg " "Found entity 3: reg" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "4 registerEnabler " "Found entity 4: registerEnabler" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "5 regMux " "Found entity 5: regMux" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux " "Found entity 6: mux" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "7 mov " "Found entity 7: mov" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "8 display " "Found entity 8: display" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "9 oneBitAdder " "Found entity 9: oneBitAdder" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "10 add " "Found entity 10: add" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "11 subtract " "Found entity 11: subtract" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "12 getConst " "Found entity 12: getConst" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "13 andReg " "Found entity 13: andReg" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "14 neg " "Found entity 14: neg" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "15 eor " "Found entity 15: eor" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "16 lsl " "Found entity 16: lsl" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""} { "Info" "ISGN_ENTITY_NAME" "17 lsr " "Found entity 17: lsr" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556818605334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556818605425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:D " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:D\"" {  } { { "main.vhd" "D" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605463 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstFour main.vhd(288) " "VHDL Process Statement warning at main.vhd(288): signal \"firstFour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605465 "|main|Decoder:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg main.vhd(295) " "VHDL Process Statement warning at main.vhd(295): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605466 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instrC main.vhd(302) " "VHDL Process Statement warning at main.vhd(302): inferring latch(es) for signal or variable \"instrC\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605467 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSub main.vhd(302) " "VHDL Process Statement warning at main.vhd(302): inferring latch(es) for signal or variable \"isSub\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605467 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isConst main.vhd(302) " "VHDL Process Statement warning at main.vhd(302): inferring latch(es) for signal or variable \"isConst\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605467 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isConst main.vhd(302) " "Inferred latch for \"isConst\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605468 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSub main.vhd(302) " "Inferred latch for \"isSub\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605468 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[0\] main.vhd(302) " "Inferred latch for \"instrC\[0\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605469 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[1\] main.vhd(302) " "Inferred latch for \"instrC\[1\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605469 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[2\] main.vhd(302) " "Inferred latch for \"instrC\[2\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605469 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[3\] main.vhd(302) " "Inferred latch for \"instrC\[3\]\" at main.vhd(302)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605469 "|main|Decoder:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov mov:a " "Elaborating entity \"mov\" for hierarchy \"mov:a\"" {  } { { "main.vhd" "a" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMux regMux:wReg1 " "Elaborating entity \"regMux\" for hierarchy \"regMux:wReg1\"" {  } { { "main.vhd" "wReg1" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:addReg " "Elaborating entity \"add\" for hierarchy \"add:addReg\"" {  } { { "main.vhd" "addReg" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 main.vhd(754) " "Verilog HDL or VHDL warning at main.vhd(754): object \"c8\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556818605520 "|main|add:addReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder add:addReg\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"add:addReg\|oneBitAdder:add0\"" {  } { { "main.vhd" "add0" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract subtract:sub " "Elaborating entity \"subtract\" for hierarchy \"subtract:sub\"" {  } { { "main.vhd" "sub" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 main.vhd(787) " "Verilog HDL or VHDL warning at main.vhd(787): object \"c8\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556818605572 "|main|subtract:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getConst getConst:const " "Elaborating entity \"getConst\" for hierarchy \"getConst:const\"" {  } { { "main.vhd" "const" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605620 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_val main.vhd(823) " "VHDL Process Statement warning at main.vhd(823): inferring latch(es) for signal or variable \"new_val\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605621 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[0\] main.vhd(823) " "Inferred latch for \"new_val\[0\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605621 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[1\] main.vhd(823) " "Inferred latch for \"new_val\[1\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605621 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[2\] main.vhd(823) " "Inferred latch for \"new_val\[2\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605621 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[3\] main.vhd(823) " "Inferred latch for \"new_val\[3\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605622 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[4\] main.vhd(823) " "Inferred latch for \"new_val\[4\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605622 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[5\] main.vhd(823) " "Inferred latch for \"new_val\[5\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605622 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[6\] main.vhd(823) " "Inferred latch for \"new_val\[6\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605622 "|main|getConst:const"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_val\[7\] main.vhd(823) " "Inferred latch for \"new_val\[7\]\" at main.vhd(823)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 823 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605622 "|main|getConst:const"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eor eor:xorReg " "Elaborating entity \"eor\" for hierarchy \"eor:xorReg\"" {  } { { "main.vhd" "xorReg" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andReg andReg:andRegister " "Elaborating entity \"andReg\" for hierarchy \"andReg:andRegister\"" {  } { { "main.vhd" "andRegister" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg neg:negate " "Elaborating entity \"neg\" for hierarchy \"neg:negate\"" {  } { { "main.vhd" "negate" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl lsl:shl " "Elaborating entity \"lsl\" for hierarchy \"lsl:shl\"" {  } { { "main.vhd" "shl" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr lsr:shr " "Elaborating entity \"lsr\" for hierarchy \"lsr:shr\"" {  } { { "main.vhd" "shr" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexor " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexor\"" {  } { { "main.vhd" "multiplexor" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605758 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addorsub main.vhd(527) " "VHDL Process Statement warning at main.vhd(527): signal \"addorsub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addConst main.vhd(530) " "VHDL Process Statement warning at main.vhd(530): signal \"addConst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub main.vhd(533) " "VHDL Process Statement warning at main.vhd(533): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subConst main.vhd(536) " "VHDL Process Statement warning at main.vhd(536): signal \"subConst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xand main.vhd(540) " "VHDL Process Statement warning at main.vhd(540): signal \"xand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov main.vhd(543) " "VHDL Process Statement warning at main.vhd(543): signal \"mov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg main.vhd(546) " "VHDL Process Statement warning at main.vhd(546): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605759 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eor main.vhd(549) " "VHDL Process Statement warning at main.vhd(549): signal \"Eor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605760 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shl main.vhd(552) " "VHDL Process Statement warning at main.vhd(552): signal \"shl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605760 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shr main.vhd(555) " "VHDL Process Statement warning at main.vhd(555): signal \"shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556818605760 "|main|mux:multiplexor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currAns main.vhd(524) " "VHDL Process Statement warning at main.vhd(524): inferring latch(es) for signal or variable \"currAns\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605760 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[0\] main.vhd(524) " "Inferred latch for \"currAns\[0\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605761 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[1\] main.vhd(524) " "Inferred latch for \"currAns\[1\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605761 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[2\] main.vhd(524) " "Inferred latch for \"currAns\[2\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605761 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[3\] main.vhd(524) " "Inferred latch for \"currAns\[3\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605762 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[4\] main.vhd(524) " "Inferred latch for \"currAns\[4\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605762 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[5\] main.vhd(524) " "Inferred latch for \"currAns\[5\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605762 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[6\] main.vhd(524) " "Inferred latch for \"currAns\[6\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605762 "|main|mux:multiplexor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[7\] main.vhd(524) " "Inferred latch for \"currAns\[7\]\" at main.vhd(524)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605763 "|main|mux:multiplexor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerEnabler registerEnabler:regE " "Elaborating entity \"registerEnabler\" for hierarchy \"registerEnabler:regE\"" {  } { { "main.vhd" "regE" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605786 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA main.vhd(423) " "VHDL Process Statement warning at main.vhd(423): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605787 "|main|registerEnabler:regE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB main.vhd(423) " "VHDL Process Statement warning at main.vhd(423): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556818605787 "|main|registerEnabler:regE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB main.vhd(423) " "Inferred latch for \"setB\" at main.vhd(423)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605787 "|main|registerEnabler:regE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA main.vhd(423) " "Inferred latch for \"setA\" at main.vhd(423)" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556818605787 "|main|registerEnabler:regE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:temp " "Elaborating entity \"reg\" for hierarchy \"reg:temp\"" {  } { { "main.vhd" "temp" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displ " "Elaborating entity \"display\" for hierarchy \"display:displ\"" {  } { { "main.vhd" "displ" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556818605837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[4\] " "Latch mux:multiplexor\|currAns\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[0\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607320 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[5\] " "Latch mux:multiplexor\|currAns\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607320 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[6\] " "Latch mux:multiplexor\|currAns\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[0\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607321 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[7\] " "Latch mux:multiplexor\|currAns\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607321 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[0\] " "Latch mux:multiplexor\|currAns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607321 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[1\] " "Latch mux:multiplexor\|currAns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607321 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[2\] " "Latch mux:multiplexor\|currAns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[0\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607321 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:multiplexor\|currAns\[3\] " "Latch mux:multiplexor\|currAns\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 302 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607321 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 524 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|isConst " "Latch Decoder:D\|isConst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[9\] " "Ports D and ENA on the latch are fed by the same signal instruction\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607322 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE instruction\[9\] " "Ports ENA and PRE on the latch are fed by the same signal instruction\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556818607322 ""}  } { { "main.vhd" "" { Text "C:/Users/May Trinh/Desktop/Logic Design/Project 2/Project 1/main.vhd" 269 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556818607322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556818607709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556818610470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556818610470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556818610559 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556818610559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556818610559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556818610559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556818610609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 12:36:50 2019 " "Processing ended: Thu May 02 12:36:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556818610609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556818610609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556818610609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556818610609 ""}
