# ERROR: No extended dataflow license exists
# vsim work.clock_divider_gen 
# Start time: 00:18:39 on Aug 04,2022
# Loading work.clock_divider_gen
vlog -reportprogress 300 -work work {C:/Users/Mohamed Ezzat/Desktop/assignments/clock div gen/clock_divider_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:23 on Aug 04,2022
# vlog -reportprogress 300 -work work C:/Users/Mohamed Ezzat/Desktop/assignments/clock div gen/clock_divider_gen.v 
# -- Compiling module clock_divider_gen
# 
# Top level modules:
# 	clock_divider_gen
# End time: 00:21:23 on Aug 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.clock_divider_gen
# End time: 00:21:34 on Aug 04,2022, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
# vsim work.clock_divider_gen 
# Start time: 00:21:34 on Aug 04,2022
# Loading work.clock_divider_gen
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/clock_divider_gen/div_ratio \
sim:/clock_divider_gen/I_ref_clk \
sim:/clock_divider_gen/I_rst_n \
sim:/clock_divider_gen/I_clk_en \
sim:/clock_divider_gen/I_div_ratio \
sim:/clock_divider_gen/counter \
sim:/clock_divider_gen/chang_flag
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mariam  Hostname: DESKTOP-AJ7I6KT  ProcessID: 8132
#           Attempting to use alternate WLF file "./wlftgzc7vm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgzc7vm
force -freeze sim:/clock_divider_gen/I_ref_clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/clock_divider_gen/I_rst_n 0 0
run
force -freeze sim:/clock_divider_gen/I_rst_n 1 0
force -freeze sim:/clock_divider_gen/I_clk_en 0 0
run
run
run
run
force -freeze sim:/clock_divider_gen/I_clk_en 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 00:22:47 on Aug 04,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
