$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Thu Oct  7 19:12:31 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! A0_A8 [8] $end
$var wire 1 " A0_A8 [7] $end
$var wire 1 # A0_A8 [6] $end
$var wire 1 $ A0_A8 [5] $end
$var wire 1 % A0_A8 [4] $end
$var wire 1 & A0_A8 [3] $end
$var wire 1 ' A0_A8 [2] $end
$var wire 1 ( A0_A8 [1] $end
$var wire 1 ) A0_A8 [0] $end
$var wire 1 * Address [8] $end
$var wire 1 + Address [7] $end
$var wire 1 , Address [6] $end
$var wire 1 - Address [5] $end
$var wire 1 . Address [4] $end
$var wire 1 / Address [3] $end
$var wire 1 0 Address [2] $end
$var wire 1 1 Address [1] $end
$var wire 1 2 Address [0] $end
$var wire 1 3 CLOCK_50 $end
$var wire 1 4 DECODERBLOC [7] $end
$var wire 1 5 DECODERBLOC [6] $end
$var wire 1 6 DECODERBLOC [5] $end
$var wire 1 7 DECODERBLOC [4] $end
$var wire 1 8 DECODERBLOC [3] $end
$var wire 1 9 DECODERBLOC [2] $end
$var wire 1 : DECODERBLOC [1] $end
$var wire 1 ; DECODERBLOC [0] $end
$var wire 1 < DECODEREND [7] $end
$var wire 1 = DECODEREND [6] $end
$var wire 1 > DECODEREND [5] $end
$var wire 1 ? DECODEREND [4] $end
$var wire 1 @ DECODEREND [3] $end
$var wire 1 A DECODEREND [2] $end
$var wire 1 B DECODEREND [1] $end
$var wire 1 C DECODEREND [0] $end
$var wire 1 D HABILITAREGHEX $end
$var wire 1 E HEX0 [6] $end
$var wire 1 F HEX0 [5] $end
$var wire 1 G HEX0 [4] $end
$var wire 1 H HEX0 [3] $end
$var wire 1 I HEX0 [2] $end
$var wire 1 J HEX0 [1] $end
$var wire 1 K HEX0 [0] $end
$var wire 1 L HEX1 [6] $end
$var wire 1 M HEX1 [5] $end
$var wire 1 N HEX1 [4] $end
$var wire 1 O HEX1 [3] $end
$var wire 1 P HEX1 [2] $end
$var wire 1 Q HEX1 [1] $end
$var wire 1 R HEX1 [0] $end
$var wire 1 S HEX2 [6] $end
$var wire 1 T HEX2 [5] $end
$var wire 1 U HEX2 [4] $end
$var wire 1 V HEX2 [3] $end
$var wire 1 W HEX2 [2] $end
$var wire 1 X HEX2 [1] $end
$var wire 1 Y HEX2 [0] $end
$var wire 1 Z HEX3 [6] $end
$var wire 1 [ HEX3 [5] $end
$var wire 1 \ HEX3 [4] $end
$var wire 1 ] HEX3 [3] $end
$var wire 1 ^ HEX3 [2] $end
$var wire 1 _ HEX3 [1] $end
$var wire 1 ` HEX3 [0] $end
$var wire 1 a HEX4 [6] $end
$var wire 1 b HEX4 [5] $end
$var wire 1 c HEX4 [4] $end
$var wire 1 d HEX4 [3] $end
$var wire 1 e HEX4 [2] $end
$var wire 1 f HEX4 [1] $end
$var wire 1 g HEX4 [0] $end
$var wire 1 h HEX5 [6] $end
$var wire 1 i HEX5 [5] $end
$var wire 1 j HEX5 [4] $end
$var wire 1 k HEX5 [3] $end
$var wire 1 l HEX5 [2] $end
$var wire 1 m HEX5 [1] $end
$var wire 1 n HEX5 [0] $end
$var wire 1 o KEY [3] $end
$var wire 1 p KEY [2] $end
$var wire 1 q KEY [1] $end
$var wire 1 r KEY [0] $end
$var wire 1 s KEY_RST $end
$var wire 1 t LEDR [9] $end
$var wire 1 u LEDR [8] $end
$var wire 1 v LEDR [7] $end
$var wire 1 w LEDR [6] $end
$var wire 1 x LEDR [5] $end
$var wire 1 y LEDR [4] $end
$var wire 1 z LEDR [3] $end
$var wire 1 { LEDR [2] $end
$var wire 1 | LEDR [1] $end
$var wire 1 } LEDR [0] $end
$var wire 1 ~ RAM_Saida [7] $end
$var wire 1 !! RAM_Saida [6] $end
$var wire 1 "! RAM_Saida [5] $end
$var wire 1 #! RAM_Saida [4] $end
$var wire 1 $! RAM_Saida [3] $end
$var wire 1 %! RAM_Saida [2] $end
$var wire 1 &! RAM_Saida [1] $end
$var wire 1 '! RAM_Saida [0] $end
$var wire 1 (! ROM_Saida [12] $end
$var wire 1 )! ROM_Saida [11] $end
$var wire 1 *! ROM_Saida [10] $end
$var wire 1 +! ROM_Saida [9] $end
$var wire 1 ,! ROM_Saida [8] $end
$var wire 1 -! ROM_Saida [7] $end
$var wire 1 .! ROM_Saida [6] $end
$var wire 1 /! ROM_Saida [5] $end
$var wire 1 0! ROM_Saida [4] $end
$var wire 1 1! ROM_Saida [3] $end
$var wire 1 2! ROM_Saida [2] $end
$var wire 1 3! ROM_Saida [1] $end
$var wire 1 4! ROM_Saida [0] $end
$var wire 1 5! SW [9] $end
$var wire 1 6! SW [8] $end
$var wire 1 7! SW [7] $end
$var wire 1 8! SW [6] $end
$var wire 1 9! SW [5] $end
$var wire 1 :! SW [4] $end
$var wire 1 ;! SW [3] $end
$var wire 1 <! SW [2] $end
$var wire 1 =! SW [1] $end
$var wire 1 >! SW [0] $end
$var wire 1 ?! WRTE $end

$scope module i1 $end
$var wire 1 @! gnd $end
$var wire 1 A! vcc $end
$var wire 1 B! unknown $end
$var wire 1 C! devoe $end
$var wire 1 D! devclrn $end
$var wire 1 E! devpor $end
$var wire 1 F! ww_devoe $end
$var wire 1 G! ww_devclrn $end
$var wire 1 H! ww_devpor $end
$var wire 1 I! ww_CLOCK_50 $end
$var wire 1 J! ww_SW [9] $end
$var wire 1 K! ww_SW [8] $end
$var wire 1 L! ww_SW [7] $end
$var wire 1 M! ww_SW [6] $end
$var wire 1 N! ww_SW [5] $end
$var wire 1 O! ww_SW [4] $end
$var wire 1 P! ww_SW [3] $end
$var wire 1 Q! ww_SW [2] $end
$var wire 1 R! ww_SW [1] $end
$var wire 1 S! ww_SW [0] $end
$var wire 1 T! ww_KEY [3] $end
$var wire 1 U! ww_KEY [2] $end
$var wire 1 V! ww_KEY [1] $end
$var wire 1 W! ww_KEY [0] $end
$var wire 1 X! ww_LEDR [9] $end
$var wire 1 Y! ww_LEDR [8] $end
$var wire 1 Z! ww_LEDR [7] $end
$var wire 1 [! ww_LEDR [6] $end
$var wire 1 \! ww_LEDR [5] $end
$var wire 1 ]! ww_LEDR [4] $end
$var wire 1 ^! ww_LEDR [3] $end
$var wire 1 _! ww_LEDR [2] $end
$var wire 1 `! ww_LEDR [1] $end
$var wire 1 a! ww_LEDR [0] $end
$var wire 1 b! ww_KEY_RST $end
$var wire 1 c! ww_ROM_Saida [12] $end
$var wire 1 d! ww_ROM_Saida [11] $end
$var wire 1 e! ww_ROM_Saida [10] $end
$var wire 1 f! ww_ROM_Saida [9] $end
$var wire 1 g! ww_ROM_Saida [8] $end
$var wire 1 h! ww_ROM_Saida [7] $end
$var wire 1 i! ww_ROM_Saida [6] $end
$var wire 1 j! ww_ROM_Saida [5] $end
$var wire 1 k! ww_ROM_Saida [4] $end
$var wire 1 l! ww_ROM_Saida [3] $end
$var wire 1 m! ww_ROM_Saida [2] $end
$var wire 1 n! ww_ROM_Saida [1] $end
$var wire 1 o! ww_ROM_Saida [0] $end
$var wire 1 p! ww_RAM_Saida [7] $end
$var wire 1 q! ww_RAM_Saida [6] $end
$var wire 1 r! ww_RAM_Saida [5] $end
$var wire 1 s! ww_RAM_Saida [4] $end
$var wire 1 t! ww_RAM_Saida [3] $end
$var wire 1 u! ww_RAM_Saida [2] $end
$var wire 1 v! ww_RAM_Saida [1] $end
$var wire 1 w! ww_RAM_Saida [0] $end
$var wire 1 x! ww_A0_A8 [8] $end
$var wire 1 y! ww_A0_A8 [7] $end
$var wire 1 z! ww_A0_A8 [6] $end
$var wire 1 {! ww_A0_A8 [5] $end
$var wire 1 |! ww_A0_A8 [4] $end
$var wire 1 }! ww_A0_A8 [3] $end
$var wire 1 ~! ww_A0_A8 [2] $end
$var wire 1 !" ww_A0_A8 [1] $end
$var wire 1 "" ww_A0_A8 [0] $end
$var wire 1 #" ww_Address [8] $end
$var wire 1 $" ww_Address [7] $end
$var wire 1 %" ww_Address [6] $end
$var wire 1 &" ww_Address [5] $end
$var wire 1 '" ww_Address [4] $end
$var wire 1 (" ww_Address [3] $end
$var wire 1 )" ww_Address [2] $end
$var wire 1 *" ww_Address [1] $end
$var wire 1 +" ww_Address [0] $end
$var wire 1 ," ww_HEX0 [6] $end
$var wire 1 -" ww_HEX0 [5] $end
$var wire 1 ." ww_HEX0 [4] $end
$var wire 1 /" ww_HEX0 [3] $end
$var wire 1 0" ww_HEX0 [2] $end
$var wire 1 1" ww_HEX0 [1] $end
$var wire 1 2" ww_HEX0 [0] $end
$var wire 1 3" ww_HEX1 [6] $end
$var wire 1 4" ww_HEX1 [5] $end
$var wire 1 5" ww_HEX1 [4] $end
$var wire 1 6" ww_HEX1 [3] $end
$var wire 1 7" ww_HEX1 [2] $end
$var wire 1 8" ww_HEX1 [1] $end
$var wire 1 9" ww_HEX1 [0] $end
$var wire 1 :" ww_HEX2 [6] $end
$var wire 1 ;" ww_HEX2 [5] $end
$var wire 1 <" ww_HEX2 [4] $end
$var wire 1 =" ww_HEX2 [3] $end
$var wire 1 >" ww_HEX2 [2] $end
$var wire 1 ?" ww_HEX2 [1] $end
$var wire 1 @" ww_HEX2 [0] $end
$var wire 1 A" ww_HEX3 [6] $end
$var wire 1 B" ww_HEX3 [5] $end
$var wire 1 C" ww_HEX3 [4] $end
$var wire 1 D" ww_HEX3 [3] $end
$var wire 1 E" ww_HEX3 [2] $end
$var wire 1 F" ww_HEX3 [1] $end
$var wire 1 G" ww_HEX3 [0] $end
$var wire 1 H" ww_HEX4 [6] $end
$var wire 1 I" ww_HEX4 [5] $end
$var wire 1 J" ww_HEX4 [4] $end
$var wire 1 K" ww_HEX4 [3] $end
$var wire 1 L" ww_HEX4 [2] $end
$var wire 1 M" ww_HEX4 [1] $end
$var wire 1 N" ww_HEX4 [0] $end
$var wire 1 O" ww_HEX5 [6] $end
$var wire 1 P" ww_HEX5 [5] $end
$var wire 1 Q" ww_HEX5 [4] $end
$var wire 1 R" ww_HEX5 [3] $end
$var wire 1 S" ww_HEX5 [2] $end
$var wire 1 T" ww_HEX5 [1] $end
$var wire 1 U" ww_HEX5 [0] $end
$var wire 1 V" ww_WRTE $end
$var wire 1 W" ww_HABILITAREGHEX $end
$var wire 1 X" ww_DECODEREND [7] $end
$var wire 1 Y" ww_DECODEREND [6] $end
$var wire 1 Z" ww_DECODEREND [5] $end
$var wire 1 [" ww_DECODEREND [4] $end
$var wire 1 \" ww_DECODEREND [3] $end
$var wire 1 ]" ww_DECODEREND [2] $end
$var wire 1 ^" ww_DECODEREND [1] $end
$var wire 1 _" ww_DECODEREND [0] $end
$var wire 1 `" ww_DECODERBLOC [7] $end
$var wire 1 a" ww_DECODERBLOC [6] $end
$var wire 1 b" ww_DECODERBLOC [5] $end
$var wire 1 c" ww_DECODERBLOC [4] $end
$var wire 1 d" ww_DECODERBLOC [3] $end
$var wire 1 e" ww_DECODERBLOC [2] $end
$var wire 1 f" ww_DECODERBLOC [1] $end
$var wire 1 g" ww_DECODERBLOC [0] $end
$var wire 1 h" \CLOCK_50~input_o\ $end
$var wire 1 i" \KEY[1]~input_o\ $end
$var wire 1 j" \KEY[2]~input_o\ $end
$var wire 1 k" \KEY[3]~input_o\ $end
$var wire 1 l" \KEY_RST~input_o\ $end
$var wire 1 m" \SW[0]~input_o\ $end
$var wire 1 n" \SW[8]~input_o\ $end
$var wire 1 o" \SW[9]~input_o\ $end
$var wire 1 p" \SW[1]~input_o\ $end
$var wire 1 q" \SW[2]~input_o\ $end
$var wire 1 r" \SW[3]~input_o\ $end
$var wire 1 s" \SW[4]~input_o\ $end
$var wire 1 t" \SW[5]~input_o\ $end
$var wire 1 u" \SW[6]~input_o\ $end
$var wire 1 v" \SW[7]~input_o\ $end
$var wire 1 w" \RAM_Saida[0]~output_o\ $end
$var wire 1 x" \RAM_Saida[1]~output_o\ $end
$var wire 1 y" \RAM_Saida[2]~output_o\ $end
$var wire 1 z" \RAM_Saida[3]~output_o\ $end
$var wire 1 {" \RAM_Saida[4]~output_o\ $end
$var wire 1 |" \RAM_Saida[5]~output_o\ $end
$var wire 1 }" \RAM_Saida[6]~output_o\ $end
$var wire 1 ~" \RAM_Saida[7]~output_o\ $end
$var wire 1 !# \LEDR[0]~output_o\ $end
$var wire 1 "# \LEDR[1]~output_o\ $end
$var wire 1 ## \LEDR[2]~output_o\ $end
$var wire 1 $# \LEDR[3]~output_o\ $end
$var wire 1 %# \LEDR[4]~output_o\ $end
$var wire 1 &# \LEDR[5]~output_o\ $end
$var wire 1 '# \LEDR[6]~output_o\ $end
$var wire 1 (# \LEDR[7]~output_o\ $end
$var wire 1 )# \LEDR[8]~output_o\ $end
$var wire 1 *# \LEDR[9]~output_o\ $end
$var wire 1 +# \ROM_Saida[0]~output_o\ $end
$var wire 1 ,# \ROM_Saida[1]~output_o\ $end
$var wire 1 -# \ROM_Saida[2]~output_o\ $end
$var wire 1 .# \ROM_Saida[3]~output_o\ $end
$var wire 1 /# \ROM_Saida[4]~output_o\ $end
$var wire 1 0# \ROM_Saida[5]~output_o\ $end
$var wire 1 1# \ROM_Saida[6]~output_o\ $end
$var wire 1 2# \ROM_Saida[7]~output_o\ $end
$var wire 1 3# \ROM_Saida[8]~output_o\ $end
$var wire 1 4# \ROM_Saida[9]~output_o\ $end
$var wire 1 5# \ROM_Saida[10]~output_o\ $end
$var wire 1 6# \ROM_Saida[11]~output_o\ $end
$var wire 1 7# \ROM_Saida[12]~output_o\ $end
$var wire 1 8# \A0_A8[0]~output_o\ $end
$var wire 1 9# \A0_A8[1]~output_o\ $end
$var wire 1 :# \A0_A8[2]~output_o\ $end
$var wire 1 ;# \A0_A8[3]~output_o\ $end
$var wire 1 <# \A0_A8[4]~output_o\ $end
$var wire 1 =# \A0_A8[5]~output_o\ $end
$var wire 1 ># \A0_A8[6]~output_o\ $end
$var wire 1 ?# \A0_A8[7]~output_o\ $end
$var wire 1 @# \A0_A8[8]~output_o\ $end
$var wire 1 A# \Address[0]~output_o\ $end
$var wire 1 B# \Address[1]~output_o\ $end
$var wire 1 C# \Address[2]~output_o\ $end
$var wire 1 D# \Address[3]~output_o\ $end
$var wire 1 E# \Address[4]~output_o\ $end
$var wire 1 F# \Address[5]~output_o\ $end
$var wire 1 G# \Address[6]~output_o\ $end
$var wire 1 H# \Address[7]~output_o\ $end
$var wire 1 I# \Address[8]~output_o\ $end
$var wire 1 J# \HEX0[0]~output_o\ $end
$var wire 1 K# \HEX0[1]~output_o\ $end
$var wire 1 L# \HEX0[2]~output_o\ $end
$var wire 1 M# \HEX0[3]~output_o\ $end
$var wire 1 N# \HEX0[4]~output_o\ $end
$var wire 1 O# \HEX0[5]~output_o\ $end
$var wire 1 P# \HEX0[6]~output_o\ $end
$var wire 1 Q# \HEX1[0]~output_o\ $end
$var wire 1 R# \HEX1[1]~output_o\ $end
$var wire 1 S# \HEX1[2]~output_o\ $end
$var wire 1 T# \HEX1[3]~output_o\ $end
$var wire 1 U# \HEX1[4]~output_o\ $end
$var wire 1 V# \HEX1[5]~output_o\ $end
$var wire 1 W# \HEX1[6]~output_o\ $end
$var wire 1 X# \HEX2[0]~output_o\ $end
$var wire 1 Y# \HEX2[1]~output_o\ $end
$var wire 1 Z# \HEX2[2]~output_o\ $end
$var wire 1 [# \HEX2[3]~output_o\ $end
$var wire 1 \# \HEX2[4]~output_o\ $end
$var wire 1 ]# \HEX2[5]~output_o\ $end
$var wire 1 ^# \HEX2[6]~output_o\ $end
$var wire 1 _# \HEX3[0]~output_o\ $end
$var wire 1 `# \HEX3[1]~output_o\ $end
$var wire 1 a# \HEX3[2]~output_o\ $end
$var wire 1 b# \HEX3[3]~output_o\ $end
$var wire 1 c# \HEX3[4]~output_o\ $end
$var wire 1 d# \HEX3[5]~output_o\ $end
$var wire 1 e# \HEX3[6]~output_o\ $end
$var wire 1 f# \HEX4[0]~output_o\ $end
$var wire 1 g# \HEX4[1]~output_o\ $end
$var wire 1 h# \HEX4[2]~output_o\ $end
$var wire 1 i# \HEX4[3]~output_o\ $end
$var wire 1 j# \HEX4[4]~output_o\ $end
$var wire 1 k# \HEX4[5]~output_o\ $end
$var wire 1 l# \HEX4[6]~output_o\ $end
$var wire 1 m# \HEX5[0]~output_o\ $end
$var wire 1 n# \HEX5[1]~output_o\ $end
$var wire 1 o# \HEX5[2]~output_o\ $end
$var wire 1 p# \HEX5[3]~output_o\ $end
$var wire 1 q# \HEX5[4]~output_o\ $end
$var wire 1 r# \HEX5[5]~output_o\ $end
$var wire 1 s# \HEX5[6]~output_o\ $end
$var wire 1 t# \WRTE~output_o\ $end
$var wire 1 u# \HABILITAREGHEX~output_o\ $end
$var wire 1 v# \DECODEREND[0]~output_o\ $end
$var wire 1 w# \DECODEREND[1]~output_o\ $end
$var wire 1 x# \DECODEREND[2]~output_o\ $end
$var wire 1 y# \DECODEREND[3]~output_o\ $end
$var wire 1 z# \DECODEREND[4]~output_o\ $end
$var wire 1 {# \DECODEREND[5]~output_o\ $end
$var wire 1 |# \DECODEREND[6]~output_o\ $end
$var wire 1 }# \DECODEREND[7]~output_o\ $end
$var wire 1 ~# \DECODERBLOC[0]~output_o\ $end
$var wire 1 !$ \DECODERBLOC[1]~output_o\ $end
$var wire 1 "$ \DECODERBLOC[2]~output_o\ $end
$var wire 1 #$ \DECODERBLOC[3]~output_o\ $end
$var wire 1 $$ \DECODERBLOC[4]~output_o\ $end
$var wire 1 %$ \DECODERBLOC[5]~output_o\ $end
$var wire 1 &$ \DECODERBLOC[6]~output_o\ $end
$var wire 1 '$ \DECODERBLOC[7]~output_o\ $end
$var wire 1 ($ \KEY[0]~input_o\ $end
$var wire 1 )$ \ROM|memROM~11_combout\ $end
$var wire 1 *$ \CPU|somaUm|Add0~6\ $end
$var wire 1 +$ \CPU|somaUm|Add0~9_sumout\ $end
$var wire 1 ,$ \CPU|MUX4x1|saida_MUX[1]~1_combout\ $end
$var wire 1 -$ \CPU|somaUm|Add0~10\ $end
$var wire 1 .$ \CPU|somaUm|Add0~13_sumout\ $end
$var wire 1 /$ \CPU|MUX4x1|saida_MUX[2]~2_combout\ $end
$var wire 1 0$ \CPU|somaUm|Add0~14\ $end
$var wire 1 1$ \CPU|somaUm|Add0~17_sumout\ $end
$var wire 1 2$ \ROM|memROM~12_combout\ $end
$var wire 1 3$ \CPU|somaUm|Add0~18\ $end
$var wire 1 4$ \CPU|somaUm|Add0~22\ $end
$var wire 1 5$ \CPU|somaUm|Add0~33_sumout\ $end
$var wire 1 6$ \CPU|MUX4x1|saida_MUX[5]~4_combout\ $end
$var wire 1 7$ \CPU|somaUm|Add0~34\ $end
$var wire 1 8$ \CPU|somaUm|Add0~29_sumout\ $end
$var wire 1 9$ \CPU|somaUm|Add0~30\ $end
$var wire 1 :$ \CPU|somaUm|Add0~25_sumout\ $end
$var wire 1 ;$ \CPU|somaUm|Add0~26\ $end
$var wire 1 <$ \CPU|somaUm|Add0~1_sumout\ $end
$var wire 1 =$ \ROM|memROM~10_combout\ $end
$var wire 1 >$ \CPU|somaUm|Add0~21_sumout\ $end
$var wire 1 ?$ \CPU|MUX4x1|saida_MUX[4]~3_combout\ $end
$var wire 1 @$ \CPU|somaUm|Add0~5_sumout\ $end
$var wire 1 A$ \CPU|MUX4x1|saida_MUX[0]~0_combout\ $end
$var wire 1 B$ \CPU|Decoder|output[1]~0_combout\ $end
$var wire 1 C$ \RAM|dado_out[0]~8_combout\ $end
$var wire 1 D$ \ROM|memROM~0_combout\ $end
$var wire 1 E$ \ROM|memROM~1_combout\ $end
$var wire 1 F$ \ROM|memROM~15_combout\ $end
$var wire 1 G$ \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 H$ \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 I$ \CPU|Decoder|output[4]~1_combout\ $end
$var wire 1 J$ \CPU|Decoder|Equal3~0_combout\ $end
$var wire 1 K$ \RAM|ram~23_q\ $end
$var wire 1 L$ \RAM|ram~527_combout\ $end
$var wire 1 M$ \RAM|dado_out[1]~9_combout\ $end
$var wire 1 N$ \ROM|memROM~3_combout\ $end
$var wire 1 O$ \ROM|memROM~16_combout\ $end
$var wire 1 P$ \CPU|ULA1|Add1~2\ $end
$var wire 1 Q$ \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 R$ \RAM|ram~24_q\ $end
$var wire 1 S$ \RAM|ram~528_combout\ $end
$var wire 1 T$ \RAM|dado_out[2]~10_combout\ $end
$var wire 1 U$ \ROM|memROM~5_combout\ $end
$var wire 1 V$ \ROM|memROM~17_combout\ $end
$var wire 1 W$ \CPU|ULA1|Add1~6\ $end
$var wire 1 X$ \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 Y$ \RAM|ram~25_q\ $end
$var wire 1 Z$ \ROM|memROM~14_combout\ $end
$var wire 1 [$ \ROM|memROM~13_combout\ $end
$var wire 1 \$ \RAM|ram~529_combout\ $end
$var wire 1 ]$ \RAM|dado_out[3]~11_combout\ $end
$var wire 1 ^$ \CPU|ULA1|Add1~10\ $end
$var wire 1 _$ \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 `$ \RAM|ram~26_q\ $end
$var wire 1 a$ \RAM|ram~530_combout\ $end
$var wire 1 b$ \RAM|dado_out[4]~12_combout\ $end
$var wire 1 c$ \CPU|ULA1|Add1~14\ $end
$var wire 1 d$ \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 e$ \RAM|ram~27_q\ $end
$var wire 1 f$ \RAM|ram~531_combout\ $end
$var wire 1 g$ \RAM|dado_out[5]~13_combout\ $end
$var wire 1 h$ \ROM|memROM~7_combout\ $end
$var wire 1 i$ \ROM|memROM~18_combout\ $end
$var wire 1 j$ \CPU|ULA1|Add1~18\ $end
$var wire 1 k$ \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 l$ \RAM|ram~28_q\ $end
$var wire 1 m$ \RAM|ram~532_combout\ $end
$var wire 1 n$ \ROM|memROM~9_combout\ $end
$var wire 1 o$ \RAM|dado_out[6]~14_combout\ $end
$var wire 1 p$ \CPU|ULA1|Add1~22\ $end
$var wire 1 q$ \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 r$ \RAM|ram~29_q\ $end
$var wire 1 s$ \RAM|ram~533_combout\ $end
$var wire 1 t$ \RAM|dado_out[7]~15_combout\ $end
$var wire 1 u$ \CPU|ULA1|Add1~26\ $end
$var wire 1 v$ \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 w$ \RAM|ram~30_q\ $end
$var wire 1 x$ \RAM|ram~534_combout\ $end
$var wire 1 y$ \ROM|memROM~2_combout\ $end
$var wire 1 z$ \ROM|memROM~4_combout\ $end
$var wire 1 {$ \ROM|memROM~6_combout\ $end
$var wire 1 |$ \ROM|memROM~8_combout\ $end
$var wire 1 }$ \CPU|PC|DOUT\ [8] $end
$var wire 1 ~$ \CPU|PC|DOUT\ [7] $end
$var wire 1 !% \CPU|PC|DOUT\ [6] $end
$var wire 1 "% \CPU|PC|DOUT\ [5] $end
$var wire 1 #% \CPU|PC|DOUT\ [4] $end
$var wire 1 $% \CPU|PC|DOUT\ [3] $end
$var wire 1 %% \CPU|PC|DOUT\ [2] $end
$var wire 1 &% \CPU|PC|DOUT\ [1] $end
$var wire 1 '% \CPU|PC|DOUT\ [0] $end
$var wire 1 (% \CPU|REG1|DOUT\ [7] $end
$var wire 1 )% \CPU|REG1|DOUT\ [6] $end
$var wire 1 *% \CPU|REG1|DOUT\ [5] $end
$var wire 1 +% \CPU|REG1|DOUT\ [4] $end
$var wire 1 ,% \CPU|REG1|DOUT\ [3] $end
$var wire 1 -% \CPU|REG1|DOUT\ [2] $end
$var wire 1 .% \CPU|REG1|DOUT\ [1] $end
$var wire 1 /% \CPU|REG1|DOUT\ [0] $end
$var wire 1 0% \RAM|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 1% \RAM|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 2% \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 3% \RAM|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 4% \RAM|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 5% \RAM|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 6% \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 7% \RAM|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 8% \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 9% \RAM|ALT_INV_dado_out[1]~9_combout\ $end
$var wire 1 :% \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 ;% \RAM|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 <% \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 =% \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 >% \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 ?% \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 @% \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 A% \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 B% \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 C% \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 D% \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 E% \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 F% \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 G% \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 H% \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 I% \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 J% \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 K% \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 L% \CPU|Decoder|ALT_INV_output[1]~0_combout\ $end
$var wire 1 M% \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 N% \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 O% \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 P% \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 Q% \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 R% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 S% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 T% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 U% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 V% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 W% \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 X% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 Y% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 Z% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 [% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 \% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 ]% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ^% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 _% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 `% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 a% \CPU|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 b% \CPU|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 c% \CPU|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 d% \CPU|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 e% \CPU|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 f% \CPU|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 g% \CPU|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 h% \CPU|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 i% \CPU|somaUm|ALT_INV_Add0~33_sumout\ $end
$var wire 1 j% \CPU|somaUm|ALT_INV_Add0~21_sumout\ $end
$var wire 1 k% \CPU|somaUm|ALT_INV_Add0~13_sumout\ $end
$var wire 1 l% \CPU|somaUm|ALT_INV_Add0~9_sumout\ $end
$var wire 1 m% \CPU|somaUm|ALT_INV_Add0~5_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
13
0D
0s
1?!
0@!
1A!
xB!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
0b!
1V"
0W"
1h"
0i"
0j"
0k"
0l"
xm"
xn"
xo"
xp"
xq"
xr"
xs"
xt"
xu"
xv"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
13#
14#
05#
06#
07#
08#
19#
0:#
0;#
1<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
1s#
1t#
0u#
0v#
0w#
1x#
0y#
0z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
1($
1)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
1=$
0>$
0?$
1@$
1A$
1B$
0C$
0D$
1E$
0F$
1G$
0H$
1I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
0Q$
0R$
0S$
0T$
0U$
0V$
1W$
0X$
0Y$
0Z$
0[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
1c$
0d$
0e$
0f$
0g$
1h$
0i$
1j$
0k$
0l$
0m$
1n$
0o$
1p$
1q$
0r$
0s$
0t$
0u$
1v$
0w$
0x$
0y$
0z$
0{$
0|$
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
0L%
1M%
1N%
0O%
0P%
0Q%
0R%
0S%
1T%
1U%
0V%
1`%
1i%
1j%
1k%
1l%
0m%
0o
0p
0q
1r
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0c!
0d!
0e!
1f!
1g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
1|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
0!
0"
0#
1$
1%
0&
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
04
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
1A
0B
0C
1E
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
1a
0b
0c
0d
0e
0f
0g
1h
0i
0j
0k
0l
0m
0n
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
1,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
$end
#10000
03
0r
0I!
0W!
0($
0h"
#20000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
1)%
1(%
0a%
0b%
0_%
0@$
1*$
0B$
0I$
1J$
1Z$
0h$
0n$
0q$
1u$
0v$
1R%
1S%
0M%
1L%
1m%
1A#
1v$
1+$
0A$
1C$
1M$
1T$
1]$
1b$
1g$
1o$
1t$
1i$
1|$
1q$
0l%
1+"
02%
00%
01%
03%
04%
05%
07%
09%
0;%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
1,$
1H$
0P$
1Q$
0W$
1X$
0^$
1_$
0c$
1d$
0j$
0q$
0v$
1k$
0p$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
10#
1q$
0u$
0k$
0d$
0_$
0X$
0Q$
1j!
1v$
1/!
#30000
03
0r
0I!
0W!
0($
0h"
#40000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
1&%
0'%
1r$
1w$
0=%
0?%
1_%
0^%
0+$
1-$
02$
1@$
0*$
1B$
1D$
1I$
0J$
0Z$
1h$
1n$
1s$
1x$
0<%
0>%
0R%
0S%
1M%
0`%
0L%
0m%
1O%
1l%
0A#
1B#
1+$
0-$
1.$
0,$
1A$
0C$
0H$
1P$
0M$
1Q$
0T$
1X$
0]$
0b$
0g$
1F$
1y$
1_$
1d$
0s$
0v$
0x$
0i$
0|$
0k%
0l%
0+"
1*"
0.$
12%
1<%
1>%
0:%
13%
14%
15%
17%
19%
1;%
02
11
11#
06#
08#
0w#
1<#
0w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
19#
1=#
1t#
1x#
1,$
1/$
0Q$
1W$
1k%
1H$
0P$
0o$
0t$
1k$
1i!
0d!
0""
0^"
1|!
0w!
0v!
0u!
0t!
0s!
0r!
1q!
1p!
1!"
1{!
1V"
1]"
0/$
0X$
1^$
10%
11%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
0%!
0$!
0#!
0"!
1!!
1~
1?!
00#
0~"
0}"
1+#
1Q$
0W$
0_$
1c$
0j!
0p!
0q!
1o!
1X$
0^$
14!
0/!
0!!
0~
0d$
1j$
1_$
0c$
0k$
1p$
1d$
0j$
0q$
1u$
1k$
0p$
1v$
1q$
0u$
0v$
#50000
03
0r
0I!
0W!
0($
0h"
#60000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
1/%
1.%
1-%
1,%
1+%
1*%
0(%
1a%
0c%
0d%
0e%
0f%
0g%
0h%
0_%
0@$
1*$
0B$
0I$
1J$
1Z$
0h$
0n$
0H$
1P$
0Q$
1W$
0X$
1^$
0_$
1c$
0d$
1j$
0k$
1p$
1v$
1R%
1S%
0M%
1L%
1m%
1A#
0q$
1u$
1k$
1d$
1_$
1X$
1Q$
0+$
1-$
0A$
1C$
1H$
1M$
1T$
1]$
1b$
1g$
1o$
1t$
1s$
1x$
1i$
1|$
1q$
1l%
1+"
1.$
0v$
02%
0<%
0>%
00%
01%
03%
04%
05%
07%
09%
0;%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
0,$
0k%
0H$
0Q$
0X$
0_$
0d$
0q$
1v$
0k$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
1/$
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
10#
1j!
1/!
#70000
03
0r
0I!
0W!
0($
0h"
#80000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
0&%
1%%
0'%
1K$
1R$
1Y$
1`$
1e$
1l$
0w$
1=%
0A%
0C%
0E%
0G%
0I%
0K%
1_%
0]%
1^%
1+$
0-$
0.$
10$
1@$
0*$
1B$
0D$
1I$
0J$
1N$
0Z$
1h$
1n$
1\$
1a$
1f$
0x$
1<%
0B%
0D%
0F%
0R%
0S%
1M%
0U%
1`%
0L%
0m%
1k%
0l%
0A#
1C#
0B#
0+$
11$
1.$
00$
1,$
0/$
1A$
0C$
0M$
1Q$
1X$
0g$
0F$
0y$
1O$
1z$
0\$
1_$
0a$
1d$
0f$
0s$
0v$
0i$
0|$
0t$
0k%
1l%
0+"
1)"
0*"
01$
10%
12%
1>%
1B%
1D%
1F%
08%
1:%
13%
19%
1;%
02
01
10
11#
06#
08#
0w#
1<#
0w"
0x"
1y"
1z"
1{"
0|"
1}"
0~"
19#
1=#
1t#
1x#
0,$
1/$
1H$
0Q$
0T$
0]$
0b$
0o$
1k$
1i!
0d!
0""
0^"
1|!
0w!
0v!
1u!
1t!
1s!
0r!
1q!
0p!
1!"
1{!
1V"
1]"
11%
14%
15%
17%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
1%!
1$!
1#!
0"!
1!!
0~
1?!
00#
0}"
0{"
0z"
0y"
1,#
0+#
0j!
0q!
0s!
0t!
0u!
1n!
0o!
04!
13!
0/!
0%!
0$!
0#!
0!!
#90000
03
0r
0I!
0W!
0($
0h"
#100000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
0.%
0)%
1b%
1g%
0_%
0@$
1*$
0B$
0I$
1J$
1L$
1S$
1Z$
0h$
1m$
0n$
1Q$
0W$
1q$
0u$
1R%
0@%
1S%
0M%
0H%
0J%
1L%
1m%
1A#
1v$
0X$
1+$
0A$
0Q$
1W$
1T$
1]$
1b$
1o$
1t$
1C$
1M$
1\$
1a$
1f$
1s$
1i$
1|$
1g$
0q$
1u$
0l%
1+"
03%
02%
0>%
0B%
0D%
0F%
09%
0;%
00%
01%
04%
05%
07%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
1,$
0v$
1X$
0X$
0_$
0d$
1q$
0u$
1v$
0H$
1Q$
0W$
0k$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
10#
1X$
0^$
0v$
1j!
1_$
0c$
1/!
1d$
0j$
1k$
0p$
0q$
#110000
03
0r
0I!
0W!
0($
0h"
#120000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
1&%
0'%
0R$
0r$
1?%
1I%
1_%
0^%
0+$
1-$
1@$
0*$
1B$
1I$
0J$
0L$
0N$
0Z$
0m$
1n$
0S$
0s$
1>%
1H%
0R%
1@%
1M%
1U%
1J%
0L%
0m%
1l%
0A#
1B#
1+$
0-$
0.$
10$
0,$
1A$
1H$
0X$
1^$
0t$
0C$
0O$
0z$
0\$
0_$
1c$
0a$
0d$
1j$
0f$
1v$
0g$
0M$
0o$
1k%
0l%
0+"
1*"
11$
1.$
00$
11%
19%
13%
1B%
1D%
1F%
18%
1;%
10%
02
11
11#
06#
08#
0w#
1<#
0w"
0x"
1y"
1z"
1{"
0|"
0}"
0~"
19#
1=#
1t#
1x#
1,$
0/$
0k$
1p$
1d$
1_$
0k%
0T$
0]$
0b$
0Q$
1W$
01$
1i!
0d!
0""
0^"
1|!
0w!
0v!
1u!
1t!
1s!
0r!
0q!
0p!
1!"
1{!
1V"
1]"
1/$
1q$
14%
15%
17%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
1%!
1$!
1#!
0"!
0!!
0~
1?!
0{"
0z"
0y"
0,#
1X$
0s!
0t!
0u!
0n!
0%!
0$!
0#!
03!
#130000
03
0r
0I!
0W!
0($
0h"
#140000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
0*%
1)%
1(%
0a%
0b%
1c%
0_%
0@$
1*$
0B$
1D$
0I$
1J$
1L$
1N$
1Z$
1m$
0n$
1k$
0p$
0q$
1u$
0v$
1R%
0@%
0M%
0U%
0J%
0`%
1L%
1m%
1A#
1v$
1q$
0u$
0+$
1-$
0A$
1M$
1T$
1]$
1b$
0k$
1p$
1o$
1t$
1F$
1y$
1C$
1O$
1z$
1\$
1a$
1f$
1g$
0q$
1u$
1l%
1+"
0.$
10$
0v$
03%
0B%
0D%
0F%
08%
0;%
0:%
00%
01%
04%
05%
07%
09%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
0,$
1v$
1q$
1k%
0X$
0_$
0d$
0q$
0v$
0H$
1Q$
0W$
1k$
0p$
11$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
0/$
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
1,#
1+#
1q$
0u$
1X$
0^$
1n!
1o!
1_$
0c$
1v$
14!
13!
1d$
0j$
0k$
#150000
03
0r
0I!
0W!
0($
0h"
#160000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
0&%
0%%
1$%
0'%
0l$
1r$
1w$
0=%
0?%
1A%
1_%
0\%
1]%
1^%
1+$
0-$
1.$
00$
01$
13$
1@$
0*$
1B$
1I$
0J$
0L$
0N$
0Z$
1n$
0m$
1s$
1x$
0<%
0>%
1@%
0R%
1M%
1U%
1J%
0L%
0m%
0k%
0l%
0A#
1D#
0C#
0B#
0+$
1>$
11$
03$
0.$
1,$
1/$
1A$
0M$
0X$
1^$
0C$
0O$
0z$
0\$
0_$
1c$
0a$
0d$
1j$
0f$
0s$
0v$
0x$
0g$
1k%
0j%
1l%
0+"
1("
0)"
0*"
0>$
13%
1<%
1>%
1B%
1D%
1F%
18%
1;%
19%
02
01
00
1/
11#
06#
08#
0w#
1<#
0w"
0x"
1y"
1z"
1{"
0|"
1}"
1~"
19#
1=#
1t#
1x#
0,$
1?$
0/$
1k$
1d$
1_$
1j%
0Q$
1W$
0T$
0]$
0b$
0o$
0t$
1i!
0d!
0""
0^"
1|!
0w!
0v!
1u!
1t!
1s!
0r!
1q!
1p!
1!"
1{!
1V"
1]"
0?$
10%
11%
14%
15%
17%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
1%!
1$!
1#!
0"!
1!!
1~
1?!
0~"
0}"
0{"
0z"
0y"
0,#
1X$
0p!
0q!
0s!
0t!
0u!
0n!
0%!
0$!
0#!
0!!
0~
03!
#170000
03
0r
0I!
0W!
0($
0h"
#180000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
0/%
1*%
0(%
1a%
0c%
1h%
0_%
0@$
1*$
0B$
0D$
0I$
1J$
1L$
1U$
1Z$
0n$
1H$
0P$
0k$
1p$
1v$
1R%
0M%
0T%
0J%
1`%
1L%
1m%
1A#
0q$
1u$
1Q$
0W$
1+$
0A$
0H$
1P$
1M$
1T$
1]$
1b$
1g$
1k$
1o$
1t$
0F$
0y$
1C$
1V$
1{$
1\$
1a$
1f$
1s$
1x$
1q$
0l%
1+"
0X$
0v$
0<%
0>%
0B%
0D%
0F%
06%
0;%
1:%
00%
01%
03%
04%
05%
07%
09%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
1,$
0Q$
1W$
1Q$
0W$
0_$
0d$
0k$
0q$
1v$
1H$
0P$
1X$
0^$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
0X$
1^$
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
1-#
0+#
1_$
0c$
0Q$
1X$
0^$
0_$
1c$
1m!
0o!
1_$
0c$
1d$
0j$
04!
12!
0d$
1j$
1k$
0p$
1d$
0j$
0k$
1p$
1k$
0p$
1q$
0u$
0q$
1u$
0v$
1q$
0u$
1v$
0v$
#190000
03
0r
0I!
0W!
0($
0h"
#200000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
1&%
0'%
0K$
1l$
0w$
1=%
0A%
1K%
1_%
0^%
0+$
1-$
1@$
0*$
1B$
1I$
0J$
1N$
0U$
0Z$
1n$
0L$
0x$
1<%
1J%
0R%
1M%
1T%
0U%
0L%
0m%
1l%
0A#
1B#
1+$
0-$
1.$
0,$
1A$
0H$
1P$
0M$
1Q$
0g$
1O$
1z$
0V$
0{$
0\$
0_$
1c$
0a$
0d$
1j$
0f$
0s$
1v$
0C$
0t$
0k%
0l%
0+"
1*"
0.$
10%
1;%
1>%
1B%
1D%
1F%
16%
08%
13%
19%
02
11
11#
06#
08#
0w#
1<#
0w"
0x"
1y"
1z"
1{"
0|"
1}"
0~"
19#
1=#
1t#
1x#
1,$
1/$
0k$
1p$
1d$
0Q$
1W$
1k%
1Q$
0W$
0X$
1^$
0T$
0]$
0b$
0o$
1i!
0d!
0""
0^"
1|!
0w!
0v!
1u!
1t!
1s!
0r!
1q!
0p!
1!"
1{!
1V"
1]"
0/$
1X$
0q$
1u$
11%
14%
15%
17%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
1%!
1$!
1#!
0"!
1!!
0~
1?!
0}"
0{"
0z"
0y"
0-#
1,#
1_$
0X$
0v$
0q!
0s!
0t!
0u!
0m!
1n!
0%!
0$!
0#!
0!!
13!
02!
#210000
03
0r
0I!
0W!
0($
0h"
#220000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
1.%
0-%
0*%
0)%
1b%
1c%
1f%
0g%
0_%
0@$
1*$
0B$
1D$
0I$
1J$
0N$
1U$
1Z$
1m$
0n$
0Q$
1W$
1X$
0^$
1k$
0p$
1q$
0u$
1R%
0@%
0M%
0T%
1U%
0`%
1L%
1m%
1A#
1v$
0q$
0_$
0X$
1^$
0+$
1-$
0A$
1C$
1M$
1Q$
1T$
1]$
1b$
0k$
1p$
1o$
1t$
1F$
1y$
0O$
0z$
1V$
1{$
1\$
1a$
1f$
1s$
1g$
1q$
1l%
1+"
1.$
1_$
03%
0>%
0B%
0D%
0F%
06%
18%
0:%
00%
01%
04%
05%
07%
09%
0;%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
0,$
0q$
1u$
0k%
0_$
0d$
1q$
0u$
0v$
1H$
0P$
0Q$
1X$
0^$
1k$
0p$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
1/$
1v$
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
1-#
0,#
1+#
0q$
1_$
0c$
1Q$
0W$
0v$
1m!
0n!
1o!
0X$
1d$
0j$
14!
03!
12!
0k$
#230000
03
0r
0I!
0W!
0($
0h"
#240000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
0&%
1%%
0'%
1R$
0Y$
0l$
0r$
1?%
1A%
1G%
0I%
1_%
0]%
1^%
1+$
0-$
0.$
10$
1@$
0*$
1B$
1I$
0J$
1N$
0U$
0Z$
1n$
0\$
0m$
0s$
1>%
1@%
1F%
0R%
1M%
1T%
0U%
0L%
0m%
1k%
0l%
0A#
1C#
0B#
0+$
01$
13$
1.$
00$
1,$
0/$
1A$
0C$
0M$
0Q$
1W$
0t$
1O$
1z$
0V$
0{$
0_$
1c$
0a$
0d$
1j$
0f$
1v$
0T$
0g$
0o$
0k%
1l%
0+"
1)"
0*"
11$
03$
1>$
11%
13%
17%
1B%
1D%
16%
08%
10%
19%
1;%
02
01
10
11#
06#
08#
0w#
1<#
0w"
0x"
0y"
1z"
1{"
0|"
0}"
0~"
19#
1=#
1t#
1x#
0,$
1/$
1k$
1d$
1X$
0j%
1Q$
0W$
0]$
0b$
0X$
1^$
0>$
1i!
0d!
0""
0^"
1|!
0w!
0v!
0u!
1t!
1s!
0r!
0q!
0p!
1!"
1{!
1V"
1]"
1?$
1j%
14%
15%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
0%!
1$!
1#!
0"!
0!!
0~
1?!
0{"
0z"
0-#
1,#
1_$
1X$
0^$
0?$
0s!
0t!
0m!
1n!
0_$
0$!
0#!
13!
02!
#250000
03
0r
0I!
0W!
0($
0h"
#260000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
1/%
1-%
0,%
1*%
1(%
0a%
0c%
1e%
0f%
0h%
0_%
0@$
1*$
0B$
0I$
1J$
0N$
1S$
1Z$
1h$
0n$
0H$
1P$
0X$
1^$
1_$
0c$
0k$
1p$
0v$
1R%
0S%
0M%
0H%
1U%
1L%
1m%
1A#
1q$
0d$
0_$
1c$
0Q$
1W$
1+$
0A$
1C$
1H$
1Q$
1T$
1]$
1b$
1g$
1k$
1o$
1t$
0O$
0z$
1M$
1a$
1f$
0i$
0|$
0q$
1u$
0l%
1+"
1X$
1d$
12%
0B%
0D%
09%
18%
00%
01%
03%
04%
05%
07%
0;%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
1,$
1v$
0H$
0X$
1_$
0c$
0d$
1q$
0u$
0v$
0Q$
0k$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
00#
0,#
1v$
1d$
0j$
0j!
0n!
1k$
0p$
03!
0/!
0q$
#270000
03
0r
0I!
0W!
0($
0h"
#280000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
1&%
0'%
1K$
1Y$
0`$
1l$
1w$
0=%
0A%
1E%
0G%
0K%
1_%
0^%
0+$
1-$
1@$
0*$
1B$
0D$
1I$
0J$
0S$
1U$
0Z$
0h$
1n$
1\$
0a$
1x$
0<%
1D%
0F%
0R%
1S%
1M%
0T%
1H%
1`%
0L%
0m%
1l%
0A#
1B#
1+$
0-$
0.$
10$
0,$
1A$
0C$
1Q$
1X$
0g$
0k$
1p$
0o$
0F$
0y$
0M$
1V$
1{$
0\$
0_$
1c$
0d$
1j$
0f$
0v$
0x$
1i$
1|$
0]$
1k%
0l%
0+"
1*"
01$
13$
1.$
00$
15%
02%
1<%
1B%
1F%
06%
19%
1:%
11%
13%
1;%
02
11
11#
06#
08#
0w#
1<#
0w"
0x"
1y"
0z"
1{"
0|"
0}"
1~"
19#
1=#
1t#
1x#
1,$
0/$
1k$
1d$
1q$
0k%
1H$
0X$
0T$
0b$
0t$
0k$
11$
03$
1>$
1i!
0d!
0""
0^"
1|!
0w!
0v!
1u!
0t!
1s!
0r!
0q!
1p!
1!"
1{!
1V"
1]"
1/$
0j%
10%
14%
17%
1.!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
1%!
0$!
1#!
0"!
0!!
1~
1?!
10#
0~"
0{"
0y"
1-#
0+#
0>$
1?$
1j%
1j!
0p!
0s!
0u!
1m!
0o!
04!
12!
1/!
0%!
0#!
0~
0?$
#290000
03
0r
0I!
0W!
0($
0h"
#300000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
1'%
0-%
0*%
1)%
0(%
1a%
0b%
1c%
1f%
0_%
0@$
1*$
0B$
0I$
1J$
1L$
1N$
1S$
0U$
1Z$
1h$
1m$
0n$
1X$
0^$
1k$
0p$
0q$
1u$
1v$
1R%
0@%
0S%
0M%
1T%
0H%
0U%
0J%
1L%
1m%
1A#
0v$
1q$
0u$
1_$
0c$
0+$
1-$
0A$
1T$
0X$
1^$
1]$
1b$
0k$
1p$
1o$
1t$
1C$
1O$
1z$
1M$
0V$
0{$
1\$
1f$
1x$
0i$
0|$
1g$
0q$
1u$
1l%
1+"
0.$
10$
0d$
1v$
03%
12%
0<%
0B%
0F%
16%
09%
08%
0;%
00%
01%
04%
05%
07%
12
01#
16#
18#
1w#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
0,$
0v$
1q$
0_$
1c$
1k%
1_$
0c$
1d$
0j$
0q$
1v$
0H$
0Q$
1X$
0^$
1k$
0p$
01$
13$
0i!
1d!
1""
1^"
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
0/$
0d$
1j$
0.!
1)!
1)
0(
0%
0$
1B
0A
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
00#
0-#
1,#
1>$
1q$
0u$
0_$
0k$
1d$
0j$
1k$
0j%
0j!
0m!
1n!
0k$
0v$
13!
02!
0/!
1?$
#310000
03
0r
0I!
0W!
0($
0h"
#320000
13
1r
0o
1I!
1W!
0T!
0k"
1($
1h"
0&%
0%%
0$%
1#%
0'%
0Y$
0l$
1r$
0w$
1=%
0?%
1A%
1G%
1_%
0[%
1\%
1]%
1^%
1+$
0-$
1.$
00$
11$
03$
12$
0>$
14$
0=$
0E$
1@$
0*$
1B$
1I$
0J$
0L$
0N$
0S$
0Z$
0\$
0m$
1s$
0x$
1<%
0>%
1@%
1F%
1M%
1H%
1U%
1J%
0L%
0m%
1V%
1Q%
1j%
0O%
0k%
0l%
0A#
1E#
0D#
0C#
0B#
0+$
15$
1>$
04$
01$
0.$
1Z$
1[$
0?$
0B$
0I$
1H$
0X$
1^$
0]$
1k$
0q$
1u$
0C$
0O$
0z$
0M$
0f$
0s$
0T$
0g$
0t$
1k%
0j%
0i%
1l%
0+"
1'"
0("
0)"
0*"
05$
10%
13%
17%
1>%
1B%
19%
18%
1;%
15%
1L%
0N%
0M%
02
01
00
0/
1.
06#
08#
0w#
1<#
0w"
0x"
0y"
0z"
1{"
0|"
1}"
0~"
19#
1=#
1t#
1x#
03#
04#
1v$
1_$
1i%
1v#
1C$
1M$
1T$
1]$
1g$
1q$
0u$
1t$
0_$
1c$
1Q$
0v$
0d!
0""
0^"
1|!
0w!
0v!
0u!
0t!
1s!
0r!
1q!
0p!
1!"
1{!
1V"
1]"
0g!
0f!
00%
03%
05%
07%
09%
0;%
1_"
0,!
0+!
0)!
0)
1(
1%
1$
0B
1A
0'!
0&!
0%!
0$!
1#!
0"!
1!!
0~
1?!
0,#
0<#
zw"
zx"
zy"
zz"
z{"
z|"
z}"
z~"
09#
0=#
0t#
0x#
15#
16#
0d$
1j$
1v$
1C
0H$
0Q$
1X$
0^$
1_$
0c$
0k$
0v$
0n!
0|!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
0!"
0{!
0V"
0]"
1e!
1d!
1k$
03!
1*!
1)!
0(
0%
0$
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0?!
0A
1d$
0j$
0_$
0k$
#330000
03
0r
0I!
0W!
0($
0h"
#340000
13
1r
1o
1I!
1W!
1T!
1k"
1($
1h"
0#%
1[%
0>$
1=$
1?$
1A$
1E$
0Z$
0[$
1n$
0R%
1N%
1M%
0V%
0Q%
1j%
0E#
0?$
1B$
1I$
1_$
0d$
1j$
1v$
0'"
0L%
0.
11#
05#
06#
13#
14#
1k$
0v#
0C$
1H$
0M$
1Q$
0T$
0X$
1^$
0]$
0b$
0g$
0k$
1p$
0o$
0t$
1i!
0e!
0d!
1g!
1f!
10%
11%
13%
14%
15%
17%
19%
1;%
0_"
1.!
1,!
1+!
0*!
0)!
1<#
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
19#
1=#
1t#
1x#
0q$
1u$
0_$
1c$
0C
1|!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
1!"
1{!
1V"
1]"
1d$
0v$
1(
1%
1$
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
1?!
1A
#350000
03
0r
0I!
0W!
0($
0h"
#360000
