Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 23:52:42 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_127_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Delay1No34_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.946ns (27.270%)  route 2.523ns (72.730%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 6.009 - 4.000 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.171ns, distribution 1.318ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.155ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=73918, routed)       1.489     2.520    Delay1No34_instance/clk_IBUF_BUFG
    SLICE_X159Y351       FDCE                                         r  Delay1No34_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y351       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.599 r  Delay1No34_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.682     3.281    Delay1No34_instance/Q[7]
    SLICE_X156Y397       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.369 r  Delay1No34_instance/geqOp_carry_i_13__4/O
                         net (fo=1, routed)           0.025     3.394    Sum10_7_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X156Y397       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.557 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.583    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X156Y398       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.598 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.624    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X156Y399       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.676 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.186     3.862    Delay1No35_instance/CO[0]
    SLICE_X156Y401       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.005 r  Delay1No35_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.320     4.325    Delay1No34_instance/Y_reg[23]_0[0]
    SLICE_X157Y400       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.426 r  Delay1No34_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.195     4.621    Delay1No34_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X156Y400       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     4.658 r  Delay1No34_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=33, routed)          0.405     5.063    Delay1No35_instance/shiftVal__5[0]
    SLICE_X154Y395       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     5.153 r  Delay1No35_instance/shiftedFracY_d1[17]_i_3__4/O
                         net (fo=5, routed)           0.390     5.543    Delay1No35_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X157Y397       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     5.668 r  Delay1No35_instance/shiftedFracY_d1[9]_i_1__4/O
                         net (fo=2, routed)           0.210     5.878    Delay1No34_instance/Y_reg[26]_0[3]
    SLICE_X156Y400       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.931 r  Delay1No34_instance/shiftedFracY_d1[25]_i_1__4/O
                         net (fo=1, routed)           0.058     5.989    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY[14]
    SLICE_X156Y400       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=73918, routed)       1.270     6.009    Sum10_7_impl_instance/FPAddSubOp_instance/clk
    SLICE_X156Y400       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.308     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X156Y400       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.307    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.307    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.318    




