// Seed: 557780060
module module_0 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    output tri id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9
);
  wor id_11, id_12, id_13;
  assign id_13 = 1;
  wire id_14;
  assign id_12 = id_1;
  wire id_15;
  wire id_16;
  supply1 id_17 = 1;
  string id_18, id_19 = "";
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  logic id_4
);
  assign id_3 = id_1;
  tri id_6, id_7, id_8;
  assign id_8 = 1;
  initial begin
    this <= id_4;
    id_8 = id_1;
  end
  wire id_9;
  module_0(
      id_8, id_1, id_0, id_1, id_6, id_6, id_7, id_1, id_3, id_2
  );
endmodule
