//
// Generated by LLVM NVPTX Back-End
//

.version 8.7
.target sm_100a
.address_size 64

	// .globl	_attn_fwd_tma_dp        // -- Begin function _attn_fwd_tma_dp
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @_attn_fwd_tma_dp
.visible .entry _attn_fwd_tma_dp(
	.param .f32 _attn_fwd_tma_dp_param_0,
	.param .u64 .ptr .global .align 1 _attn_fwd_tma_dp_param_1,
	.param .u32 _attn_fwd_tma_dp_param_2,
	.param .u32 _attn_fwd_tma_dp_param_3,
	.param .align 64 .b8 _attn_fwd_tma_dp_param_4[128],
	.param .u32 _attn_fwd_tma_dp_param_5,
	.param .u32 _attn_fwd_tma_dp_param_6,
	.param .u64 _attn_fwd_tma_dp_param_7,
	.param .u64 _attn_fwd_tma_dp_param_8,
	.param .align 64 .b8 _attn_fwd_tma_dp_param_9[128],
	.param .u32 _attn_fwd_tma_dp_param_10,
	.param .u32 _attn_fwd_tma_dp_param_11,
	.param .u64 _attn_fwd_tma_dp_param_12,
	.param .u64 _attn_fwd_tma_dp_param_13,
	.param .align 64 .b8 _attn_fwd_tma_dp_param_14[128],
	.param .u32 _attn_fwd_tma_dp_param_15,
	.param .u32 _attn_fwd_tma_dp_param_16,
	.param .u64 _attn_fwd_tma_dp_param_17,
	.param .u64 _attn_fwd_tma_dp_param_18,
	.param .align 64 .b8 _attn_fwd_tma_dp_param_19[128],
	.param .u32 _attn_fwd_tma_dp_param_20,
	.param .u32 _attn_fwd_tma_dp_param_21,
	.param .u64 _attn_fwd_tma_dp_param_22,
	.param .u64 _attn_fwd_tma_dp_param_23,
	.param .u32 _attn_fwd_tma_dp_param_24,
	.param .u64 .ptr .global .align 1 _attn_fwd_tma_dp_param_25
)
.reqntid 512
.maxnreg 128
{
	.reg .pred 	%p<298>;
	.reg .b32 	%r<2261>;
	.reg .b32 	%f<2428>;
	.reg .b64 	%rd<155>;
	.loc	1 441 0                         // 06-fused-attention.py:441:0
$L__func_begin0:
	.loc	1 441 0                         // 06-fused-attention.py:441:0

// %bb.0:
	ld.param.u32 	%r124, [_attn_fwd_tma_dp_param_24];
	mov.b64 	%rd34, _attn_fwd_tma_dp_param_19;
$L__tmp0:
	.loc	1 441 0                         // 06-fused-attention.py:441
	cvta.param.u64 	%rd1, %rd34;
	mov.b64 	%rd35, _attn_fwd_tma_dp_param_14;
	cvta.param.u64 	%rd2, %rd35;
	mov.b64 	%rd36, _attn_fwd_tma_dp_param_4;
	mov.b64 	%rd37, _attn_fwd_tma_dp_param_9;
	cvta.param.u64 	%rd3, %rd37;
	cvta.param.u64 	%rd4, %rd36;
	mov.u32 	%r1, %tid.x;
	shr.u32 	%r2, %r1, 5;
	shfl.sync.idx.b32	%r3, %r2, 0, 31, -1;
	setp.lt.u32 	%p1, %r3, 4;
	@%p1 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_1;
$L__BB0_29:
	.loc	1 0 0                           // 06-fused-attention.py:0:0
	ld.param.u32 	%r123, [_attn_fwd_tma_dp_param_3];
	.loc	1 441 0                         // 06-fused-attention.py:441
	setmaxnreg.inc.sync.aligned.u32 256;
	setp.lt.u32 	%p165, %r1, 32;
	mov.b32 	%r805, global_smem;
	// begin inline asm
	@%p165 tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r805], 512;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	ld.shared.u32 	%r2167, [global_smem];
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p165 tcgen05.relinquish_alloc_permit.cta_group::1.sync.aligned;
	// end inline asm
	.loc	1 452 28                        // 06-fused-attention.py:452:28
	mov.u32 	%r1134, %ctaid.x;
	.loc	1 453 27                        // 06-fused-attention.py:453:27
	mov.u32 	%r67, %ctaid.y;
	.loc	1 454 22                        // 06-fused-attention.py:454:22
	div.s32 	%r1135, %r67, %r123;
	.loc	1 455 21                        // 06-fused-attention.py:455:21
	mul.lo.s32 	%r1136, %r1135, %r123;
	sub.s32 	%r1137, %r67, %r1136;
	.loc	1 457 23                        // 06-fused-attention.py:457:23
	mad.lo.s32 	%r1138, %r1137, %r124, %r1135;
	.loc	1 458 39                        // 06-fused-attention.py:458:39
	shl.b32 	%r1139, %r1134, 8;
	.loc	1 458 29                        // 06-fused-attention.py:458:29
	add.s32 	%r1904, %r1138, %r1139;
	.loc	1 460 47                        // 06-fused-attention.py:460:47
	and.b32  	%r72, %r1, 127;
	.loc	1 475 21                        // 06-fused-attention.py:475:21
	setp.eq.s32 	%p167, %r1, 0;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r805], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.expect_tx.shared.b64 _, [%r805], 32768;
	// end inline asm
	cvta.to.global.u64 	%rd146, %rd4;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	shfl.sync.idx.b32	%r1140, %r2, 0, 31, -1;
	elect.sync 	%r1141|%p229, -1;
	setp.lt.u32 	%p230, %r1, 64;
	and.pred  	%p169, %p230, %p229;
	shl.b32 	%r1142, %r1140, 14;
	add.s32 	%r1143, %r805, %r1142;
	add.s32 	%r807, %r1143, 131072;
	shl.b32 	%r2164, %r1140, 6;
	// begin inline asm
	@%p169 cp.async.bulk.tensor.2d.shared::cluster.global.mbarrier::complete_tx::bytes [%r807], [%rd146, {%r2164, %r1904}], [%r805];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	mov.b32 	%r2260, 0;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r805], %r2260;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r805];
	// end inline asm
	.loc	1 476 36                        // 06-fused-attention.py:476:36
	add.s32 	%r2165, %r1904, 128;
	.loc	1 476 21                        // 06-fused-attention.py:476:21
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r805], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.expect_tx.shared.b64 _, [%r805], 32768;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	elect.sync 	%r1144|%p231, -1;
	and.pred  	%p173, %p230, %p231;
	add.s32 	%r816, %r1143, 163840;
	// begin inline asm
	@%p173 cp.async.bulk.tensor.2d.shared::cluster.global.mbarrier::complete_tx::bytes [%r816], [%rd146, {%r2164, %r2165}], [%r805];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r805], %r2260;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r805];
	// end inline asm
$L__tmp1:
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	shr.u32 	%r77, %r1140, 2;
	shl.b32 	%r1145, %r1140, 21;
	and.b32  	%r1146, %r1145, 6291456;
	shl.b32 	%r1147, %r77, 7;
	add.s32 	%r78, %r1146, %r2167;
	add.s32 	%r2098, %r78, %r1147;
	mov.pred 	%p175, -1;
	// begin inline asm
	@%p175 tcgen05.st.sync.aligned.32x32b.x64.b32 [%r2098], {%r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260};
	// end inline asm
	add.s32 	%r2163, %r2098, 64;
	// begin inline asm
	@%p175 tcgen05.st.sync.aligned.32x32b.x64.b32 [%r2163], {%r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1148, %r2167, 128;
	add.s32 	%r1149, %r1146, %r1148;
	add.s32 	%r1837, %r1149, %r1147;
	// begin inline asm
	@%p175 tcgen05.st.sync.aligned.32x32b.x64.b32 [%r1837], {%r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260};
	// end inline asm
	add.s32 	%r1902, %r1837, 64;
	// begin inline asm
	@%p175 tcgen05.st.sync.aligned.32x32b.x64.b32 [%r1902], {%r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260, %r2260};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r1083, %r805, 202320;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1083], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1084, %r805, 202328;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1084], 2;
	// end inline asm
	add.s32 	%r1085, %r805, 202336;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1085], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1086, %r805, 202344;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1086], 1;
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r1150, %r2167, 256;
	add.s32 	%r1151, %r2167, 384;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1083], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1084], 2;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1089, %r805, 202352;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1089], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1090, %r805, 202360;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1090], 2;
	// end inline asm
	add.s32 	%r1091, %r805, 202368;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1091], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1092, %r805, 202376;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1092], 1;
	// end inline asm
	.loc	1 207 24                        // 06-fused-attention.py:207:24 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1089], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1090], 2;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1095, %r805, 202400;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1095], 1;
	// end inline asm
	add.s32 	%r1096, %r805, 202416;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1096], 1;
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1096], 1;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1098, %r805, 202432;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1098], 1;
	// end inline asm
	add.s32 	%r1099, %r805, 202448;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1099], 1;
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1099], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1098], 1;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1102, %r805, 202464;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1102], 1;
	// end inline asm
	add.s32 	%r1103, %r805, 202480;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1103], 1;
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1102], 1;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1105, %r805, 202496;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1105], 1;
	// end inline asm
	add.s32 	%r1106, %r805, 202512;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1106], 1;
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1106], 1;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1108, %r805, 202528;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1108], 1;
	// end inline asm
	add.s32 	%r1109, %r805, 202544;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1109], 1;
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1109], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1108], 1;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1112, %r805, 202560;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1112], 1;
	// end inline asm
	add.s32 	%r1113, %r805, 202576;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1113], 1;
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1112], 1;
	// end inline asm
	.loc	1 155 31                        // 06-fused-attention.py:155:31 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	shl.b32 	%r1152, %r72, 2;
	add.s32 	%r1153, %r805, %r1152;
	mov.b32 	%r1154, -8388608;
	st.shared.u32 	[%r1153+196608], %r1154;
	add.s32 	%r1115, %r805, 202192;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1115], 1;
	// end inline asm
	add.s32 	%r1116, %r805, 202224;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1116], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1115], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1118, %r805, 202200;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1118], 1;
	// end inline asm
	add.s32 	%r1119, %r805, 202232;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1119], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1119], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1121, %r805, 202208;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1121], 1;
	// end inline asm
	add.s32 	%r1122, %r805, 202240;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1122], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1122], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	st.shared.u32 	[%r1153+198144], %r1154;
	add.s32 	%r1124, %r805, 202256;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1124], 1;
	// end inline asm
	add.s32 	%r1125, %r805, 202288;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1125], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1124], 1;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1127, %r805, 202264;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1127], 1;
	// end inline asm
	add.s32 	%r1128, %r805, 202296;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1128], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1128], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	add.s32 	%r1130, %r805, 202272;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1130], 1;
	// end inline asm
	add.s32 	%r1131, %r805, 202304;
	// begin inline asm
	@%p167 mbarrier.init.shared::cta.b64 [%r1131], 2;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1131], 2;
	// end inline asm
	mov.b32 	%r1155, 50529027;
	mov.b32 	%r1156, 33686018;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	st.shared.v2.u32 	[global_smem+202384], {%r1156, %r1155};
	mov.b32 	%r1157, 67109121;
	st.shared.u32 	[global_smem+202392], %r1157;
	st.shared.u32 	[global_smem+201728], %r1150;
	st.shared.u32 	[global_smem+201736], %r1148;
	st.shared.u32 	[global_smem+201744], %r1151;
	st.shared.u32 	[global_smem+201752], %r2167;
	st.shared.u32 	[global_smem+201760], %r1138;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.dec.sync.aligned.u32 96;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setp.lt.s32 	%p232, %r124, 1;
	@%p232 bra 	$L__BB0_32;
// %bb.30:                              // %.lr.ph857
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	add.s32 	%r83, %r1153, 196608;
	add.s32 	%r84, %r1153, 198144;
	shl.b32 	%r1160, %r77, 6;
	sub.s32 	%r1202, %r1837, %r1160;
	add.s32 	%r1235, %r1202, 32;
	add.s32 	%r1161, %r78, %r1160;
	add.s32 	%r1334, %r1161, 192;
	add.s32 	%r1367, %r1161, 224;
	sub.s32 	%r1475, %r2098, %r1160;
	add.s32 	%r1508, %r1475, 32;
	add.s32 	%r1607, %r1161, 64;
	add.s32 	%r1640, %r1161, 96;
	mov.b32 	%r2255, -1;
	mov.b32 	%r2254, 0;
	mov.b32 	%r2256, %r2254;
	mov.b32 	%r2257, %r2254;
	mov.b32 	%r2258, %r2254;
	mov.b32 	%r2259, %r2254;
$L__BB0_31:                             // %__nv_exp2f.exit784
                                        // =>This Inner Loop Header: Depth=1
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	xor.b32  	%r2260, %r2258, 1;
	.loc	1 155 31                        // 06-fused-attention.py:155:31 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r1708, %r2257, 1;
	setp.eq.s32 	%p247, %r1708, 3;
	selp.b32 	%r1709, 1, 0, %p247;
	xor.b32  	%r2256, %r2256, %r1709;
	selp.b32 	%r2257, 1, %r1708, %p247;
	shl.b32 	%r1710, %r2257, 3;
	add.s32 	%r1162, %r1115, %r1710;
	add.s32 	%r1164, %r1116, %r1710;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1162], %r2256;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	shl.b32 	%r1714, %r2257, 9;
	add.s32 	%r1715, %r83, %r1714;
	ld.shared.f32 	%f1320, [%r1715];
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1164], 1;
	// end inline asm
	add.s32 	%r1716, %r2255, 1;
	setp.eq.s32 	%p248, %r1716, 3;
	selp.b32 	%r1717, 1, 0, %p248;
	xor.b32  	%r2254, %r2254, %r1717;
	selp.b32 	%r2255, 1, %r1716, %p248;
	shl.b32 	%r1718, %r2255, 3;
	add.s32 	%r1165, %r1115, %r1718;
	add.s32 	%r1167, %r1116, %r1718;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1165], %r2254;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	shl.b32 	%r1719, %r2255, 9;
	add.s32 	%r1720, %r83, %r1719;
	ld.shared.f32 	%f1321, [%r1720];
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1167], 1;
	// end inline asm
	.loc	1 159 31                        // 06-fused-attention.py:159:31 @[ 06-fused-attention.py:484:44 ]
	sub.f32 	%f1322, %f1321, %f1320;
	.loc	1 159 25                        // 06-fused-attention.py:159:25 @[ 06-fused-attention.py:484:44 ]
	ex2.approx.ftz.f32 	%f1323, %f1322;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1099], %r2258;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1170, %r1171, %r1172, %r1173, %r1174, %r1175, %r1176, %r1177, %r1178, %r1179, %r1180, %r1181, %r1182, %r1183, %r1184, %r1185, %r1186, %r1187, %r1188, %r1189, %r1190, %r1191, %r1192, %r1193, %r1194, %r1195, %r1196, %r1197, %r1198, %r1199, %r1200, %r1201}, [%r1202];
	// end inline asm
	mov.b32 	%f1324, %r1170;
	mov.b32 	%f1325, %r1171;
	mov.b32 	%f1326, %r1172;
	mov.b32 	%f1327, %r1173;
	mov.b32 	%f1328, %r1174;
	mov.b32 	%f1329, %r1175;
	mov.b32 	%f1330, %r1176;
	mov.b32 	%f1331, %r1177;
	mov.b32 	%f1332, %r1178;
	mov.b32 	%f1333, %r1179;
	mov.b32 	%f1334, %r1180;
	mov.b32 	%f1335, %r1181;
	mov.b32 	%f1336, %r1182;
	mov.b32 	%f1337, %r1183;
	mov.b32 	%f1338, %r1184;
	mov.b32 	%f1339, %r1185;
	mov.b32 	%f1340, %r1186;
	mov.b32 	%f1341, %r1187;
	mov.b32 	%f1342, %r1188;
	mov.b32 	%f1343, %r1189;
	mov.b32 	%f1344, %r1190;
	mov.b32 	%f1345, %r1191;
	mov.b32 	%f1346, %r1192;
	mov.b32 	%f1347, %r1193;
	mov.b32 	%f1348, %r1194;
	mov.b32 	%f1349, %r1195;
	mov.b32 	%f1350, %r1196;
	mov.b32 	%f1351, %r1197;
	mov.b32 	%f1352, %r1198;
	mov.b32 	%f1353, %r1199;
	mov.b32 	%f1354, %r1200;
	mov.b32 	%f1355, %r1201;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1203, %r1204, %r1205, %r1206, %r1207, %r1208, %r1209, %r1210, %r1211, %r1212, %r1213, %r1214, %r1215, %r1216, %r1217, %r1218, %r1219, %r1220, %r1221, %r1222, %r1223, %r1224, %r1225, %r1226, %r1227, %r1228, %r1229, %r1230, %r1231, %r1232, %r1233, %r1234}, [%r1235];
	// end inline asm
	mov.b32 	%f1356, %r1203;
	mov.b32 	%f1357, %r1204;
	mov.b32 	%f1358, %r1205;
	mov.b32 	%f1359, %r1206;
	mov.b32 	%f1360, %r1207;
	mov.b32 	%f1361, %r1208;
	mov.b32 	%f1362, %r1209;
	mov.b32 	%f1363, %r1210;
	mov.b32 	%f1364, %r1211;
	mov.b32 	%f1365, %r1212;
	mov.b32 	%f1366, %r1213;
	mov.b32 	%f1367, %r1214;
	mov.b32 	%f1368, %r1215;
	mov.b32 	%f1369, %r1216;
	mov.b32 	%f1370, %r1217;
	mov.b32 	%f1371, %r1218;
	mov.b32 	%f1372, %r1219;
	mov.b32 	%f1373, %r1220;
	mov.b32 	%f1374, %r1221;
	mov.b32 	%f1375, %r1222;
	mov.b32 	%f1376, %r1223;
	mov.b32 	%f1377, %r1224;
	mov.b32 	%f1378, %r1225;
	mov.b32 	%f1379, %r1226;
	mov.b32 	%f1380, %r1227;
	mov.b32 	%f1381, %r1228;
	mov.b32 	%f1382, %r1229;
	mov.b32 	%f1383, %r1230;
	mov.b32 	%f1384, %r1231;
	mov.b32 	%f1385, %r1232;
	mov.b32 	%f1386, %r1233;
	mov.b32 	%f1387, %r1234;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
	.loc	1 167 18                        // 06-fused-attention.py:167:18 @[ 06-fused-attention.py:484:44 ]
	mul.f32 	%f1388, %f1323, %f1324;
	mul.f32 	%f1389, %f1323, %f1325;
	mul.f32 	%f1390, %f1323, %f1326;
	mul.f32 	%f1391, %f1323, %f1327;
	mul.f32 	%f1392, %f1323, %f1328;
	mul.f32 	%f1393, %f1323, %f1329;
	mul.f32 	%f1394, %f1323, %f1330;
	mul.f32 	%f1395, %f1323, %f1331;
	mul.f32 	%f1396, %f1323, %f1332;
	mul.f32 	%f1397, %f1323, %f1333;
	mul.f32 	%f1398, %f1323, %f1334;
	mul.f32 	%f1399, %f1323, %f1335;
	mul.f32 	%f1400, %f1323, %f1336;
	mul.f32 	%f1401, %f1323, %f1337;
	mul.f32 	%f1402, %f1323, %f1338;
	mul.f32 	%f1403, %f1323, %f1339;
	mul.f32 	%f1404, %f1323, %f1340;
	mul.f32 	%f1405, %f1323, %f1341;
	mul.f32 	%f1406, %f1323, %f1342;
	mul.f32 	%f1407, %f1323, %f1343;
	mul.f32 	%f1408, %f1323, %f1344;
	mul.f32 	%f1409, %f1323, %f1345;
	mul.f32 	%f1410, %f1323, %f1346;
	mul.f32 	%f1411, %f1323, %f1347;
	mul.f32 	%f1412, %f1323, %f1348;
	mul.f32 	%f1413, %f1323, %f1349;
	mul.f32 	%f1414, %f1323, %f1350;
	mul.f32 	%f1415, %f1323, %f1351;
	mul.f32 	%f1416, %f1323, %f1352;
	mul.f32 	%f1417, %f1323, %f1353;
	mul.f32 	%f1418, %f1323, %f1354;
	mul.f32 	%f1419, %f1323, %f1355;
	mul.f32 	%f1420, %f1323, %f1356;
	mul.f32 	%f1421, %f1323, %f1357;
	mul.f32 	%f1422, %f1323, %f1358;
	mul.f32 	%f1423, %f1323, %f1359;
	mul.f32 	%f1424, %f1323, %f1360;
	mul.f32 	%f1425, %f1323, %f1361;
	mul.f32 	%f1426, %f1323, %f1362;
	mul.f32 	%f1427, %f1323, %f1363;
	mul.f32 	%f1428, %f1323, %f1364;
	mul.f32 	%f1429, %f1323, %f1365;
	mul.f32 	%f1430, %f1323, %f1366;
	mul.f32 	%f1431, %f1323, %f1367;
	mul.f32 	%f1432, %f1323, %f1368;
	mul.f32 	%f1433, %f1323, %f1369;
	mul.f32 	%f1434, %f1323, %f1370;
	mul.f32 	%f1435, %f1323, %f1371;
	mul.f32 	%f1436, %f1323, %f1372;
	mul.f32 	%f1437, %f1323, %f1373;
	mul.f32 	%f1438, %f1323, %f1374;
	mul.f32 	%f1439, %f1323, %f1375;
	mul.f32 	%f1440, %f1323, %f1376;
	mul.f32 	%f1441, %f1323, %f1377;
	mul.f32 	%f1442, %f1323, %f1378;
	mul.f32 	%f1443, %f1323, %f1379;
	mul.f32 	%f1444, %f1323, %f1380;
	mul.f32 	%f1445, %f1323, %f1381;
	mul.f32 	%f1446, %f1323, %f1382;
	mul.f32 	%f1447, %f1323, %f1383;
	mul.f32 	%f1448, %f1323, %f1384;
	mul.f32 	%f1449, %f1323, %f1385;
	mul.f32 	%f1450, %f1323, %f1386;
	mul.f32 	%f1451, %f1323, %f1387;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	mov.b32 	%r1237, %f1388;
	mov.b32 	%r1238, %f1389;
	mov.b32 	%r1239, %f1390;
	mov.b32 	%r1240, %f1391;
	mov.b32 	%r1241, %f1392;
	mov.b32 	%r1242, %f1393;
	mov.b32 	%r1243, %f1394;
	mov.b32 	%r1244, %f1395;
	mov.b32 	%r1245, %f1396;
	mov.b32 	%r1246, %f1397;
	mov.b32 	%r1247, %f1398;
	mov.b32 	%r1248, %f1399;
	mov.b32 	%r1249, %f1400;
	mov.b32 	%r1250, %f1401;
	mov.b32 	%r1251, %f1402;
	mov.b32 	%r1252, %f1403;
	mov.b32 	%r1253, %f1404;
	mov.b32 	%r1254, %f1405;
	mov.b32 	%r1255, %f1406;
	mov.b32 	%r1256, %f1407;
	mov.b32 	%r1257, %f1408;
	mov.b32 	%r1258, %f1409;
	mov.b32 	%r1259, %f1410;
	mov.b32 	%r1260, %f1411;
	mov.b32 	%r1261, %f1412;
	mov.b32 	%r1262, %f1413;
	mov.b32 	%r1263, %f1414;
	mov.b32 	%r1264, %f1415;
	mov.b32 	%r1265, %f1416;
	mov.b32 	%r1266, %f1417;
	mov.b32 	%r1267, %f1418;
	mov.b32 	%r1268, %f1419;
	mov.pred 	%p235, -1;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1202], {%r1237, %r1238, %r1239, %r1240, %r1241, %r1242, %r1243, %r1244, %r1245, %r1246, %r1247, %r1248, %r1249, %r1250, %r1251, %r1252, %r1253, %r1254, %r1255, %r1256, %r1257, %r1258, %r1259, %r1260, %r1261, %r1262, %r1263, %r1264, %r1265, %r1266, %r1267, %r1268};
	// end inline asm
	mov.b32 	%r1270, %f1420;
	mov.b32 	%r1271, %f1421;
	mov.b32 	%r1272, %f1422;
	mov.b32 	%r1273, %f1423;
	mov.b32 	%r1274, %f1424;
	mov.b32 	%r1275, %f1425;
	mov.b32 	%r1276, %f1426;
	mov.b32 	%r1277, %f1427;
	mov.b32 	%r1278, %f1428;
	mov.b32 	%r1279, %f1429;
	mov.b32 	%r1280, %f1430;
	mov.b32 	%r1281, %f1431;
	mov.b32 	%r1282, %f1432;
	mov.b32 	%r1283, %f1433;
	mov.b32 	%r1284, %f1434;
	mov.b32 	%r1285, %f1435;
	mov.b32 	%r1286, %f1436;
	mov.b32 	%r1287, %f1437;
	mov.b32 	%r1288, %f1438;
	mov.b32 	%r1289, %f1439;
	mov.b32 	%r1290, %f1440;
	mov.b32 	%r1291, %f1441;
	mov.b32 	%r1292, %f1442;
	mov.b32 	%r1293, %f1443;
	mov.b32 	%r1294, %f1444;
	mov.b32 	%r1295, %f1445;
	mov.b32 	%r1296, %f1446;
	mov.b32 	%r1297, %f1447;
	mov.b32 	%r1298, %f1448;
	mov.b32 	%r1299, %f1449;
	mov.b32 	%r1300, %f1450;
	mov.b32 	%r1301, %f1451;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1235], {%r1270, %r1271, %r1272, %r1273, %r1274, %r1275, %r1276, %r1277, %r1278, %r1279, %r1280, %r1281, %r1282, %r1283, %r1284, %r1285, %r1286, %r1287, %r1288, %r1289, %r1290, %r1291, %r1292, %r1293, %r1294, %r1295, %r1296, %r1297, %r1298, %r1299, %r1300, %r1301};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1302, %r1303, %r1304, %r1305, %r1306, %r1307, %r1308, %r1309, %r1310, %r1311, %r1312, %r1313, %r1314, %r1315, %r1316, %r1317, %r1318, %r1319, %r1320, %r1321, %r1322, %r1323, %r1324, %r1325, %r1326, %r1327, %r1328, %r1329, %r1330, %r1331, %r1332, %r1333}, [%r1334];
	// end inline asm
	mov.b32 	%f1452, %r1302;
	mov.b32 	%f1453, %r1303;
	mov.b32 	%f1454, %r1304;
	mov.b32 	%f1455, %r1305;
	mov.b32 	%f1456, %r1306;
	mov.b32 	%f1457, %r1307;
	mov.b32 	%f1458, %r1308;
	mov.b32 	%f1459, %r1309;
	mov.b32 	%f1460, %r1310;
	mov.b32 	%f1461, %r1311;
	mov.b32 	%f1462, %r1312;
	mov.b32 	%f1463, %r1313;
	mov.b32 	%f1464, %r1314;
	mov.b32 	%f1465, %r1315;
	mov.b32 	%f1466, %r1316;
	mov.b32 	%f1467, %r1317;
	mov.b32 	%f1468, %r1318;
	mov.b32 	%f1469, %r1319;
	mov.b32 	%f1470, %r1320;
	mov.b32 	%f1471, %r1321;
	mov.b32 	%f1472, %r1322;
	mov.b32 	%f1473, %r1323;
	mov.b32 	%f1474, %r1324;
	mov.b32 	%f1475, %r1325;
	mov.b32 	%f1476, %r1326;
	mov.b32 	%f1477, %r1327;
	mov.b32 	%f1478, %r1328;
	mov.b32 	%f1479, %r1329;
	mov.b32 	%f1480, %r1330;
	mov.b32 	%f1481, %r1331;
	mov.b32 	%f1482, %r1332;
	mov.b32 	%f1483, %r1333;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1335, %r1336, %r1337, %r1338, %r1339, %r1340, %r1341, %r1342, %r1343, %r1344, %r1345, %r1346, %r1347, %r1348, %r1349, %r1350, %r1351, %r1352, %r1353, %r1354, %r1355, %r1356, %r1357, %r1358, %r1359, %r1360, %r1361, %r1362, %r1363, %r1364, %r1365, %r1366}, [%r1367];
	// end inline asm
	mov.b32 	%f1484, %r1335;
	mov.b32 	%f1485, %r1336;
	mov.b32 	%f1486, %r1337;
	mov.b32 	%f1487, %r1338;
	mov.b32 	%f1488, %r1339;
	mov.b32 	%f1489, %r1340;
	mov.b32 	%f1490, %r1341;
	mov.b32 	%f1491, %r1342;
	mov.b32 	%f1492, %r1343;
	mov.b32 	%f1493, %r1344;
	mov.b32 	%f1494, %r1345;
	mov.b32 	%f1495, %r1346;
	mov.b32 	%f1496, %r1347;
	mov.b32 	%f1497, %r1348;
	mov.b32 	%f1498, %r1349;
	mov.b32 	%f1499, %r1350;
	mov.b32 	%f1500, %r1351;
	mov.b32 	%f1501, %r1352;
	mov.b32 	%f1502, %r1353;
	mov.b32 	%f1503, %r1354;
	mov.b32 	%f1504, %r1355;
	mov.b32 	%f1505, %r1356;
	mov.b32 	%f1506, %r1357;
	mov.b32 	%f1507, %r1358;
	mov.b32 	%f1508, %r1359;
	mov.b32 	%f1509, %r1360;
	mov.b32 	%f1510, %r1361;
	mov.b32 	%f1511, %r1362;
	mov.b32 	%f1512, %r1363;
	mov.b32 	%f1513, %r1364;
	mov.b32 	%f1514, %r1365;
	mov.b32 	%f1515, %r1366;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
	.loc	1 168 18                        // 06-fused-attention.py:168:18 @[ 06-fused-attention.py:484:44 ]
	mul.f32 	%f1516, %f1323, %f1452;
	mul.f32 	%f1517, %f1323, %f1453;
	mul.f32 	%f1518, %f1323, %f1454;
	mul.f32 	%f1519, %f1323, %f1455;
	mul.f32 	%f1520, %f1323, %f1456;
	mul.f32 	%f1521, %f1323, %f1457;
	mul.f32 	%f1522, %f1323, %f1458;
	mul.f32 	%f1523, %f1323, %f1459;
	mul.f32 	%f1524, %f1323, %f1460;
	mul.f32 	%f1525, %f1323, %f1461;
	mul.f32 	%f1526, %f1323, %f1462;
	mul.f32 	%f1527, %f1323, %f1463;
	mul.f32 	%f1528, %f1323, %f1464;
	mul.f32 	%f1529, %f1323, %f1465;
	mul.f32 	%f1530, %f1323, %f1466;
	mul.f32 	%f1531, %f1323, %f1467;
	mul.f32 	%f1532, %f1323, %f1468;
	mul.f32 	%f1533, %f1323, %f1469;
	mul.f32 	%f1534, %f1323, %f1470;
	mul.f32 	%f1535, %f1323, %f1471;
	mul.f32 	%f1536, %f1323, %f1472;
	mul.f32 	%f1537, %f1323, %f1473;
	mul.f32 	%f1538, %f1323, %f1474;
	mul.f32 	%f1539, %f1323, %f1475;
	mul.f32 	%f1540, %f1323, %f1476;
	mul.f32 	%f1541, %f1323, %f1477;
	mul.f32 	%f1542, %f1323, %f1478;
	mul.f32 	%f1543, %f1323, %f1479;
	mul.f32 	%f1544, %f1323, %f1480;
	mul.f32 	%f1545, %f1323, %f1481;
	mul.f32 	%f1546, %f1323, %f1482;
	mul.f32 	%f1547, %f1323, %f1483;
	mul.f32 	%f1548, %f1323, %f1484;
	mul.f32 	%f1549, %f1323, %f1485;
	mul.f32 	%f1550, %f1323, %f1486;
	mul.f32 	%f1551, %f1323, %f1487;
	mul.f32 	%f1552, %f1323, %f1488;
	mul.f32 	%f1553, %f1323, %f1489;
	mul.f32 	%f1554, %f1323, %f1490;
	mul.f32 	%f1555, %f1323, %f1491;
	mul.f32 	%f1556, %f1323, %f1492;
	mul.f32 	%f1557, %f1323, %f1493;
	mul.f32 	%f1558, %f1323, %f1494;
	mul.f32 	%f1559, %f1323, %f1495;
	mul.f32 	%f1560, %f1323, %f1496;
	mul.f32 	%f1561, %f1323, %f1497;
	mul.f32 	%f1562, %f1323, %f1498;
	mul.f32 	%f1563, %f1323, %f1499;
	mul.f32 	%f1564, %f1323, %f1500;
	mul.f32 	%f1565, %f1323, %f1501;
	mul.f32 	%f1566, %f1323, %f1502;
	mul.f32 	%f1567, %f1323, %f1503;
	mul.f32 	%f1568, %f1323, %f1504;
	mul.f32 	%f1569, %f1323, %f1505;
	mul.f32 	%f1570, %f1323, %f1506;
	mul.f32 	%f1571, %f1323, %f1507;
	mul.f32 	%f1572, %f1323, %f1508;
	mul.f32 	%f1573, %f1323, %f1509;
	mul.f32 	%f1574, %f1323, %f1510;
	mul.f32 	%f1575, %f1323, %f1511;
	mul.f32 	%f1576, %f1323, %f1512;
	mul.f32 	%f1577, %f1323, %f1513;
	mul.f32 	%f1578, %f1323, %f1514;
	mul.f32 	%f1579, %f1323, %f1515;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	mov.b32 	%r1369, %f1516;
	mov.b32 	%r1370, %f1517;
	mov.b32 	%r1371, %f1518;
	mov.b32 	%r1372, %f1519;
	mov.b32 	%r1373, %f1520;
	mov.b32 	%r1374, %f1521;
	mov.b32 	%r1375, %f1522;
	mov.b32 	%r1376, %f1523;
	mov.b32 	%r1377, %f1524;
	mov.b32 	%r1378, %f1525;
	mov.b32 	%r1379, %f1526;
	mov.b32 	%r1380, %f1527;
	mov.b32 	%r1381, %f1528;
	mov.b32 	%r1382, %f1529;
	mov.b32 	%r1383, %f1530;
	mov.b32 	%r1384, %f1531;
	mov.b32 	%r1385, %f1532;
	mov.b32 	%r1386, %f1533;
	mov.b32 	%r1387, %f1534;
	mov.b32 	%r1388, %f1535;
	mov.b32 	%r1389, %f1536;
	mov.b32 	%r1390, %f1537;
	mov.b32 	%r1391, %f1538;
	mov.b32 	%r1392, %f1539;
	mov.b32 	%r1393, %f1540;
	mov.b32 	%r1394, %f1541;
	mov.b32 	%r1395, %f1542;
	mov.b32 	%r1396, %f1543;
	mov.b32 	%r1397, %f1544;
	mov.b32 	%r1398, %f1545;
	mov.b32 	%r1399, %f1546;
	mov.b32 	%r1400, %f1547;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1334], {%r1369, %r1370, %r1371, %r1372, %r1373, %r1374, %r1375, %r1376, %r1377, %r1378, %r1379, %r1380, %r1381, %r1382, %r1383, %r1384, %r1385, %r1386, %r1387, %r1388, %r1389, %r1390, %r1391, %r1392, %r1393, %r1394, %r1395, %r1396, %r1397, %r1398, %r1399, %r1400};
	// end inline asm
	mov.b32 	%r1402, %f1548;
	mov.b32 	%r1403, %f1549;
	mov.b32 	%r1404, %f1550;
	mov.b32 	%r1405, %f1551;
	mov.b32 	%r1406, %f1552;
	mov.b32 	%r1407, %f1553;
	mov.b32 	%r1408, %f1554;
	mov.b32 	%r1409, %f1555;
	mov.b32 	%r1410, %f1556;
	mov.b32 	%r1411, %f1557;
	mov.b32 	%r1412, %f1558;
	mov.b32 	%r1413, %f1559;
	mov.b32 	%r1414, %f1560;
	mov.b32 	%r1415, %f1561;
	mov.b32 	%r1416, %f1562;
	mov.b32 	%r1417, %f1563;
	mov.b32 	%r1418, %f1564;
	mov.b32 	%r1419, %f1565;
	mov.b32 	%r1420, %f1566;
	mov.b32 	%r1421, %f1567;
	mov.b32 	%r1422, %f1568;
	mov.b32 	%r1423, %f1569;
	mov.b32 	%r1424, %f1570;
	mov.b32 	%r1425, %f1571;
	mov.b32 	%r1426, %f1572;
	mov.b32 	%r1427, %f1573;
	mov.b32 	%r1428, %f1574;
	mov.b32 	%r1429, %f1575;
	mov.b32 	%r1430, %f1576;
	mov.b32 	%r1431, %f1577;
	mov.b32 	%r1432, %f1578;
	mov.b32 	%r1433, %f1579;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1367], {%r1402, %r1403, %r1404, %r1405, %r1406, %r1407, %r1408, %r1409, %r1410, %r1411, %r1412, %r1413, %r1414, %r1415, %r1416, %r1417, %r1418, %r1419, %r1420, %r1421, %r1422, %r1423, %r1424, %r1425, %r1426, %r1427, %r1428, %r1429, %r1430, %r1431, %r1432, %r1433};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1098], 1;
	// end inline asm
	.loc	1 155 31                        // 06-fused-attention.py:155:31 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r1435, %r1124, %r1710;
	add.s32 	%r1437, %r1125, %r1710;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1435], %r2256;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	add.s32 	%r1723, %r84, %r1714;
	ld.shared.f32 	%f1580, [%r1723];
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1437], 1;
	// end inline asm
	add.s32 	%r1438, %r1124, %r1718;
	add.s32 	%r1440, %r1125, %r1718;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1438], %r2254;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	add.s32 	%r1724, %r84, %r1719;
	ld.shared.f32 	%f1581, [%r1724];
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1440], 1;
	// end inline asm
	.loc	1 159 31                        // 06-fused-attention.py:159:31 @[ 06-fused-attention.py:484:44 ]
	sub.f32 	%f1582, %f1581, %f1580;
	.loc	1 159 25                        // 06-fused-attention.py:159:25 @[ 06-fused-attention.py:484:44 ]
	ex2.approx.ftz.f32 	%f1583, %f1582;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1109], %r2258;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1443, %r1444, %r1445, %r1446, %r1447, %r1448, %r1449, %r1450, %r1451, %r1452, %r1453, %r1454, %r1455, %r1456, %r1457, %r1458, %r1459, %r1460, %r1461, %r1462, %r1463, %r1464, %r1465, %r1466, %r1467, %r1468, %r1469, %r1470, %r1471, %r1472, %r1473, %r1474}, [%r1475];
	// end inline asm
	mov.b32 	%f1584, %r1443;
	mov.b32 	%f1585, %r1444;
	mov.b32 	%f1586, %r1445;
	mov.b32 	%f1587, %r1446;
	mov.b32 	%f1588, %r1447;
	mov.b32 	%f1589, %r1448;
	mov.b32 	%f1590, %r1449;
	mov.b32 	%f1591, %r1450;
	mov.b32 	%f1592, %r1451;
	mov.b32 	%f1593, %r1452;
	mov.b32 	%f1594, %r1453;
	mov.b32 	%f1595, %r1454;
	mov.b32 	%f1596, %r1455;
	mov.b32 	%f1597, %r1456;
	mov.b32 	%f1598, %r1457;
	mov.b32 	%f1599, %r1458;
	mov.b32 	%f1600, %r1459;
	mov.b32 	%f1601, %r1460;
	mov.b32 	%f1602, %r1461;
	mov.b32 	%f1603, %r1462;
	mov.b32 	%f1604, %r1463;
	mov.b32 	%f1605, %r1464;
	mov.b32 	%f1606, %r1465;
	mov.b32 	%f1607, %r1466;
	mov.b32 	%f1608, %r1467;
	mov.b32 	%f1609, %r1468;
	mov.b32 	%f1610, %r1469;
	mov.b32 	%f1611, %r1470;
	mov.b32 	%f1612, %r1471;
	mov.b32 	%f1613, %r1472;
	mov.b32 	%f1614, %r1473;
	mov.b32 	%f1615, %r1474;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1476, %r1477, %r1478, %r1479, %r1480, %r1481, %r1482, %r1483, %r1484, %r1485, %r1486, %r1487, %r1488, %r1489, %r1490, %r1491, %r1492, %r1493, %r1494, %r1495, %r1496, %r1497, %r1498, %r1499, %r1500, %r1501, %r1502, %r1503, %r1504, %r1505, %r1506, %r1507}, [%r1508];
	// end inline asm
	mov.b32 	%f1616, %r1476;
	mov.b32 	%f1617, %r1477;
	mov.b32 	%f1618, %r1478;
	mov.b32 	%f1619, %r1479;
	mov.b32 	%f1620, %r1480;
	mov.b32 	%f1621, %r1481;
	mov.b32 	%f1622, %r1482;
	mov.b32 	%f1623, %r1483;
	mov.b32 	%f1624, %r1484;
	mov.b32 	%f1625, %r1485;
	mov.b32 	%f1626, %r1486;
	mov.b32 	%f1627, %r1487;
	mov.b32 	%f1628, %r1488;
	mov.b32 	%f1629, %r1489;
	mov.b32 	%f1630, %r1490;
	mov.b32 	%f1631, %r1491;
	mov.b32 	%f1632, %r1492;
	mov.b32 	%f1633, %r1493;
	mov.b32 	%f1634, %r1494;
	mov.b32 	%f1635, %r1495;
	mov.b32 	%f1636, %r1496;
	mov.b32 	%f1637, %r1497;
	mov.b32 	%f1638, %r1498;
	mov.b32 	%f1639, %r1499;
	mov.b32 	%f1640, %r1500;
	mov.b32 	%f1641, %r1501;
	mov.b32 	%f1642, %r1502;
	mov.b32 	%f1643, %r1503;
	mov.b32 	%f1644, %r1504;
	mov.b32 	%f1645, %r1505;
	mov.b32 	%f1646, %r1506;
	mov.b32 	%f1647, %r1507;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
	.loc	1 167 18                        // 06-fused-attention.py:167:18 @[ 06-fused-attention.py:484:44 ]
	mul.f32 	%f1648, %f1583, %f1584;
	mul.f32 	%f1649, %f1583, %f1585;
	mul.f32 	%f1650, %f1583, %f1586;
	mul.f32 	%f1651, %f1583, %f1587;
	mul.f32 	%f1652, %f1583, %f1588;
	mul.f32 	%f1653, %f1583, %f1589;
	mul.f32 	%f1654, %f1583, %f1590;
	mul.f32 	%f1655, %f1583, %f1591;
	mul.f32 	%f1656, %f1583, %f1592;
	mul.f32 	%f1657, %f1583, %f1593;
	mul.f32 	%f1658, %f1583, %f1594;
	mul.f32 	%f1659, %f1583, %f1595;
	mul.f32 	%f1660, %f1583, %f1596;
	mul.f32 	%f1661, %f1583, %f1597;
	mul.f32 	%f1662, %f1583, %f1598;
	mul.f32 	%f1663, %f1583, %f1599;
	mul.f32 	%f1664, %f1583, %f1600;
	mul.f32 	%f1665, %f1583, %f1601;
	mul.f32 	%f1666, %f1583, %f1602;
	mul.f32 	%f1667, %f1583, %f1603;
	mul.f32 	%f1668, %f1583, %f1604;
	mul.f32 	%f1669, %f1583, %f1605;
	mul.f32 	%f1670, %f1583, %f1606;
	mul.f32 	%f1671, %f1583, %f1607;
	mul.f32 	%f1672, %f1583, %f1608;
	mul.f32 	%f1673, %f1583, %f1609;
	mul.f32 	%f1674, %f1583, %f1610;
	mul.f32 	%f1675, %f1583, %f1611;
	mul.f32 	%f1676, %f1583, %f1612;
	mul.f32 	%f1677, %f1583, %f1613;
	mul.f32 	%f1678, %f1583, %f1614;
	mul.f32 	%f1679, %f1583, %f1615;
	mul.f32 	%f1680, %f1583, %f1616;
	mul.f32 	%f1681, %f1583, %f1617;
	mul.f32 	%f1682, %f1583, %f1618;
	mul.f32 	%f1683, %f1583, %f1619;
	mul.f32 	%f1684, %f1583, %f1620;
	mul.f32 	%f1685, %f1583, %f1621;
	mul.f32 	%f1686, %f1583, %f1622;
	mul.f32 	%f1687, %f1583, %f1623;
	mul.f32 	%f1688, %f1583, %f1624;
	mul.f32 	%f1689, %f1583, %f1625;
	mul.f32 	%f1690, %f1583, %f1626;
	mul.f32 	%f1691, %f1583, %f1627;
	mul.f32 	%f1692, %f1583, %f1628;
	mul.f32 	%f1693, %f1583, %f1629;
	mul.f32 	%f1694, %f1583, %f1630;
	mul.f32 	%f1695, %f1583, %f1631;
	mul.f32 	%f1696, %f1583, %f1632;
	mul.f32 	%f1697, %f1583, %f1633;
	mul.f32 	%f1698, %f1583, %f1634;
	mul.f32 	%f1699, %f1583, %f1635;
	mul.f32 	%f1700, %f1583, %f1636;
	mul.f32 	%f1701, %f1583, %f1637;
	mul.f32 	%f1702, %f1583, %f1638;
	mul.f32 	%f1703, %f1583, %f1639;
	mul.f32 	%f1704, %f1583, %f1640;
	mul.f32 	%f1705, %f1583, %f1641;
	mul.f32 	%f1706, %f1583, %f1642;
	mul.f32 	%f1707, %f1583, %f1643;
	mul.f32 	%f1708, %f1583, %f1644;
	mul.f32 	%f1709, %f1583, %f1645;
	mul.f32 	%f1710, %f1583, %f1646;
	mul.f32 	%f1711, %f1583, %f1647;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	mov.b32 	%r1510, %f1648;
	mov.b32 	%r1511, %f1649;
	mov.b32 	%r1512, %f1650;
	mov.b32 	%r1513, %f1651;
	mov.b32 	%r1514, %f1652;
	mov.b32 	%r1515, %f1653;
	mov.b32 	%r1516, %f1654;
	mov.b32 	%r1517, %f1655;
	mov.b32 	%r1518, %f1656;
	mov.b32 	%r1519, %f1657;
	mov.b32 	%r1520, %f1658;
	mov.b32 	%r1521, %f1659;
	mov.b32 	%r1522, %f1660;
	mov.b32 	%r1523, %f1661;
	mov.b32 	%r1524, %f1662;
	mov.b32 	%r1525, %f1663;
	mov.b32 	%r1526, %f1664;
	mov.b32 	%r1527, %f1665;
	mov.b32 	%r1528, %f1666;
	mov.b32 	%r1529, %f1667;
	mov.b32 	%r1530, %f1668;
	mov.b32 	%r1531, %f1669;
	mov.b32 	%r1532, %f1670;
	mov.b32 	%r1533, %f1671;
	mov.b32 	%r1534, %f1672;
	mov.b32 	%r1535, %f1673;
	mov.b32 	%r1536, %f1674;
	mov.b32 	%r1537, %f1675;
	mov.b32 	%r1538, %f1676;
	mov.b32 	%r1539, %f1677;
	mov.b32 	%r1540, %f1678;
	mov.b32 	%r1541, %f1679;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1475], {%r1510, %r1511, %r1512, %r1513, %r1514, %r1515, %r1516, %r1517, %r1518, %r1519, %r1520, %r1521, %r1522, %r1523, %r1524, %r1525, %r1526, %r1527, %r1528, %r1529, %r1530, %r1531, %r1532, %r1533, %r1534, %r1535, %r1536, %r1537, %r1538, %r1539, %r1540, %r1541};
	// end inline asm
	mov.b32 	%r1543, %f1680;
	mov.b32 	%r1544, %f1681;
	mov.b32 	%r1545, %f1682;
	mov.b32 	%r1546, %f1683;
	mov.b32 	%r1547, %f1684;
	mov.b32 	%r1548, %f1685;
	mov.b32 	%r1549, %f1686;
	mov.b32 	%r1550, %f1687;
	mov.b32 	%r1551, %f1688;
	mov.b32 	%r1552, %f1689;
	mov.b32 	%r1553, %f1690;
	mov.b32 	%r1554, %f1691;
	mov.b32 	%r1555, %f1692;
	mov.b32 	%r1556, %f1693;
	mov.b32 	%r1557, %f1694;
	mov.b32 	%r1558, %f1695;
	mov.b32 	%r1559, %f1696;
	mov.b32 	%r1560, %f1697;
	mov.b32 	%r1561, %f1698;
	mov.b32 	%r1562, %f1699;
	mov.b32 	%r1563, %f1700;
	mov.b32 	%r1564, %f1701;
	mov.b32 	%r1565, %f1702;
	mov.b32 	%r1566, %f1703;
	mov.b32 	%r1567, %f1704;
	mov.b32 	%r1568, %f1705;
	mov.b32 	%r1569, %f1706;
	mov.b32 	%r1570, %f1707;
	mov.b32 	%r1571, %f1708;
	mov.b32 	%r1572, %f1709;
	mov.b32 	%r1573, %f1710;
	mov.b32 	%r1574, %f1711;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1508], {%r1543, %r1544, %r1545, %r1546, %r1547, %r1548, %r1549, %r1550, %r1551, %r1552, %r1553, %r1554, %r1555, %r1556, %r1557, %r1558, %r1559, %r1560, %r1561, %r1562, %r1563, %r1564, %r1565, %r1566, %r1567, %r1568, %r1569, %r1570, %r1571, %r1572, %r1573, %r1574};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1575, %r1576, %r1577, %r1578, %r1579, %r1580, %r1581, %r1582, %r1583, %r1584, %r1585, %r1586, %r1587, %r1588, %r1589, %r1590, %r1591, %r1592, %r1593, %r1594, %r1595, %r1596, %r1597, %r1598, %r1599, %r1600, %r1601, %r1602, %r1603, %r1604, %r1605, %r1606}, [%r1607];
	// end inline asm
	mov.b32 	%f1712, %r1575;
	mov.b32 	%f1713, %r1576;
	mov.b32 	%f1714, %r1577;
	mov.b32 	%f1715, %r1578;
	mov.b32 	%f1716, %r1579;
	mov.b32 	%f1717, %r1580;
	mov.b32 	%f1718, %r1581;
	mov.b32 	%f1719, %r1582;
	mov.b32 	%f1720, %r1583;
	mov.b32 	%f1721, %r1584;
	mov.b32 	%f1722, %r1585;
	mov.b32 	%f1723, %r1586;
	mov.b32 	%f1724, %r1587;
	mov.b32 	%f1725, %r1588;
	mov.b32 	%f1726, %r1589;
	mov.b32 	%f1727, %r1590;
	mov.b32 	%f1728, %r1591;
	mov.b32 	%f1729, %r1592;
	mov.b32 	%f1730, %r1593;
	mov.b32 	%f1731, %r1594;
	mov.b32 	%f1732, %r1595;
	mov.b32 	%f1733, %r1596;
	mov.b32 	%f1734, %r1597;
	mov.b32 	%f1735, %r1598;
	mov.b32 	%f1736, %r1599;
	mov.b32 	%f1737, %r1600;
	mov.b32 	%f1738, %r1601;
	mov.b32 	%f1739, %r1602;
	mov.b32 	%f1740, %r1603;
	mov.b32 	%f1741, %r1604;
	mov.b32 	%f1742, %r1605;
	mov.b32 	%f1743, %r1606;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x32.b32 {%r1608, %r1609, %r1610, %r1611, %r1612, %r1613, %r1614, %r1615, %r1616, %r1617, %r1618, %r1619, %r1620, %r1621, %r1622, %r1623, %r1624, %r1625, %r1626, %r1627, %r1628, %r1629, %r1630, %r1631, %r1632, %r1633, %r1634, %r1635, %r1636, %r1637, %r1638, %r1639}, [%r1640];
	// end inline asm
	mov.b32 	%f1744, %r1608;
	mov.b32 	%f1745, %r1609;
	mov.b32 	%f1746, %r1610;
	mov.b32 	%f1747, %r1611;
	mov.b32 	%f1748, %r1612;
	mov.b32 	%f1749, %r1613;
	mov.b32 	%f1750, %r1614;
	mov.b32 	%f1751, %r1615;
	mov.b32 	%f1752, %r1616;
	mov.b32 	%f1753, %r1617;
	mov.b32 	%f1754, %r1618;
	mov.b32 	%f1755, %r1619;
	mov.b32 	%f1756, %r1620;
	mov.b32 	%f1757, %r1621;
	mov.b32 	%f1758, %r1622;
	mov.b32 	%f1759, %r1623;
	mov.b32 	%f1760, %r1624;
	mov.b32 	%f1761, %r1625;
	mov.b32 	%f1762, %r1626;
	mov.b32 	%f1763, %r1627;
	mov.b32 	%f1764, %r1628;
	mov.b32 	%f1765, %r1629;
	mov.b32 	%f1766, %r1630;
	mov.b32 	%f1767, %r1631;
	mov.b32 	%f1768, %r1632;
	mov.b32 	%f1769, %r1633;
	mov.b32 	%f1770, %r1634;
	mov.b32 	%f1771, %r1635;
	mov.b32 	%f1772, %r1636;
	mov.b32 	%f1773, %r1637;
	mov.b32 	%f1774, %r1638;
	mov.b32 	%f1775, %r1639;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
	.loc	1 168 18                        // 06-fused-attention.py:168:18 @[ 06-fused-attention.py:484:44 ]
	mul.f32 	%f1776, %f1583, %f1712;
	mul.f32 	%f1777, %f1583, %f1713;
	mul.f32 	%f1778, %f1583, %f1714;
	mul.f32 	%f1779, %f1583, %f1715;
	mul.f32 	%f1780, %f1583, %f1716;
	mul.f32 	%f1781, %f1583, %f1717;
	mul.f32 	%f1782, %f1583, %f1718;
	mul.f32 	%f1783, %f1583, %f1719;
	mul.f32 	%f1784, %f1583, %f1720;
	mul.f32 	%f1785, %f1583, %f1721;
	mul.f32 	%f1786, %f1583, %f1722;
	mul.f32 	%f1787, %f1583, %f1723;
	mul.f32 	%f1788, %f1583, %f1724;
	mul.f32 	%f1789, %f1583, %f1725;
	mul.f32 	%f1790, %f1583, %f1726;
	mul.f32 	%f1791, %f1583, %f1727;
	mul.f32 	%f1792, %f1583, %f1728;
	mul.f32 	%f1793, %f1583, %f1729;
	mul.f32 	%f1794, %f1583, %f1730;
	mul.f32 	%f1795, %f1583, %f1731;
	mul.f32 	%f1796, %f1583, %f1732;
	mul.f32 	%f1797, %f1583, %f1733;
	mul.f32 	%f1798, %f1583, %f1734;
	mul.f32 	%f1799, %f1583, %f1735;
	mul.f32 	%f1800, %f1583, %f1736;
	mul.f32 	%f1801, %f1583, %f1737;
	mul.f32 	%f1802, %f1583, %f1738;
	mul.f32 	%f1803, %f1583, %f1739;
	mul.f32 	%f1804, %f1583, %f1740;
	mul.f32 	%f1805, %f1583, %f1741;
	mul.f32 	%f1806, %f1583, %f1742;
	mul.f32 	%f1807, %f1583, %f1743;
	mul.f32 	%f1808, %f1583, %f1744;
	mul.f32 	%f1809, %f1583, %f1745;
	mul.f32 	%f1810, %f1583, %f1746;
	mul.f32 	%f1811, %f1583, %f1747;
	mul.f32 	%f1812, %f1583, %f1748;
	mul.f32 	%f1813, %f1583, %f1749;
	mul.f32 	%f1814, %f1583, %f1750;
	mul.f32 	%f1815, %f1583, %f1751;
	mul.f32 	%f1816, %f1583, %f1752;
	mul.f32 	%f1817, %f1583, %f1753;
	mul.f32 	%f1818, %f1583, %f1754;
	mul.f32 	%f1819, %f1583, %f1755;
	mul.f32 	%f1820, %f1583, %f1756;
	mul.f32 	%f1821, %f1583, %f1757;
	mul.f32 	%f1822, %f1583, %f1758;
	mul.f32 	%f1823, %f1583, %f1759;
	mul.f32 	%f1824, %f1583, %f1760;
	mul.f32 	%f1825, %f1583, %f1761;
	mul.f32 	%f1826, %f1583, %f1762;
	mul.f32 	%f1827, %f1583, %f1763;
	mul.f32 	%f1828, %f1583, %f1764;
	mul.f32 	%f1829, %f1583, %f1765;
	mul.f32 	%f1830, %f1583, %f1766;
	mul.f32 	%f1831, %f1583, %f1767;
	mul.f32 	%f1832, %f1583, %f1768;
	mul.f32 	%f1833, %f1583, %f1769;
	mul.f32 	%f1834, %f1583, %f1770;
	mul.f32 	%f1835, %f1583, %f1771;
	mul.f32 	%f1836, %f1583, %f1772;
	mul.f32 	%f1837, %f1583, %f1773;
	mul.f32 	%f1838, %f1583, %f1774;
	mul.f32 	%f1839, %f1583, %f1775;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	mov.b32 	%r1642, %f1776;
	mov.b32 	%r1643, %f1777;
	mov.b32 	%r1644, %f1778;
	mov.b32 	%r1645, %f1779;
	mov.b32 	%r1646, %f1780;
	mov.b32 	%r1647, %f1781;
	mov.b32 	%r1648, %f1782;
	mov.b32 	%r1649, %f1783;
	mov.b32 	%r1650, %f1784;
	mov.b32 	%r1651, %f1785;
	mov.b32 	%r1652, %f1786;
	mov.b32 	%r1653, %f1787;
	mov.b32 	%r1654, %f1788;
	mov.b32 	%r1655, %f1789;
	mov.b32 	%r1656, %f1790;
	mov.b32 	%r1657, %f1791;
	mov.b32 	%r1658, %f1792;
	mov.b32 	%r1659, %f1793;
	mov.b32 	%r1660, %f1794;
	mov.b32 	%r1661, %f1795;
	mov.b32 	%r1662, %f1796;
	mov.b32 	%r1663, %f1797;
	mov.b32 	%r1664, %f1798;
	mov.b32 	%r1665, %f1799;
	mov.b32 	%r1666, %f1800;
	mov.b32 	%r1667, %f1801;
	mov.b32 	%r1668, %f1802;
	mov.b32 	%r1669, %f1803;
	mov.b32 	%r1670, %f1804;
	mov.b32 	%r1671, %f1805;
	mov.b32 	%r1672, %f1806;
	mov.b32 	%r1673, %f1807;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1607], {%r1642, %r1643, %r1644, %r1645, %r1646, %r1647, %r1648, %r1649, %r1650, %r1651, %r1652, %r1653, %r1654, %r1655, %r1656, %r1657, %r1658, %r1659, %r1660, %r1661, %r1662, %r1663, %r1664, %r1665, %r1666, %r1667, %r1668, %r1669, %r1670, %r1671, %r1672, %r1673};
	// end inline asm
	mov.b32 	%r1675, %f1808;
	mov.b32 	%r1676, %f1809;
	mov.b32 	%r1677, %f1810;
	mov.b32 	%r1678, %f1811;
	mov.b32 	%r1679, %f1812;
	mov.b32 	%r1680, %f1813;
	mov.b32 	%r1681, %f1814;
	mov.b32 	%r1682, %f1815;
	mov.b32 	%r1683, %f1816;
	mov.b32 	%r1684, %f1817;
	mov.b32 	%r1685, %f1818;
	mov.b32 	%r1686, %f1819;
	mov.b32 	%r1687, %f1820;
	mov.b32 	%r1688, %f1821;
	mov.b32 	%r1689, %f1822;
	mov.b32 	%r1690, %f1823;
	mov.b32 	%r1691, %f1824;
	mov.b32 	%r1692, %f1825;
	mov.b32 	%r1693, %f1826;
	mov.b32 	%r1694, %f1827;
	mov.b32 	%r1695, %f1828;
	mov.b32 	%r1696, %f1829;
	mov.b32 	%r1697, %f1830;
	mov.b32 	%r1698, %f1831;
	mov.b32 	%r1699, %f1832;
	mov.b32 	%r1700, %f1833;
	mov.b32 	%r1701, %f1834;
	mov.b32 	%r1702, %f1835;
	mov.b32 	%r1703, %f1836;
	mov.b32 	%r1704, %f1837;
	mov.b32 	%r1705, %f1838;
	mov.b32 	%r1706, %f1839;
	// begin inline asm
	@%p235 tcgen05.st.sync.aligned.32x32b.x32.b32 [%r1640], {%r1675, %r1676, %r1677, %r1678, %r1679, %r1680, %r1681, %r1682, %r1683, %r1684, %r1685, %r1686, %r1687, %r1688, %r1689, %r1690, %r1691, %r1692, %r1693, %r1694, %r1695, %r1696, %r1697, %r1698, %r1699, %r1700, %r1701, %r1702, %r1703, %r1704, %r1705, %r1706};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.arrive.shared::cta.b64 _, [%r1108], 1;
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r2259, %r2259, 128;
	setp.lt.s32 	%p249, %r2259, %r124;
	mov.b32 	%r2258, %r2260;
	@%p249 bra 	$L__BB0_31;
$L__tmp2:
$L__BB0_32:                             // %._crit_edge858
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	ld.param.u64 	%rd33, [_attn_fwd_tma_dp_param_1];
	and.b32  	%r69, %r1, 1;
	and.b32  	%r70, %r1, 2;
	and.b32  	%r71, %r1, 4;
	or.b32  	%r73, %r1139, %r72;
	shl.b32 	%r74, %r1140, 13;
$L__tmp3:
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.inc.sync.aligned.u32 256;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	ld.shared.f32 	%f15, [%r1153+201216];
	ld.shared.f32 	%f17, [%r1153+200192];
	ld.shared.f32 	%f18, [%r1153+199680];
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1115];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1116];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1118];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1119];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1121];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1122];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1124];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1125];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1127];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1128];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1130];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1131];
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1109], %r2260;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1113];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1112];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1109];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1108];
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1106], %r2260;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1106];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1105];
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1099], %r2260;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1103];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1102];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1099];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1098];
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r1096], %r2260;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1096];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1095];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1091];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1092];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1089];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1090];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1085];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1086];
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1083];
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	// begin inline asm
	@%p167 mbarrier.inval.shared::cta.b64 [%r1084];
	// end inline asm
$L__tmp4:
	.loc	1 493 25                        // 06-fused-attention.py:493:25
	setp.lt.f32 	%p282, %f17, 0f00800000;
	mul.f32 	%f1840, %f17, 0f4B000000;
	selp.f32 	%f19, %f1840, %f17, %p282;
	selp.f32 	%f1841, 0fC1B80000, 0f00000000, %p282;
	mov.b32 	%r1768, %f19;
	add.s32 	%r1769, %r1768, -1060439283;
	and.b32  	%r1770, %r1769, -8388608;
	sub.s32 	%r1771, %r1768, %r1770;
	mov.b32 	%f1842, %r1771;
	cvt.rn.f32.s32 	%f1843, %r1770;
	mov.b32 	%f1844, 0f34000000;
	fma.rn.ftz.f32 	%f1845, %f1843, %f1844, %f1841;
	add.f32 	%f1846, %f1842, 0fBF800000;
	mov.b32 	%f1847, 0fBE2C7F30;
	mov.b32 	%f1848, 0f3DC6B27F;
	fma.rn.ftz.f32 	%f1849, %f1848, %f1846, %f1847;
	mov.b32 	%f1850, 0f3E2FCF2A;
	fma.rn.ftz.f32 	%f1851, %f1849, %f1846, %f1850;
	mov.b32 	%f1852, 0fBE374E43;
	fma.rn.ftz.f32 	%f1853, %f1851, %f1846, %f1852;
	mov.b32 	%f1854, 0f3E520BF4;
	fma.rn.ftz.f32 	%f1855, %f1853, %f1846, %f1854;
	mov.b32 	%f1856, 0fBE763C8B;
	fma.rn.ftz.f32 	%f1857, %f1855, %f1846, %f1856;
	mov.b32 	%f1858, 0f3E93BF99;
	fma.rn.ftz.f32 	%f1859, %f1857, %f1846, %f1858;
	mov.b32 	%f1860, 0fBEB8AA49;
	fma.rn.ftz.f32 	%f1861, %f1859, %f1846, %f1860;
	mov.b32 	%f1862, 0f3EF6384A;
	fma.rn.ftz.f32 	%f1863, %f1861, %f1846, %f1862;
	mov.b32 	%f1864, 0fBF38AA3B;
	fma.rn.ftz.f32 	%f1865, %f1863, %f1846, %f1864;
	mul.f32 	%f1866, %f1846, %f1865;
	mul.f32 	%f1867, %f1846, %f1866;
	mov.b32 	%f1868, 0f3FB8AA3B;
	fma.rn.ftz.f32 	%f1869, %f1846, %f1868, %f1867;
	add.f32 	%f2426, %f1845, %f1869;
	setp.lt.u32 	%p283, %r1768, 2139095040;
	mov.b32 	%f1870, 0f7F800000;
	@%p283 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i
	.loc	1 0 25                          // 06-fused-attention.py:0:25
	fma.rn.ftz.f32 	%f2426, %f19, %f1870, %f1870;
$L__BB0_34:                             // %__nv_log2f.exit
	ld.shared.f32 	%f16, [%r1153+200704];
	.loc	1 460 47                        // 06-fused-attention.py:460:47
	setp.eq.s32 	%p286, %r71, 0;
	setp.eq.s32 	%p287, %r70, 0;
	setp.eq.s32 	%p288, %r69, 0;
	.loc	1 493 25                        // 06-fused-attention.py:493:25
	setp.eq.f32 	%p289, %f19, 0f00000000;
	selp.f32 	%f1871, 0fFF800000, %f2426, %p289;
	.loc	1 493 12                        // 06-fused-attention.py:493:12
	add.f32 	%f1872, %f18, %f1871;
	.loc	1 495 27                        // 06-fused-attention.py:495:27
	mul.lo.s32 	%r1906, %r124, %r67;
	.loc	1 495 18                        // 06-fused-attention.py:495:18
	mul.wide.s32 	%rd149, %r1906, 4;
	add.s64 	%rd150, %rd33, %rd149;
	.loc	1 495 35                        // 06-fused-attention.py:495:35
	mul.wide.s32 	%rd151, %r73, 4;
	add.s64 	%rd147, %rd150, %rd151;
	.loc	1 496 22                        // 06-fused-attention.py:496:22
	mov.b32 	%r1772, %f1872;
	// begin inline asm
	st.global.b32 [ %rd147 + 0 ], { %r1772 };
	// end inline asm
$L__tmp5:
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r1773, %r1774, %r1775, %r1776, %r1777, %r1778, %r1779, %r1780, %r1781, %r1782, %r1783, %r1784, %r1785, %r1786, %r1787, %r1788, %r1789, %r1790, %r1791, %r1792, %r1793, %r1794, %r1795, %r1796, %r1797, %r1798, %r1799, %r1800, %r1801, %r1802, %r1803, %r1804, %r1805, %r1806, %r1807, %r1808, %r1809, %r1810, %r1811, %r1812, %r1813, %r1814, %r1815, %r1816, %r1817, %r1818, %r1819, %r1820, %r1821, %r1822, %r1823, %r1824, %r1825, %r1826, %r1827, %r1828, %r1829, %r1830, %r1831, %r1832, %r1833, %r1834, %r1835, %r1836}, [%r1837];
	// end inline asm
	mov.b32 	%f1873, %r1773;
	mov.b32 	%f1874, %r1774;
	mov.b32 	%f1875, %r1775;
	mov.b32 	%f1876, %r1776;
	mov.b32 	%f1877, %r1777;
	mov.b32 	%f1878, %r1778;
	mov.b32 	%f1879, %r1779;
	mov.b32 	%f1880, %r1780;
	mov.b32 	%f1881, %r1781;
	mov.b32 	%f1882, %r1782;
	mov.b32 	%f1883, %r1783;
	mov.b32 	%f1884, %r1784;
	mov.b32 	%f1885, %r1785;
	mov.b32 	%f1886, %r1786;
	mov.b32 	%f1887, %r1787;
	mov.b32 	%f1888, %r1788;
	mov.b32 	%f1889, %r1789;
	mov.b32 	%f1890, %r1790;
	mov.b32 	%f1891, %r1791;
	mov.b32 	%f1892, %r1792;
	mov.b32 	%f1893, %r1793;
	mov.b32 	%f1894, %r1794;
	mov.b32 	%f1895, %r1795;
	mov.b32 	%f1896, %r1796;
	mov.b32 	%f1897, %r1797;
	mov.b32 	%f1898, %r1798;
	mov.b32 	%f1899, %r1799;
	mov.b32 	%f1900, %r1800;
	mov.b32 	%f1901, %r1801;
	mov.b32 	%f1902, %r1802;
	mov.b32 	%f1903, %r1803;
	mov.b32 	%f1904, %r1804;
	mov.b32 	%f1905, %r1805;
	mov.b32 	%f1906, %r1806;
	mov.b32 	%f1907, %r1807;
	mov.b32 	%f1908, %r1808;
	mov.b32 	%f1909, %r1809;
	mov.b32 	%f1910, %r1810;
	mov.b32 	%f1911, %r1811;
	mov.b32 	%f1912, %r1812;
	mov.b32 	%f1913, %r1813;
	mov.b32 	%f1914, %r1814;
	mov.b32 	%f1915, %r1815;
	mov.b32 	%f1916, %r1816;
	mov.b32 	%f1917, %r1817;
	mov.b32 	%f1918, %r1818;
	mov.b32 	%f1919, %r1819;
	mov.b32 	%f1920, %r1820;
	mov.b32 	%f1921, %r1821;
	mov.b32 	%f1922, %r1822;
	mov.b32 	%f1923, %r1823;
	mov.b32 	%f1924, %r1824;
	mov.b32 	%f1925, %r1825;
	mov.b32 	%f1926, %r1826;
	mov.b32 	%f1927, %r1827;
	mov.b32 	%f1928, %r1828;
	mov.b32 	%f1929, %r1829;
	mov.b32 	%f1930, %r1830;
	mov.b32 	%f1931, %r1831;
	mov.b32 	%f1932, %r1832;
	mov.b32 	%f1933, %r1833;
	mov.b32 	%f1934, %r1834;
	mov.b32 	%f1935, %r1835;
	mov.b32 	%f1936, %r1836;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r1838, %r1839, %r1840, %r1841, %r1842, %r1843, %r1844, %r1845, %r1846, %r1847, %r1848, %r1849, %r1850, %r1851, %r1852, %r1853, %r1854, %r1855, %r1856, %r1857, %r1858, %r1859, %r1860, %r1861, %r1862, %r1863, %r1864, %r1865, %r1866, %r1867, %r1868, %r1869, %r1870, %r1871, %r1872, %r1873, %r1874, %r1875, %r1876, %r1877, %r1878, %r1879, %r1880, %r1881, %r1882, %r1883, %r1884, %r1885, %r1886, %r1887, %r1888, %r1889, %r1890, %r1891, %r1892, %r1893, %r1894, %r1895, %r1896, %r1897, %r1898, %r1899, %r1900, %r1901}, [%r1902];
	// end inline asm
	mov.b32 	%f1937, %r1838;
	mov.b32 	%f1938, %r1839;
	mov.b32 	%f1939, %r1840;
	mov.b32 	%f1940, %r1841;
	mov.b32 	%f1941, %r1842;
	mov.b32 	%f1942, %r1843;
	mov.b32 	%f1943, %r1844;
	mov.b32 	%f1944, %r1845;
	mov.b32 	%f1945, %r1846;
	mov.b32 	%f1946, %r1847;
	mov.b32 	%f1947, %r1848;
	mov.b32 	%f1948, %r1849;
	mov.b32 	%f1949, %r1850;
	mov.b32 	%f1950, %r1851;
	mov.b32 	%f1951, %r1852;
	mov.b32 	%f1952, %r1853;
	mov.b32 	%f1953, %r1854;
	mov.b32 	%f1954, %r1855;
	mov.b32 	%f1955, %r1856;
	mov.b32 	%f1956, %r1857;
	mov.b32 	%f1957, %r1858;
	mov.b32 	%f1958, %r1859;
	mov.b32 	%f1959, %r1860;
	mov.b32 	%f1960, %r1861;
	mov.b32 	%f1961, %r1862;
	mov.b32 	%f1962, %r1863;
	mov.b32 	%f1963, %r1864;
	mov.b32 	%f1964, %r1865;
	mov.b32 	%f1965, %r1866;
	mov.b32 	%f1966, %r1867;
	mov.b32 	%f1967, %r1868;
	mov.b32 	%f1968, %r1869;
	mov.b32 	%f1969, %r1870;
	mov.b32 	%f1970, %r1871;
	mov.b32 	%f1971, %r1872;
	mov.b32 	%f1972, %r1873;
	mov.b32 	%f1973, %r1874;
	mov.b32 	%f1974, %r1875;
	mov.b32 	%f1975, %r1876;
	mov.b32 	%f1976, %r1877;
	mov.b32 	%f1977, %r1878;
	mov.b32 	%f1978, %r1879;
	mov.b32 	%f1979, %r1880;
	mov.b32 	%f1980, %r1881;
	mov.b32 	%f1981, %r1882;
	mov.b32 	%f1982, %r1883;
	mov.b32 	%f1983, %r1884;
	mov.b32 	%f1984, %r1885;
	mov.b32 	%f1985, %r1886;
	mov.b32 	%f1986, %r1887;
	mov.b32 	%f1987, %r1888;
	mov.b32 	%f1988, %r1889;
	mov.b32 	%f1989, %r1890;
	mov.b32 	%f1990, %r1891;
	mov.b32 	%f1991, %r1892;
	mov.b32 	%f1992, %r1893;
	mov.b32 	%f1993, %r1894;
	mov.b32 	%f1994, %r1895;
	mov.b32 	%f1995, %r1896;
	mov.b32 	%f1996, %r1897;
	mov.b32 	%f1997, %r1898;
	mov.b32 	%f1998, %r1899;
	mov.b32 	%f1999, %r1900;
	mov.b32 	%f2000, %r1901;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
$L__tmp6:
	.loc	1 494 18                        // 06-fused-attention.py:494:18
	div.full.f32 	%f2001, %f1873, %f17;
	div.full.f32 	%f2002, %f1874, %f17;
	div.full.f32 	%f2003, %f1875, %f17;
	div.full.f32 	%f2004, %f1876, %f17;
	div.full.f32 	%f2005, %f1877, %f17;
	div.full.f32 	%f2006, %f1878, %f17;
	div.full.f32 	%f2007, %f1879, %f17;
	div.full.f32 	%f2008, %f1880, %f17;
	div.full.f32 	%f2009, %f1881, %f17;
	div.full.f32 	%f2010, %f1882, %f17;
	div.full.f32 	%f2011, %f1883, %f17;
	div.full.f32 	%f2012, %f1884, %f17;
	div.full.f32 	%f2013, %f1885, %f17;
	div.full.f32 	%f2014, %f1886, %f17;
	div.full.f32 	%f2015, %f1887, %f17;
	div.full.f32 	%f2016, %f1888, %f17;
	div.full.f32 	%f2017, %f1889, %f17;
	div.full.f32 	%f2018, %f1890, %f17;
	div.full.f32 	%f2019, %f1891, %f17;
	div.full.f32 	%f2020, %f1892, %f17;
	div.full.f32 	%f2021, %f1893, %f17;
	div.full.f32 	%f2022, %f1894, %f17;
	div.full.f32 	%f2023, %f1895, %f17;
	div.full.f32 	%f2024, %f1896, %f17;
	div.full.f32 	%f2025, %f1897, %f17;
	div.full.f32 	%f2026, %f1898, %f17;
	div.full.f32 	%f2027, %f1899, %f17;
	div.full.f32 	%f2028, %f1900, %f17;
	div.full.f32 	%f2029, %f1901, %f17;
	div.full.f32 	%f2030, %f1902, %f17;
	div.full.f32 	%f2031, %f1903, %f17;
	div.full.f32 	%f2032, %f1904, %f17;
	div.full.f32 	%f2033, %f1905, %f17;
	div.full.f32 	%f2034, %f1906, %f17;
	div.full.f32 	%f2035, %f1907, %f17;
	div.full.f32 	%f2036, %f1908, %f17;
	div.full.f32 	%f2037, %f1909, %f17;
	div.full.f32 	%f2038, %f1910, %f17;
	div.full.f32 	%f2039, %f1911, %f17;
	div.full.f32 	%f2040, %f1912, %f17;
	div.full.f32 	%f2041, %f1913, %f17;
	div.full.f32 	%f2042, %f1914, %f17;
	div.full.f32 	%f2043, %f1915, %f17;
	div.full.f32 	%f2044, %f1916, %f17;
	div.full.f32 	%f2045, %f1917, %f17;
	div.full.f32 	%f2046, %f1918, %f17;
	div.full.f32 	%f2047, %f1919, %f17;
	div.full.f32 	%f2048, %f1920, %f17;
	div.full.f32 	%f2049, %f1921, %f17;
	div.full.f32 	%f2050, %f1922, %f17;
	div.full.f32 	%f2051, %f1923, %f17;
	div.full.f32 	%f2052, %f1924, %f17;
	div.full.f32 	%f2053, %f1925, %f17;
	div.full.f32 	%f2054, %f1926, %f17;
	div.full.f32 	%f2055, %f1927, %f17;
	div.full.f32 	%f2056, %f1928, %f17;
	div.full.f32 	%f2057, %f1929, %f17;
	div.full.f32 	%f2058, %f1930, %f17;
	div.full.f32 	%f2059, %f1931, %f17;
	div.full.f32 	%f2060, %f1932, %f17;
	div.full.f32 	%f2061, %f1933, %f17;
	div.full.f32 	%f2062, %f1934, %f17;
	div.full.f32 	%f2063, %f1935, %f17;
	div.full.f32 	%f2064, %f1936, %f17;
	div.full.f32 	%f2065, %f1937, %f17;
	div.full.f32 	%f2066, %f1938, %f17;
	div.full.f32 	%f2067, %f1939, %f17;
	div.full.f32 	%f2068, %f1940, %f17;
	div.full.f32 	%f2069, %f1941, %f17;
	div.full.f32 	%f2070, %f1942, %f17;
	div.full.f32 	%f2071, %f1943, %f17;
	div.full.f32 	%f2072, %f1944, %f17;
	div.full.f32 	%f2073, %f1945, %f17;
	div.full.f32 	%f2074, %f1946, %f17;
	div.full.f32 	%f2075, %f1947, %f17;
	div.full.f32 	%f2076, %f1948, %f17;
	div.full.f32 	%f2077, %f1949, %f17;
	div.full.f32 	%f2078, %f1950, %f17;
	div.full.f32 	%f2079, %f1951, %f17;
	div.full.f32 	%f2080, %f1952, %f17;
	div.full.f32 	%f2081, %f1953, %f17;
	div.full.f32 	%f2082, %f1954, %f17;
	div.full.f32 	%f2083, %f1955, %f17;
	div.full.f32 	%f2084, %f1956, %f17;
	div.full.f32 	%f2085, %f1957, %f17;
	div.full.f32 	%f2086, %f1958, %f17;
	div.full.f32 	%f2087, %f1959, %f17;
	div.full.f32 	%f2088, %f1960, %f17;
	div.full.f32 	%f2089, %f1961, %f17;
	div.full.f32 	%f2090, %f1962, %f17;
	div.full.f32 	%f2091, %f1963, %f17;
	div.full.f32 	%f2092, %f1964, %f17;
	div.full.f32 	%f2093, %f1965, %f17;
	div.full.f32 	%f2094, %f1966, %f17;
	div.full.f32 	%f2095, %f1967, %f17;
	div.full.f32 	%f2096, %f1968, %f17;
	div.full.f32 	%f2097, %f1969, %f17;
	div.full.f32 	%f2098, %f1970, %f17;
	div.full.f32 	%f2099, %f1971, %f17;
	div.full.f32 	%f2100, %f1972, %f17;
	div.full.f32 	%f2101, %f1973, %f17;
	div.full.f32 	%f2102, %f1974, %f17;
	div.full.f32 	%f2103, %f1975, %f17;
	div.full.f32 	%f2104, %f1976, %f17;
	div.full.f32 	%f2105, %f1977, %f17;
	div.full.f32 	%f2106, %f1978, %f17;
	div.full.f32 	%f2107, %f1979, %f17;
	div.full.f32 	%f2108, %f1980, %f17;
	div.full.f32 	%f2109, %f1981, %f17;
	div.full.f32 	%f2110, %f1982, %f17;
	div.full.f32 	%f2111, %f1983, %f17;
	div.full.f32 	%f2112, %f1984, %f17;
	div.full.f32 	%f2113, %f1985, %f17;
	div.full.f32 	%f2114, %f1986, %f17;
	div.full.f32 	%f2115, %f1987, %f17;
	div.full.f32 	%f2116, %f1988, %f17;
	div.full.f32 	%f2117, %f1989, %f17;
	div.full.f32 	%f2118, %f1990, %f17;
	div.full.f32 	%f2119, %f1991, %f17;
	div.full.f32 	%f2120, %f1992, %f17;
	div.full.f32 	%f2121, %f1993, %f17;
	div.full.f32 	%f2122, %f1994, %f17;
	div.full.f32 	%f2123, %f1995, %f17;
	div.full.f32 	%f2124, %f1996, %f17;
	div.full.f32 	%f2125, %f1997, %f17;
	div.full.f32 	%f2126, %f1998, %f17;
	div.full.f32 	%f2127, %f1999, %f17;
	div.full.f32 	%f2128, %f2000, %f17;
	.loc	1 497 43                        // 06-fused-attention.py:497:43
	cvt.rn.f16x2.f32 	%r1907, %f2008, %f2007;
	cvt.rn.f16x2.f32 	%r1908, %f2006, %f2005;
	cvt.rn.f16x2.f32 	%r1909, %f2004, %f2003;
	cvt.rn.f16x2.f32 	%r1910, %f2002, %f2001;
	cvt.rn.f16x2.f32 	%r1911, %f2016, %f2015;
	cvt.rn.f16x2.f32 	%r1912, %f2014, %f2013;
	cvt.rn.f16x2.f32 	%r1913, %f2012, %f2011;
	cvt.rn.f16x2.f32 	%r1914, %f2010, %f2009;
	cvt.rn.f16x2.f32 	%r1915, %f2024, %f2023;
	cvt.rn.f16x2.f32 	%r1916, %f2022, %f2021;
	cvt.rn.f16x2.f32 	%r1917, %f2020, %f2019;
	cvt.rn.f16x2.f32 	%r1918, %f2018, %f2017;
	cvt.rn.f16x2.f32 	%r1919, %f2032, %f2031;
	cvt.rn.f16x2.f32 	%r1920, %f2030, %f2029;
	cvt.rn.f16x2.f32 	%r1921, %f2028, %f2027;
	cvt.rn.f16x2.f32 	%r1922, %f2026, %f2025;
	cvt.rn.f16x2.f32 	%r1923, %f2040, %f2039;
	cvt.rn.f16x2.f32 	%r1924, %f2038, %f2037;
	cvt.rn.f16x2.f32 	%r1925, %f2036, %f2035;
	cvt.rn.f16x2.f32 	%r1926, %f2034, %f2033;
	cvt.rn.f16x2.f32 	%r1927, %f2048, %f2047;
	cvt.rn.f16x2.f32 	%r1928, %f2046, %f2045;
	cvt.rn.f16x2.f32 	%r1929, %f2044, %f2043;
	cvt.rn.f16x2.f32 	%r1930, %f2042, %f2041;
	cvt.rn.f16x2.f32 	%r1931, %f2056, %f2055;
	cvt.rn.f16x2.f32 	%r1932, %f2054, %f2053;
	cvt.rn.f16x2.f32 	%r1933, %f2052, %f2051;
	cvt.rn.f16x2.f32 	%r1934, %f2050, %f2049;
	cvt.rn.f16x2.f32 	%r1935, %f2064, %f2063;
	cvt.rn.f16x2.f32 	%r1936, %f2062, %f2061;
	cvt.rn.f16x2.f32 	%r1937, %f2060, %f2059;
	cvt.rn.f16x2.f32 	%r1938, %f2058, %f2057;
	cvt.rn.f16x2.f32 	%r1939, %f2072, %f2071;
	cvt.rn.f16x2.f32 	%r1940, %f2070, %f2069;
	cvt.rn.f16x2.f32 	%r1941, %f2068, %f2067;
	cvt.rn.f16x2.f32 	%r1942, %f2066, %f2065;
	cvt.rn.f16x2.f32 	%r1943, %f2080, %f2079;
	cvt.rn.f16x2.f32 	%r1944, %f2078, %f2077;
	cvt.rn.f16x2.f32 	%r1945, %f2076, %f2075;
	cvt.rn.f16x2.f32 	%r1946, %f2074, %f2073;
	cvt.rn.f16x2.f32 	%r1947, %f2088, %f2087;
	cvt.rn.f16x2.f32 	%r1948, %f2086, %f2085;
	cvt.rn.f16x2.f32 	%r1949, %f2084, %f2083;
	cvt.rn.f16x2.f32 	%r1950, %f2082, %f2081;
	cvt.rn.f16x2.f32 	%r1951, %f2096, %f2095;
	cvt.rn.f16x2.f32 	%r1952, %f2094, %f2093;
	cvt.rn.f16x2.f32 	%r1953, %f2092, %f2091;
	cvt.rn.f16x2.f32 	%r1954, %f2090, %f2089;
	cvt.rn.f16x2.f32 	%r1955, %f2104, %f2103;
	cvt.rn.f16x2.f32 	%r1956, %f2102, %f2101;
	cvt.rn.f16x2.f32 	%r1957, %f2100, %f2099;
	cvt.rn.f16x2.f32 	%r1958, %f2098, %f2097;
	cvt.rn.f16x2.f32 	%r1959, %f2112, %f2111;
	cvt.rn.f16x2.f32 	%r1960, %f2110, %f2109;
	cvt.rn.f16x2.f32 	%r1961, %f2108, %f2107;
	cvt.rn.f16x2.f32 	%r1962, %f2106, %f2105;
	cvt.rn.f16x2.f32 	%r1963, %f2120, %f2119;
	cvt.rn.f16x2.f32 	%r1964, %f2118, %f2117;
	cvt.rn.f16x2.f32 	%r1965, %f2116, %f2115;
	cvt.rn.f16x2.f32 	%r1966, %f2114, %f2113;
	cvt.rn.f16x2.f32 	%r1967, %f2128, %f2127;
	cvt.rn.f16x2.f32 	%r1968, %f2126, %f2125;
	cvt.rn.f16x2.f32 	%r1969, %f2124, %f2123;
	cvt.rn.f16x2.f32 	%r1970, %f2122, %f2121;
	.loc	1 497 35                        // 06-fused-attention.py:497:35
	selp.b32 	%r1971, 0, 72, %p288;
	selp.b32 	%r1972, 0, 144, %p287;
	or.b32  	%r1973, %r1971, %r1972;
	selp.b32 	%r1974, 0, 288, %p286;
	shl.b32 	%r1975, %r1, 6;
	and.b32  	%r1976, %r1975, 1536;
	or.b32  	%r1977, %r1976, %r1974;
	or.b32  	%r1978, %r1977, %r1973;
	and.b32  	%r1979, %r1975, 6144;
	or.b32  	%r1980, %r1978, %r1979;
	shl.b32 	%r1981, %r1980, 1;
	add.s32 	%r106, %r805, %r1981;
	st.shared.v4.b32 	[%r106], {%r1910, %r1909, %r1908, %r1907};
	xor.b32  	%r1983, %r1980, 8;
	shl.b32 	%r1984, %r1983, 1;
	add.s32 	%r107, %r805, %r1984;
	st.shared.v4.b32 	[%r107], {%r1914, %r1913, %r1912, %r1911};
	or.b32  	%r1985, %r1971, 16;
	xor.b32  	%r1986, %r1985, %r1972;
	shl.b32 	%r1987, %r1, 7;
	and.b32  	%r1988, %r1987, 15360;
	add.s32 	%r1989, %r805, %r1988;
	shl.b32 	%r1990, %r1986, 1;
	add.s32 	%r1991, %r1989, %r1990;
	shl.b32 	%r1992, %r1974, 1;
	add.s32 	%r108, %r1991, %r1992;
	st.shared.v4.b32 	[%r108], {%r1918, %r1917, %r1916, %r1915};
	xor.b32  	%r1993, %r1980, 24;
	shl.b32 	%r1994, %r1993, 1;
	add.s32 	%r109, %r805, %r1994;
	st.shared.v4.b32 	[%r109], {%r1922, %r1921, %r1920, %r1919};
	or.b32  	%r1995, %r1973, 32;
	xor.b32  	%r1996, %r1995, %r1974;
	shl.b32 	%r1997, %r1996, 1;
	add.s32 	%r110, %r1989, %r1997;
	st.shared.v4.b32 	[%r110], {%r1926, %r1925, %r1924, %r1923};
	xor.b32  	%r1998, %r1980, 40;
	shl.b32 	%r1999, %r1998, 1;
	add.s32 	%r111, %r805, %r1999;
	st.shared.v4.b32 	[%r111], {%r1930, %r1929, %r1928, %r1927};
	or.b32  	%r2000, %r1971, 48;
	or.b32  	%r2001, %r1974, %r1972;
	xor.b32  	%r2002, %r2001, %r2000;
	shl.b32 	%r2003, %r2002, 1;
	add.s32 	%r112, %r1989, %r2003;
	st.shared.v4.b32 	[%r112], {%r1934, %r1933, %r1932, %r1931};
	xor.b32  	%r2004, %r1980, 56;
	shl.b32 	%r2005, %r2004, 1;
	add.s32 	%r113, %r805, %r2005;
	st.shared.v4.b32 	[%r113], {%r1938, %r1937, %r1936, %r1935};
	shl.b32 	%r2006, %r1978, 1;
	add.s32 	%r2007, %r805, %r2006;
	shl.b32 	%r2008, %r1979, 1;
	add.s32 	%r114, %r2007, %r2008;
	st.shared.v4.b32 	[%r114+16384], {%r1942, %r1941, %r1940, %r1939};
	xor.b32  	%r2009, %r1980, 8200;
	shl.b32 	%r2010, %r2009, 1;
	add.s32 	%r115, %r805, %r2010;
	st.shared.v4.b32 	[%r115], {%r1946, %r1945, %r1944, %r1943};
	or.b32  	%r2011, %r1971, 8208;
	xor.b32  	%r2012, %r2011, %r1972;
	shl.b32 	%r2013, %r2012, 1;
	add.s32 	%r2014, %r1989, %r2013;
	add.s32 	%r116, %r2014, %r1992;
	st.shared.v4.b32 	[%r116], {%r1950, %r1949, %r1948, %r1947};
	xor.b32  	%r2015, %r1980, 8216;
	shl.b32 	%r2016, %r2015, 1;
	add.s32 	%r117, %r805, %r2016;
	st.shared.v4.b32 	[%r117], {%r1954, %r1953, %r1952, %r1951};
	or.b32  	%r2017, %r1973, 8224;
	xor.b32  	%r2018, %r2017, %r1974;
	shl.b32 	%r2019, %r2018, 1;
	add.s32 	%r118, %r1989, %r2019;
	st.shared.v4.b32 	[%r118], {%r1958, %r1957, %r1956, %r1955};
	xor.b32  	%r2020, %r1980, 8232;
	shl.b32 	%r2021, %r2020, 1;
	add.s32 	%r119, %r805, %r2021;
	st.shared.v4.b32 	[%r119], {%r1962, %r1961, %r1960, %r1959};
	or.b32  	%r2022, %r1971, 8240;
	xor.b32  	%r2023, %r2001, %r2022;
	shl.b32 	%r2024, %r2023, 1;
	add.s32 	%r120, %r1989, %r2024;
	st.shared.v4.b32 	[%r120], {%r1966, %r1965, %r1964, %r1963};
	xor.b32  	%r2025, %r1980, 8248;
	shl.b32 	%r2026, %r2025, 1;
	add.s32 	%r121, %r805, %r2026;
	st.shared.v4.b32 	[%r121], {%r1970, %r1969, %r1968, %r1967};
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	cvta.to.global.u64 	%rd153, %rd1;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	elect.sync 	%r2027|%p290, -1;
	and.pred  	%p284, %p230, %p290;
	shl.b32 	%r2028, %r74, 1;
	add.s32 	%r2166, %r805, %r2028;
	// begin inline asm
	@%p284 cp.async.bulk.tensor.2d.global.shared::cta.bulk_group [%rd153, {%r2164, %r1904}], [%r2166];
	// end inline asm
	cp.async.bulk.commit_group;
	cp.async.bulk.wait_group.read 0;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	.loc	1 499 25                        // 06-fused-attention.py:499:25
	setp.lt.f32 	%p291, %f15, 0f00800000;
	mul.f32 	%f2129, %f15, 0f4B000000;
	selp.f32 	%f23, %f2129, %f15, %p291;
	selp.f32 	%f2130, 0fC1B80000, 0f00000000, %p291;
	mov.b32 	%r2029, %f23;
	add.s32 	%r2030, %r2029, -1060439283;
	and.b32  	%r2031, %r2030, -8388608;
	sub.s32 	%r2032, %r2029, %r2031;
	mov.b32 	%f2131, %r2032;
	cvt.rn.f32.s32 	%f2132, %r2031;
	fma.rn.ftz.f32 	%f2134, %f2132, %f1844, %f2130;
	add.f32 	%f2135, %f2131, 0fBF800000;
	fma.rn.ftz.f32 	%f2138, %f1848, %f2135, %f1847;
	fma.rn.ftz.f32 	%f2140, %f2138, %f2135, %f1850;
	fma.rn.ftz.f32 	%f2142, %f2140, %f2135, %f1852;
	fma.rn.ftz.f32 	%f2144, %f2142, %f2135, %f1854;
	fma.rn.ftz.f32 	%f2146, %f2144, %f2135, %f1856;
	fma.rn.ftz.f32 	%f2148, %f2146, %f2135, %f1858;
	fma.rn.ftz.f32 	%f2150, %f2148, %f2135, %f1860;
	fma.rn.ftz.f32 	%f2152, %f2150, %f2135, %f1862;
	fma.rn.ftz.f32 	%f2154, %f2152, %f2135, %f1864;
	mul.f32 	%f2155, %f2135, %f2154;
	mul.f32 	%f2156, %f2135, %f2155;
	fma.rn.ftz.f32 	%f2158, %f2135, %f1868, %f2156;
	add.f32 	%f2427, %f2134, %f2158;
	setp.lt.u32 	%p292, %r2029, 2139095040;
	@%p292 bra 	$L__BB0_36;
// %bb.35:                              // %__nv_fmaf_rn.exit.i.i816
	.loc	1 0 25                          // 06-fused-attention.py:0:25
	fma.rn.ftz.f32 	%f2427, %f23, %f1870, %f1870;
$L__BB0_36:                             // %__nv_log2f.exit819
	.loc	1 499 25                        // 06-fused-attention.py:499:25
	setp.eq.f32 	%p296, %f23, 0f00000000;
	selp.f32 	%f2160, 0fFF800000, %f2427, %p296;
	.loc	1 499 12                        // 06-fused-attention.py:499:12
	add.f32 	%f2161, %f16, %f2160;
	.loc	1 501 35                        // 06-fused-attention.py:501:35
	add.s64 	%rd152, %rd147, 512;
	.loc	1 502 22                        // 06-fused-attention.py:502:22
	mov.b32 	%r2033, %f2161;
	// begin inline asm
	st.global.b32 [ %rd152 + 0 ], { %r2033 };
	// end inline asm
$L__tmp7:
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r2034, %r2035, %r2036, %r2037, %r2038, %r2039, %r2040, %r2041, %r2042, %r2043, %r2044, %r2045, %r2046, %r2047, %r2048, %r2049, %r2050, %r2051, %r2052, %r2053, %r2054, %r2055, %r2056, %r2057, %r2058, %r2059, %r2060, %r2061, %r2062, %r2063, %r2064, %r2065, %r2066, %r2067, %r2068, %r2069, %r2070, %r2071, %r2072, %r2073, %r2074, %r2075, %r2076, %r2077, %r2078, %r2079, %r2080, %r2081, %r2082, %r2083, %r2084, %r2085, %r2086, %r2087, %r2088, %r2089, %r2090, %r2091, %r2092, %r2093, %r2094, %r2095, %r2096, %r2097}, [%r2098];
	// end inline asm
	mov.b32 	%f2162, %r2034;
	mov.b32 	%f2163, %r2035;
	mov.b32 	%f2164, %r2036;
	mov.b32 	%f2165, %r2037;
	mov.b32 	%f2166, %r2038;
	mov.b32 	%f2167, %r2039;
	mov.b32 	%f2168, %r2040;
	mov.b32 	%f2169, %r2041;
	mov.b32 	%f2170, %r2042;
	mov.b32 	%f2171, %r2043;
	mov.b32 	%f2172, %r2044;
	mov.b32 	%f2173, %r2045;
	mov.b32 	%f2174, %r2046;
	mov.b32 	%f2175, %r2047;
	mov.b32 	%f2176, %r2048;
	mov.b32 	%f2177, %r2049;
	mov.b32 	%f2178, %r2050;
	mov.b32 	%f2179, %r2051;
	mov.b32 	%f2180, %r2052;
	mov.b32 	%f2181, %r2053;
	mov.b32 	%f2182, %r2054;
	mov.b32 	%f2183, %r2055;
	mov.b32 	%f2184, %r2056;
	mov.b32 	%f2185, %r2057;
	mov.b32 	%f2186, %r2058;
	mov.b32 	%f2187, %r2059;
	mov.b32 	%f2188, %r2060;
	mov.b32 	%f2189, %r2061;
	mov.b32 	%f2190, %r2062;
	mov.b32 	%f2191, %r2063;
	mov.b32 	%f2192, %r2064;
	mov.b32 	%f2193, %r2065;
	mov.b32 	%f2194, %r2066;
	mov.b32 	%f2195, %r2067;
	mov.b32 	%f2196, %r2068;
	mov.b32 	%f2197, %r2069;
	mov.b32 	%f2198, %r2070;
	mov.b32 	%f2199, %r2071;
	mov.b32 	%f2200, %r2072;
	mov.b32 	%f2201, %r2073;
	mov.b32 	%f2202, %r2074;
	mov.b32 	%f2203, %r2075;
	mov.b32 	%f2204, %r2076;
	mov.b32 	%f2205, %r2077;
	mov.b32 	%f2206, %r2078;
	mov.b32 	%f2207, %r2079;
	mov.b32 	%f2208, %r2080;
	mov.b32 	%f2209, %r2081;
	mov.b32 	%f2210, %r2082;
	mov.b32 	%f2211, %r2083;
	mov.b32 	%f2212, %r2084;
	mov.b32 	%f2213, %r2085;
	mov.b32 	%f2214, %r2086;
	mov.b32 	%f2215, %r2087;
	mov.b32 	%f2216, %r2088;
	mov.b32 	%f2217, %r2089;
	mov.b32 	%f2218, %r2090;
	mov.b32 	%f2219, %r2091;
	mov.b32 	%f2220, %r2092;
	mov.b32 	%f2221, %r2093;
	mov.b32 	%f2222, %r2094;
	mov.b32 	%f2223, %r2095;
	mov.b32 	%f2224, %r2096;
	mov.b32 	%f2225, %r2097;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r2099, %r2100, %r2101, %r2102, %r2103, %r2104, %r2105, %r2106, %r2107, %r2108, %r2109, %r2110, %r2111, %r2112, %r2113, %r2114, %r2115, %r2116, %r2117, %r2118, %r2119, %r2120, %r2121, %r2122, %r2123, %r2124, %r2125, %r2126, %r2127, %r2128, %r2129, %r2130, %r2131, %r2132, %r2133, %r2134, %r2135, %r2136, %r2137, %r2138, %r2139, %r2140, %r2141, %r2142, %r2143, %r2144, %r2145, %r2146, %r2147, %r2148, %r2149, %r2150, %r2151, %r2152, %r2153, %r2154, %r2155, %r2156, %r2157, %r2158, %r2159, %r2160, %r2161, %r2162}, [%r2163];
	// end inline asm
	mov.b32 	%f2226, %r2099;
	mov.b32 	%f2227, %r2100;
	mov.b32 	%f2228, %r2101;
	mov.b32 	%f2229, %r2102;
	mov.b32 	%f2230, %r2103;
	mov.b32 	%f2231, %r2104;
	mov.b32 	%f2232, %r2105;
	mov.b32 	%f2233, %r2106;
	mov.b32 	%f2234, %r2107;
	mov.b32 	%f2235, %r2108;
	mov.b32 	%f2236, %r2109;
	mov.b32 	%f2237, %r2110;
	mov.b32 	%f2238, %r2111;
	mov.b32 	%f2239, %r2112;
	mov.b32 	%f2240, %r2113;
	mov.b32 	%f2241, %r2114;
	mov.b32 	%f2242, %r2115;
	mov.b32 	%f2243, %r2116;
	mov.b32 	%f2244, %r2117;
	mov.b32 	%f2245, %r2118;
	mov.b32 	%f2246, %r2119;
	mov.b32 	%f2247, %r2120;
	mov.b32 	%f2248, %r2121;
	mov.b32 	%f2249, %r2122;
	mov.b32 	%f2250, %r2123;
	mov.b32 	%f2251, %r2124;
	mov.b32 	%f2252, %r2125;
	mov.b32 	%f2253, %r2126;
	mov.b32 	%f2254, %r2127;
	mov.b32 	%f2255, %r2128;
	mov.b32 	%f2256, %r2129;
	mov.b32 	%f2257, %r2130;
	mov.b32 	%f2258, %r2131;
	mov.b32 	%f2259, %r2132;
	mov.b32 	%f2260, %r2133;
	mov.b32 	%f2261, %r2134;
	mov.b32 	%f2262, %r2135;
	mov.b32 	%f2263, %r2136;
	mov.b32 	%f2264, %r2137;
	mov.b32 	%f2265, %r2138;
	mov.b32 	%f2266, %r2139;
	mov.b32 	%f2267, %r2140;
	mov.b32 	%f2268, %r2141;
	mov.b32 	%f2269, %r2142;
	mov.b32 	%f2270, %r2143;
	mov.b32 	%f2271, %r2144;
	mov.b32 	%f2272, %r2145;
	mov.b32 	%f2273, %r2146;
	mov.b32 	%f2274, %r2147;
	mov.b32 	%f2275, %r2148;
	mov.b32 	%f2276, %r2149;
	mov.b32 	%f2277, %r2150;
	mov.b32 	%f2278, %r2151;
	mov.b32 	%f2279, %r2152;
	mov.b32 	%f2280, %r2153;
	mov.b32 	%f2281, %r2154;
	mov.b32 	%f2282, %r2155;
	mov.b32 	%f2283, %r2156;
	mov.b32 	%f2284, %r2157;
	mov.b32 	%f2285, %r2158;
	mov.b32 	%f2286, %r2159;
	mov.b32 	%f2287, %r2160;
	mov.b32 	%f2288, %r2161;
	mov.b32 	%f2289, %r2162;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
$L__tmp8:
	.loc	1 500 18                        // 06-fused-attention.py:500:18
	div.full.f32 	%f2290, %f2162, %f15;
	div.full.f32 	%f2291, %f2163, %f15;
	div.full.f32 	%f2292, %f2164, %f15;
	div.full.f32 	%f2293, %f2165, %f15;
	div.full.f32 	%f2294, %f2166, %f15;
	div.full.f32 	%f2295, %f2167, %f15;
	div.full.f32 	%f2296, %f2168, %f15;
	div.full.f32 	%f2297, %f2169, %f15;
	div.full.f32 	%f2298, %f2170, %f15;
	div.full.f32 	%f2299, %f2171, %f15;
	div.full.f32 	%f2300, %f2172, %f15;
	div.full.f32 	%f2301, %f2173, %f15;
	div.full.f32 	%f2302, %f2174, %f15;
	div.full.f32 	%f2303, %f2175, %f15;
	div.full.f32 	%f2304, %f2176, %f15;
	div.full.f32 	%f2305, %f2177, %f15;
	div.full.f32 	%f2306, %f2178, %f15;
	div.full.f32 	%f2307, %f2179, %f15;
	div.full.f32 	%f2308, %f2180, %f15;
	div.full.f32 	%f2309, %f2181, %f15;
	div.full.f32 	%f2310, %f2182, %f15;
	div.full.f32 	%f2311, %f2183, %f15;
	div.full.f32 	%f2312, %f2184, %f15;
	div.full.f32 	%f2313, %f2185, %f15;
	div.full.f32 	%f2314, %f2186, %f15;
	div.full.f32 	%f2315, %f2187, %f15;
	div.full.f32 	%f2316, %f2188, %f15;
	div.full.f32 	%f2317, %f2189, %f15;
	div.full.f32 	%f2318, %f2190, %f15;
	div.full.f32 	%f2319, %f2191, %f15;
	div.full.f32 	%f2320, %f2192, %f15;
	div.full.f32 	%f2321, %f2193, %f15;
	div.full.f32 	%f2322, %f2194, %f15;
	div.full.f32 	%f2323, %f2195, %f15;
	div.full.f32 	%f2324, %f2196, %f15;
	div.full.f32 	%f2325, %f2197, %f15;
	div.full.f32 	%f2326, %f2198, %f15;
	div.full.f32 	%f2327, %f2199, %f15;
	div.full.f32 	%f2328, %f2200, %f15;
	div.full.f32 	%f2329, %f2201, %f15;
	div.full.f32 	%f2330, %f2202, %f15;
	div.full.f32 	%f2331, %f2203, %f15;
	div.full.f32 	%f2332, %f2204, %f15;
	div.full.f32 	%f2333, %f2205, %f15;
	div.full.f32 	%f2334, %f2206, %f15;
	div.full.f32 	%f2335, %f2207, %f15;
	div.full.f32 	%f2336, %f2208, %f15;
	div.full.f32 	%f2337, %f2209, %f15;
	div.full.f32 	%f2338, %f2210, %f15;
	div.full.f32 	%f2339, %f2211, %f15;
	div.full.f32 	%f2340, %f2212, %f15;
	div.full.f32 	%f2341, %f2213, %f15;
	div.full.f32 	%f2342, %f2214, %f15;
	div.full.f32 	%f2343, %f2215, %f15;
	div.full.f32 	%f2344, %f2216, %f15;
	div.full.f32 	%f2345, %f2217, %f15;
	div.full.f32 	%f2346, %f2218, %f15;
	div.full.f32 	%f2347, %f2219, %f15;
	div.full.f32 	%f2348, %f2220, %f15;
	div.full.f32 	%f2349, %f2221, %f15;
	div.full.f32 	%f2350, %f2222, %f15;
	div.full.f32 	%f2351, %f2223, %f15;
	div.full.f32 	%f2352, %f2224, %f15;
	div.full.f32 	%f2353, %f2225, %f15;
	div.full.f32 	%f2354, %f2226, %f15;
	div.full.f32 	%f2355, %f2227, %f15;
	div.full.f32 	%f2356, %f2228, %f15;
	div.full.f32 	%f2357, %f2229, %f15;
	div.full.f32 	%f2358, %f2230, %f15;
	div.full.f32 	%f2359, %f2231, %f15;
	div.full.f32 	%f2360, %f2232, %f15;
	div.full.f32 	%f2361, %f2233, %f15;
	div.full.f32 	%f2362, %f2234, %f15;
	div.full.f32 	%f2363, %f2235, %f15;
	div.full.f32 	%f2364, %f2236, %f15;
	div.full.f32 	%f2365, %f2237, %f15;
	div.full.f32 	%f2366, %f2238, %f15;
	div.full.f32 	%f2367, %f2239, %f15;
	div.full.f32 	%f2368, %f2240, %f15;
	div.full.f32 	%f2369, %f2241, %f15;
	div.full.f32 	%f2370, %f2242, %f15;
	div.full.f32 	%f2371, %f2243, %f15;
	div.full.f32 	%f2372, %f2244, %f15;
	div.full.f32 	%f2373, %f2245, %f15;
	div.full.f32 	%f2374, %f2246, %f15;
	div.full.f32 	%f2375, %f2247, %f15;
	div.full.f32 	%f2376, %f2248, %f15;
	div.full.f32 	%f2377, %f2249, %f15;
	div.full.f32 	%f2378, %f2250, %f15;
	div.full.f32 	%f2379, %f2251, %f15;
	div.full.f32 	%f2380, %f2252, %f15;
	div.full.f32 	%f2381, %f2253, %f15;
	div.full.f32 	%f2382, %f2254, %f15;
	div.full.f32 	%f2383, %f2255, %f15;
	div.full.f32 	%f2384, %f2256, %f15;
	div.full.f32 	%f2385, %f2257, %f15;
	div.full.f32 	%f2386, %f2258, %f15;
	div.full.f32 	%f2387, %f2259, %f15;
	div.full.f32 	%f2388, %f2260, %f15;
	div.full.f32 	%f2389, %f2261, %f15;
	div.full.f32 	%f2390, %f2262, %f15;
	div.full.f32 	%f2391, %f2263, %f15;
	div.full.f32 	%f2392, %f2264, %f15;
	div.full.f32 	%f2393, %f2265, %f15;
	div.full.f32 	%f2394, %f2266, %f15;
	div.full.f32 	%f2395, %f2267, %f15;
	div.full.f32 	%f2396, %f2268, %f15;
	div.full.f32 	%f2397, %f2269, %f15;
	div.full.f32 	%f2398, %f2270, %f15;
	div.full.f32 	%f2399, %f2271, %f15;
	div.full.f32 	%f2400, %f2272, %f15;
	div.full.f32 	%f2401, %f2273, %f15;
	div.full.f32 	%f2402, %f2274, %f15;
	div.full.f32 	%f2403, %f2275, %f15;
	div.full.f32 	%f2404, %f2276, %f15;
	div.full.f32 	%f2405, %f2277, %f15;
	div.full.f32 	%f2406, %f2278, %f15;
	div.full.f32 	%f2407, %f2279, %f15;
	div.full.f32 	%f2408, %f2280, %f15;
	div.full.f32 	%f2409, %f2281, %f15;
	div.full.f32 	%f2410, %f2282, %f15;
	div.full.f32 	%f2411, %f2283, %f15;
	div.full.f32 	%f2412, %f2284, %f15;
	div.full.f32 	%f2413, %f2285, %f15;
	div.full.f32 	%f2414, %f2286, %f15;
	div.full.f32 	%f2415, %f2287, %f15;
	div.full.f32 	%f2416, %f2288, %f15;
	div.full.f32 	%f2417, %f2289, %f15;
	.loc	1 503 54                        // 06-fused-attention.py:503:54
	cvt.rn.f16x2.f32 	%r2168, %f2297, %f2296;
	cvt.rn.f16x2.f32 	%r2169, %f2295, %f2294;
	cvt.rn.f16x2.f32 	%r2170, %f2293, %f2292;
	cvt.rn.f16x2.f32 	%r2171, %f2291, %f2290;
	cvt.rn.f16x2.f32 	%r2172, %f2305, %f2304;
	cvt.rn.f16x2.f32 	%r2173, %f2303, %f2302;
	cvt.rn.f16x2.f32 	%r2174, %f2301, %f2300;
	cvt.rn.f16x2.f32 	%r2175, %f2299, %f2298;
	cvt.rn.f16x2.f32 	%r2176, %f2313, %f2312;
	cvt.rn.f16x2.f32 	%r2177, %f2311, %f2310;
	cvt.rn.f16x2.f32 	%r2178, %f2309, %f2308;
	cvt.rn.f16x2.f32 	%r2179, %f2307, %f2306;
	cvt.rn.f16x2.f32 	%r2180, %f2321, %f2320;
	cvt.rn.f16x2.f32 	%r2181, %f2319, %f2318;
	cvt.rn.f16x2.f32 	%r2182, %f2317, %f2316;
	cvt.rn.f16x2.f32 	%r2183, %f2315, %f2314;
	cvt.rn.f16x2.f32 	%r2184, %f2329, %f2328;
	cvt.rn.f16x2.f32 	%r2185, %f2327, %f2326;
	cvt.rn.f16x2.f32 	%r2186, %f2325, %f2324;
	cvt.rn.f16x2.f32 	%r2187, %f2323, %f2322;
	cvt.rn.f16x2.f32 	%r2188, %f2337, %f2336;
	cvt.rn.f16x2.f32 	%r2189, %f2335, %f2334;
	cvt.rn.f16x2.f32 	%r2190, %f2333, %f2332;
	cvt.rn.f16x2.f32 	%r2191, %f2331, %f2330;
	cvt.rn.f16x2.f32 	%r2192, %f2345, %f2344;
	cvt.rn.f16x2.f32 	%r2193, %f2343, %f2342;
	cvt.rn.f16x2.f32 	%r2194, %f2341, %f2340;
	cvt.rn.f16x2.f32 	%r2195, %f2339, %f2338;
	cvt.rn.f16x2.f32 	%r2196, %f2353, %f2352;
	cvt.rn.f16x2.f32 	%r2197, %f2351, %f2350;
	cvt.rn.f16x2.f32 	%r2198, %f2349, %f2348;
	cvt.rn.f16x2.f32 	%r2199, %f2347, %f2346;
	cvt.rn.f16x2.f32 	%r2200, %f2361, %f2360;
	cvt.rn.f16x2.f32 	%r2201, %f2359, %f2358;
	cvt.rn.f16x2.f32 	%r2202, %f2357, %f2356;
	cvt.rn.f16x2.f32 	%r2203, %f2355, %f2354;
	cvt.rn.f16x2.f32 	%r2204, %f2369, %f2368;
	cvt.rn.f16x2.f32 	%r2205, %f2367, %f2366;
	cvt.rn.f16x2.f32 	%r2206, %f2365, %f2364;
	cvt.rn.f16x2.f32 	%r2207, %f2363, %f2362;
	cvt.rn.f16x2.f32 	%r2208, %f2377, %f2376;
	cvt.rn.f16x2.f32 	%r2209, %f2375, %f2374;
	cvt.rn.f16x2.f32 	%r2210, %f2373, %f2372;
	cvt.rn.f16x2.f32 	%r2211, %f2371, %f2370;
	cvt.rn.f16x2.f32 	%r2212, %f2385, %f2384;
	cvt.rn.f16x2.f32 	%r2213, %f2383, %f2382;
	cvt.rn.f16x2.f32 	%r2214, %f2381, %f2380;
	cvt.rn.f16x2.f32 	%r2215, %f2379, %f2378;
	cvt.rn.f16x2.f32 	%r2216, %f2393, %f2392;
	cvt.rn.f16x2.f32 	%r2217, %f2391, %f2390;
	cvt.rn.f16x2.f32 	%r2218, %f2389, %f2388;
	cvt.rn.f16x2.f32 	%r2219, %f2387, %f2386;
	cvt.rn.f16x2.f32 	%r2220, %f2401, %f2400;
	cvt.rn.f16x2.f32 	%r2221, %f2399, %f2398;
	cvt.rn.f16x2.f32 	%r2222, %f2397, %f2396;
	cvt.rn.f16x2.f32 	%r2223, %f2395, %f2394;
	cvt.rn.f16x2.f32 	%r2224, %f2409, %f2408;
	cvt.rn.f16x2.f32 	%r2225, %f2407, %f2406;
	cvt.rn.f16x2.f32 	%r2226, %f2405, %f2404;
	cvt.rn.f16x2.f32 	%r2227, %f2403, %f2402;
	cvt.rn.f16x2.f32 	%r2228, %f2417, %f2416;
	cvt.rn.f16x2.f32 	%r2229, %f2415, %f2414;
	cvt.rn.f16x2.f32 	%r2230, %f2413, %f2412;
	cvt.rn.f16x2.f32 	%r2231, %f2411, %f2410;
	.loc	1 503 46                        // 06-fused-attention.py:503:46
	st.shared.v4.b32 	[%r106], {%r2171, %r2170, %r2169, %r2168};
	st.shared.v4.b32 	[%r107], {%r2175, %r2174, %r2173, %r2172};
	st.shared.v4.b32 	[%r108], {%r2179, %r2178, %r2177, %r2176};
	st.shared.v4.b32 	[%r109], {%r2183, %r2182, %r2181, %r2180};
	st.shared.v4.b32 	[%r110], {%r2187, %r2186, %r2185, %r2184};
	st.shared.v4.b32 	[%r111], {%r2191, %r2190, %r2189, %r2188};
	st.shared.v4.b32 	[%r112], {%r2195, %r2194, %r2193, %r2192};
	st.shared.v4.b32 	[%r113], {%r2199, %r2198, %r2197, %r2196};
	st.shared.v4.b32 	[%r114+16384], {%r2203, %r2202, %r2201, %r2200};
	st.shared.v4.b32 	[%r115], {%r2207, %r2206, %r2205, %r2204};
	st.shared.v4.b32 	[%r116], {%r2211, %r2210, %r2209, %r2208};
	st.shared.v4.b32 	[%r117], {%r2215, %r2214, %r2213, %r2212};
	st.shared.v4.b32 	[%r118], {%r2219, %r2218, %r2217, %r2216};
	st.shared.v4.b32 	[%r119], {%r2223, %r2222, %r2221, %r2220};
	st.shared.v4.b32 	[%r120], {%r2227, %r2226, %r2225, %r2224};
	st.shared.v4.b32 	[%r121], {%r2231, %r2230, %r2229, %r2228};
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	elect.sync 	%r2232|%p297, -1;
	and.pred  	%p293, %p230, %p297;
	// begin inline asm
	@%p293 cp.async.bulk.tensor.2d.global.shared::cta.bulk_group [%rd153, {%r2164, %r2165}], [%r2166];
	// end inline asm
	cp.async.bulk.commit_group;
	cp.async.bulk.wait_group.read 0;
	// begin inline asm
	barrier.sync.aligned 0, 128 ;
	// end inline asm
	.loc	1 503 4                         // 06-fused-attention.py:503:4
	// begin inline asm
	@%p165 tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r2167, 512;
	// end inline asm
	mov.b32 	%r2233, 84215045;
	st.shared.u32 	[global_smem+202392], %r2233;
	mov.b64 	%rd154, 361700864190383365;
	st.shared.u64 	[global_smem+202384], %rd154;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
$L__BB0_37:                             // %common.ret
	.loc	1 0 0                           // 06-fused-attention.py:0
	ret;
$L__BB0_1:                              // %.preheader.preheader
	ld.param.f32 	%f27, [_attn_fwd_tma_dp_param_0];
	mov.b32 	%r126, global_smem;
	add.s32 	%r127, %r126, %r3;
	setp.gt.s32 	%p43, %r124, 0;
	mul.f32 	%f1, %f27, 0f3FB8AA3B;
	bra.uni 	$L__BB0_2;
$L__BB0_4:                              //   in Loop: Header=BB0_2 Depth=1
	.loc	1 441 0                         // 06-fused-attention.py:441
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
$L__BB0_2:                              // %.preheader
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_26 Depth 2
                                        //     Child Loop BB0_21 Depth 2
                                        //     Child Loop BB0_16 Depth 2
                                        //     Child Loop BB0_8 Depth 2
	.loc	1 441 0                         // 06-fused-attention.py:441
	setmaxnreg.dec.sync.aligned.u32 80;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	ld.shared.u8 	%r125, [%r127+202380];
	setp.gt.u32 	%p2, %r125, 5;
	@%p2 bra 	$L__BB0_4;
// %bb.3:                               // %.preheader
                                        //   in Loop: Header=BB0_2 Depth=1
	$L_brx_0: .branchtargets
		$L__BB0_5,
		$L__BB0_14,
		$L__BB0_18,
		$L__BB0_23,
		$L__BB0_28,
		$L__BB0_37;
	brx.idx 	%r125, $L_brx_0;
$L__BB0_5:                              //   in Loop: Header=BB0_2 Depth=1
$L__tmp9:
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setmaxnreg.dec.sync.aligned.u32 32;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r627, %r126, 202336;
	mov.b32 	%r2235, 0;
	// begin inline asm
	{                                                           
	@!%p43 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r627], %r2235;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r629, %r126, 202416;
	// begin inline asm
	{                                                           
	@!%p43 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r629], %r2235;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	@%p43 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %.lr.ph846
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 0 0                           // 06-fused-attention.py:0 @[ 06-fused-attention.py:484:44 ]
	ld.shared.u32 	%r635, [global_smem+201728];
	ld.shared.u32 	%r687, [global_smem+201736];
	ld.shared.u32 	%r653, [global_smem+201744];
	ld.shared.u32 	%r754, [global_smem+201752];
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	elect.sync 	%r670|%p46, -1;
	add.s32 	%r672, %r126, 131072;
	shr.u32 	%r673, %r672, 4;
	cvt.u64.u32 	%rd78, %r673;
	and.b64  	%rd79, %rd78, 16383;
	or.b64  	%rd96, %rd79, 4611686293372403712;
	shr.u32 	%r674, %r126, 4;
	cvt.u64.u32 	%rd80, %r674;
	and.b64  	%rd81, %rd80, 16383;
	or.b64  	%rd43, %rd81, 4611686293372403712;
	mov.b32 	%r636, 136314896;
	mov.pred 	%p45, 0;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd96, %rd43, %r636, %p45;
	// end inline asm
	add.s64 	%rd98, %rd79, 4611686293372403714;
	add.s64 	%rd45, %rd81, 4611686293372403714;
	mov.pred 	%p47, -1;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd98, %rd45, %r636, %p47;
	// end inline asm
	add.s64 	%rd100, %rd79, 4611686293372403716;
	add.s64 	%rd47, %rd81, 4611686293372403716;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd100, %rd47, %r636, %p47;
	// end inline asm
	add.s64 	%rd102, %rd79, 4611686293372403718;
	add.s64 	%rd49, %rd81, 4611686293372403718;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd102, %rd49, %r636, %p47;
	// end inline asm
	add.s64 	%rd104, %rd79, 4611686293372404736;
	add.s64 	%rd51, %rd81, 4611686293372404736;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd104, %rd51, %r636, %p47;
	// end inline asm
	add.s64 	%rd106, %rd79, 4611686293372404738;
	add.s64 	%rd53, %rd81, 4611686293372404738;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd106, %rd53, %r636, %p47;
	// end inline asm
	add.s64 	%rd108, %rd79, 4611686293372404740;
	add.s64 	%rd55, %rd81, 4611686293372404740;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd108, %rd55, %r636, %p47;
	// end inline asm
	add.s64 	%rd110, %rd79, 4611686293372404742;
	add.s64 	%rd57, %rd81, 4611686293372404742;
	// begin inline asm
	@%p46 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd110, %rd57, %r636, %p47;
	// end inline asm
	add.s32 	%r675, %r126, 202320;
	cvt.u64.u32 	%rd58, %r675;
	// begin inline asm
	@%p46 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd58];
	// end inline asm
	add.s32 	%r676, %r126, 202400;
	cvt.u64.u32 	%rd59, %r676;
	// begin inline asm
	@%p46 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd59];
	// end inline asm
	add.s32 	%r651, %r126, 202512;
	// begin inline asm
	{                                                           
	@!%p47 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r651], %r2235;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	elect.sync 	%r677|%p65, -1;
	add.s32 	%r678, %r126, 163840;
	shr.u32 	%r679, %r678, 4;
	cvt.u64.u32 	%rd82, %r679;
	and.b64  	%rd83, %rd82, 16383;
	or.b64  	%rd126, %rd83, 4611686293372403712;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd126, %rd43, %r636, %p45;
	// end inline asm
	add.s64 	%rd128, %rd83, 4611686293372403714;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd128, %rd45, %r636, %p47;
	// end inline asm
	add.s64 	%rd130, %rd83, 4611686293372403716;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd130, %rd47, %r636, %p47;
	// end inline asm
	add.s64 	%rd132, %rd83, 4611686293372403718;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd132, %rd49, %r636, %p47;
	// end inline asm
	add.s64 	%rd134, %rd83, 4611686293372404736;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd134, %rd51, %r636, %p47;
	// end inline asm
	add.s64 	%rd136, %rd83, 4611686293372404738;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd136, %rd53, %r636, %p47;
	// end inline asm
	add.s64 	%rd138, %rd83, 4611686293372404740;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd138, %rd55, %r636, %p47;
	// end inline asm
	add.s64 	%rd140, %rd83, 4611686293372404742;
	// begin inline asm
	@%p65 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd140, %rd57, %r636, %p47;
	// end inline asm
	// begin inline asm
	@%p65 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd58];
	// end inline asm
	add.s32 	%r680, %r126, 202496;
	cvt.u64.u32 	%rd77, %r680;
	// begin inline asm
	@%p65 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd77];
	// end inline asm
	add.s32 	%r8, %r124, -128;
	mov.b32 	%r2236, %r2235;
	mov.b32 	%r2237, %r2235;
	mov.b32 	%r2238, %r2235;
	bra.uni 	$L__BB0_8;
$L__BB0_12:                             //   in Loop: Header=BB0_8 Depth=2
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r2238, %r2238, 128;
	setp.lt.s32 	%p164, %r2238, %r124;
	mov.b32 	%r2235, %r779;
	@%p164 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_13;
$L__BB0_8:                              //   Parent Loop BB0_2 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setp.ge.s32 	%p104, %r2238, %r8;
	setp.lt.s32 	%p102, %r2238, %r8;
	shl.b32 	%r715, %r2237, 3;
	add.s32 	%r717, %r126, %r715;
	add.s32 	%r13, %r717, 202352;
	add.s32 	%r681, %r717, 202368;
	.loc	1 207 24                        // 06-fused-attention.py:207:24 @[ 06-fused-attention.py:484:44 ]
	shl.b32 	%r718, %r2237, 15;
	add.s32 	%r719, %r126, %r718;
	add.s32 	%r720, %r719, 65536;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	xor.b32  	%r779, %r2235, 1;
	.loc	1 207 24                        // 06-fused-attention.py:207:24 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r681], %r2236;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r683, %r126, 202432;
	// begin inline asm
	{                                                           
	@!%p47 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r683], %r779;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	add.s32 	%r685, %r126, 202480;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r685], %r2235;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	elect.sync 	%r721|%p84, -1;
	bfe.u32 	%r722, %r720, 4, 14;
	cvt.u64.u32 	%rd95, %r722;
	or.b64  	%rd115, %rd95, 4611686293372403712;
	mov.b32 	%r756, 136380432;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 0 ], %rd115, %r756, %p47;
	// end inline asm
	add.s64 	%rd116, %rd95, 4611686293372403840;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 8 ], %rd116, %r756, %p47;
	// end inline asm
	add.s64 	%rd117, %rd95, 4611686293372403968;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 16 ], %rd117, %r756, %p47;
	// end inline asm
	add.s64 	%rd118, %rd95, 4611686293372404096;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 24 ], %rd118, %r756, %p47;
	// end inline asm
	add.s64 	%rd119, %rd95, 4611686293372404224;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 32 ], %rd119, %r756, %p47;
	// end inline asm
	add.s64 	%rd120, %rd95, 4611686293372404352;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 40 ], %rd120, %r756, %p47;
	// end inline asm
	add.s64 	%rd121, %rd95, 4611686293372404480;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 48 ], %rd121, %r756, %p47;
	// end inline asm
	add.s64 	%rd122, %rd95, 4611686293372404608;
	// begin inline asm
	@%p84 tcgen05.mma.cta_group::1.kind::f16 [ %r687 + 0 ], [ %r635 + 56 ], %rd122, %r756, %p47;
	// end inline asm
	cvt.u64.u32 	%rd92, %r13;
	// begin inline asm
	@%p84 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd92];
	// end inline asm
	add.s32 	%r723, %r126, 202448;
	cvt.u64.u32 	%rd93, %r723;
	// begin inline asm
	@%p84 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd93];
	// end inline asm
	add.s32 	%r724, %r126, 202464;
	cvt.u64.u32 	%rd94, %r724;
	// begin inline asm
	@%p84 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd94];
	// end inline asm
	.loc	1 207 24                        // 06-fused-attention.py:207:24 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r725, %r2237, 1;
	setp.eq.s32 	%p105, %r725, 2;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	selp.b32 	%r2237, 0, %r725, %p105;
	selp.b32 	%r726, 1, 0, %p105;
	xor.b32  	%r2236, %r2236, %r726;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	shl.b32 	%r727, %r2237, 3;
	add.s32 	%r728, %r126, %r727;
	add.s32 	%r17, %r728, 202320;
	add.s32 	%r711, %r728, 202336;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	shl.b32 	%r729, %r2237, 15;
	add.s32 	%r18, %r126, %r729;
	// begin inline asm
	barrier.sync.aligned 2, 32 ;
	// end inline asm
	// begin inline asm
	{                                                           
	@!%p102 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r711], %r2236;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	@!%p102 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r629], %r779;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	@%p104 bra 	$L__BB0_10;
// %bb.9:                               //   in Loop: Header=BB0_8 Depth=2
	elect.sync 	%r746|%p107, -1;
	bfe.u32 	%r747, %r18, 4, 14;
	cvt.u64.u32 	%rd114, %r747;
	or.b64  	%rd97, %rd114, 4611686293372403712;
	mov.b32 	%r731, 136314896;
	mov.pred 	%p106, 0;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd96, %rd97, %r731, %p106;
	// end inline asm
	add.s64 	%rd99, %rd114, 4611686293372403714;
	mov.pred 	%p108, -1;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd98, %rd99, %r731, %p108;
	// end inline asm
	add.s64 	%rd101, %rd114, 4611686293372403716;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd100, %rd101, %r731, %p108;
	// end inline asm
	add.s64 	%rd103, %rd114, 4611686293372403718;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd102, %rd103, %r731, %p108;
	// end inline asm
	add.s64 	%rd105, %rd114, 4611686293372404736;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd104, %rd105, %r731, %p108;
	// end inline asm
	add.s64 	%rd107, %rd114, 4611686293372404738;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd106, %rd107, %r731, %p108;
	// end inline asm
	add.s64 	%rd109, %rd114, 4611686293372404740;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd108, %rd109, %r731, %p108;
	// end inline asm
	add.s64 	%rd111, %rd114, 4611686293372404742;
	// begin inline asm
	@%p107 tcgen05.mma.cta_group::1.kind::f16 [ %r635 + 0 ], %rd110, %rd111, %r731, %p108;
	// end inline asm
	cvt.u64.u32 	%rd112, %r17;
	// begin inline asm
	@%p107 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd112];
	// end inline asm
	// begin inline asm
	@%p107 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd59];
	// end inline asm
$L__BB0_10:                             //   in Loop: Header=BB0_8 Depth=2
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r750, %r126, 202528;
	mov.pred 	%p148, -1;
	// begin inline asm
	{                                                           
	@!%p148 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r750], %r779;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	add.s32 	%r752, %r126, 202576;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r752], %r2235;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	elect.sync 	%r781|%p126, -1;
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 0 ], %rd115, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 8 ], %rd116, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 16 ], %rd117, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 24 ], %rd118, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 32 ], %rd119, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 40 ], %rd120, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 48 ], %rd121, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.mma.cta_group::1.kind::f16 [ %r754 + 0 ], [ %r653 + 56 ], %rd122, %r756, %p148;
	// end inline asm
	// begin inline asm
	@%p126 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd92];
	// end inline asm
	add.s32 	%r782, %r126, 202544;
	cvt.u64.u32 	%rd124, %r782;
	// begin inline asm
	@%p126 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd124];
	// end inline asm
	add.s32 	%r783, %r126, 202560;
	cvt.u64.u32 	%rd125, %r783;
	// begin inline asm
	@%p126 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd125];
	// end inline asm
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	@!%p102 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r651], %r779;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	@%p104 bra 	$L__BB0_12;
// %bb.11:                              //   in Loop: Header=BB0_8 Depth=2
	elect.sync 	%r800|%p147, -1;
	bfe.u32 	%r801, %r18, 4, 14;
	cvt.u64.u32 	%rd144, %r801;
	or.b64  	%rd127, %rd144, 4611686293372403712;
	mov.b32 	%r785, 136314896;
	mov.pred 	%p146, 0;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd126, %rd127, %r785, %p146;
	// end inline asm
	add.s64 	%rd129, %rd144, 4611686293372403714;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd128, %rd129, %r785, %p148;
	// end inline asm
	add.s64 	%rd131, %rd144, 4611686293372403716;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd130, %rd131, %r785, %p148;
	// end inline asm
	add.s64 	%rd133, %rd144, 4611686293372403718;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd132, %rd133, %r785, %p148;
	// end inline asm
	add.s64 	%rd135, %rd144, 4611686293372404736;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd134, %rd135, %r785, %p148;
	// end inline asm
	add.s64 	%rd137, %rd144, 4611686293372404738;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd136, %rd137, %r785, %p148;
	// end inline asm
	add.s64 	%rd139, %rd144, 4611686293372404740;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd138, %rd139, %r785, %p148;
	// end inline asm
	add.s64 	%rd141, %rd144, 4611686293372404742;
	// begin inline asm
	@%p147 tcgen05.mma.cta_group::1.kind::f16 [ %r653 + 0 ], %rd140, %rd141, %r785, %p148;
	// end inline asm
	cvt.u64.u32 	%rd142, %r17;
	// begin inline asm
	@%p147 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd142];
	// end inline asm
	// begin inline asm
	@%p147 tcgen05.commit.cta_group::1.mbarrier::arrive::one.b64 [%rd77];
	// end inline asm
	bra.uni 	$L__BB0_12;
$L__BB0_23:                             //   in Loop: Header=BB0_2 Depth=1
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setmaxnreg.inc.sync.aligned.u32 192;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	@%p43 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_24;
$L__BB0_25:                             // %.lr.ph
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	ld.shared.u32 	%r51, [global_smem+201744];
	add.s32 	%r53, %r1, -256;
	shr.u32 	%r54, %r53, 5;
	and.b32  	%r2253, %r1, 127;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	shl.b32 	%r129, %r2253, 2;
	add.s32 	%r131, %r126, %r129;
	add.s32 	%r56, %r131, 198144;
	mov.b32 	%f2424, 0f3F800000;
	mov.b32 	%f2422, 0fFF800000;
	mov.b32 	%r2249, 0;
	mov.b32 	%r2250, %r2249;
	mov.b32 	%r2251, %r2249;
	mov.b32 	%r2252, %r2249;
$L__BB0_26:                             // %__nv_exp2f.exit
                                        //   Parent Loop BB0_2 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	setp.eq.s32 	%p4, %r53, 0;
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	add.s32 	%r132, %r126, 202496;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r132], %r2251;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	shfl.sync.idx.b32	%r337, %r54, 0, 31, -1;
	shr.u32 	%r338, %r337, 2;
	shl.b32 	%r339, %r337, 21;
	and.b32  	%r340, %r339, 6291456;
	shl.b32 	%r341, %r338, 7;
	add.s32 	%r342, %r340, %r51;
	add.s32 	%r198, %r342, %r341;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r134, %r135, %r136, %r137, %r138, %r139, %r140, %r141, %r142, %r143, %r144, %r145, %r146, %r147, %r148, %r149, %r150, %r151, %r152, %r153, %r154, %r155, %r156, %r157, %r158, %r159, %r160, %r161, %r162, %r163, %r164, %r165, %r166, %r167, %r168, %r169, %r170, %r171, %r172, %r173, %r174, %r175, %r176, %r177, %r178, %r179, %r180, %r181, %r182, %r183, %r184, %r185, %r186, %r187, %r188, %r189, %r190, %r191, %r192, %r193, %r194, %r195, %r196, %r197}, [%r198];
	// end inline asm
	mov.b32 	%f32, %r134;
	mov.b32 	%f33, %r135;
	mov.b32 	%f34, %r136;
	mov.b32 	%f35, %r137;
	mov.b32 	%f36, %r138;
	mov.b32 	%f37, %r139;
	mov.b32 	%f38, %r140;
	mov.b32 	%f39, %r141;
	mov.b32 	%f40, %r142;
	mov.b32 	%f41, %r143;
	mov.b32 	%f42, %r144;
	mov.b32 	%f43, %r145;
	mov.b32 	%f44, %r146;
	mov.b32 	%f45, %r147;
	mov.b32 	%f46, %r148;
	mov.b32 	%f47, %r149;
	mov.b32 	%f48, %r150;
	mov.b32 	%f49, %r151;
	mov.b32 	%f50, %r152;
	mov.b32 	%f51, %r153;
	mov.b32 	%f52, %r154;
	mov.b32 	%f53, %r155;
	mov.b32 	%f54, %r156;
	mov.b32 	%f55, %r157;
	mov.b32 	%f56, %r158;
	mov.b32 	%f57, %r159;
	mov.b32 	%f58, %r160;
	mov.b32 	%f59, %r161;
	mov.b32 	%f60, %r162;
	mov.b32 	%f61, %r163;
	mov.b32 	%f62, %r164;
	mov.b32 	%f63, %r165;
	mov.b32 	%f64, %r166;
	mov.b32 	%f65, %r167;
	mov.b32 	%f66, %r168;
	mov.b32 	%f67, %r169;
	mov.b32 	%f68, %r170;
	mov.b32 	%f69, %r171;
	mov.b32 	%f70, %r172;
	mov.b32 	%f71, %r173;
	mov.b32 	%f72, %r174;
	mov.b32 	%f73, %r175;
	mov.b32 	%f74, %r176;
	mov.b32 	%f75, %r177;
	mov.b32 	%f76, %r178;
	mov.b32 	%f77, %r179;
	mov.b32 	%f78, %r180;
	mov.b32 	%f79, %r181;
	mov.b32 	%f80, %r182;
	mov.b32 	%f81, %r183;
	mov.b32 	%f82, %r184;
	mov.b32 	%f83, %r185;
	mov.b32 	%f84, %r186;
	mov.b32 	%f85, %r187;
	mov.b32 	%f86, %r188;
	mov.b32 	%f87, %r189;
	mov.b32 	%f88, %r190;
	mov.b32 	%f89, %r191;
	mov.b32 	%f90, %r192;
	mov.b32 	%f91, %r193;
	mov.b32 	%f92, %r194;
	mov.b32 	%f93, %r195;
	mov.b32 	%f94, %r196;
	mov.b32 	%f95, %r197;
	add.s32 	%r263, %r198, 64;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r199, %r200, %r201, %r202, %r203, %r204, %r205, %r206, %r207, %r208, %r209, %r210, %r211, %r212, %r213, %r214, %r215, %r216, %r217, %r218, %r219, %r220, %r221, %r222, %r223, %r224, %r225, %r226, %r227, %r228, %r229, %r230, %r231, %r232, %r233, %r234, %r235, %r236, %r237, %r238, %r239, %r240, %r241, %r242, %r243, %r244, %r245, %r246, %r247, %r248, %r249, %r250, %r251, %r252, %r253, %r254, %r255, %r256, %r257, %r258, %r259, %r260, %r261, %r262}, [%r263];
	// end inline asm
	mov.b32 	%f96, %r199;
	mov.b32 	%f97, %r200;
	mov.b32 	%f98, %r201;
	mov.b32 	%f99, %r202;
	mov.b32 	%f100, %r203;
	mov.b32 	%f101, %r204;
	mov.b32 	%f102, %r205;
	mov.b32 	%f103, %r206;
	mov.b32 	%f104, %r207;
	mov.b32 	%f105, %r208;
	mov.b32 	%f106, %r209;
	mov.b32 	%f107, %r210;
	mov.b32 	%f108, %r211;
	mov.b32 	%f109, %r212;
	mov.b32 	%f110, %r213;
	mov.b32 	%f111, %r214;
	mov.b32 	%f112, %r215;
	mov.b32 	%f113, %r216;
	mov.b32 	%f114, %r217;
	mov.b32 	%f115, %r218;
	mov.b32 	%f116, %r219;
	mov.b32 	%f117, %r220;
	mov.b32 	%f118, %r221;
	mov.b32 	%f119, %r222;
	mov.b32 	%f120, %r223;
	mov.b32 	%f121, %r224;
	mov.b32 	%f122, %r225;
	mov.b32 	%f123, %r226;
	mov.b32 	%f124, %r227;
	mov.b32 	%f125, %r228;
	mov.b32 	%f126, %r229;
	mov.b32 	%f127, %r230;
	mov.b32 	%f128, %r231;
	mov.b32 	%f129, %r232;
	mov.b32 	%f130, %r233;
	mov.b32 	%f131, %r234;
	mov.b32 	%f132, %r235;
	mov.b32 	%f133, %r236;
	mov.b32 	%f134, %r237;
	mov.b32 	%f135, %r238;
	mov.b32 	%f136, %r239;
	mov.b32 	%f137, %r240;
	mov.b32 	%f138, %r241;
	mov.b32 	%f139, %r242;
	mov.b32 	%f140, %r243;
	mov.b32 	%f141, %r244;
	mov.b32 	%f142, %r245;
	mov.b32 	%f143, %r246;
	mov.b32 	%f144, %r247;
	mov.b32 	%f145, %r248;
	mov.b32 	%f146, %r249;
	mov.b32 	%f147, %r250;
	mov.b32 	%f148, %r251;
	mov.b32 	%f149, %r252;
	mov.b32 	%f150, %r253;
	mov.b32 	%f151, %r254;
	mov.b32 	%f152, %r255;
	mov.b32 	%f153, %r256;
	mov.b32 	%f154, %r257;
	mov.b32 	%f155, %r258;
	mov.b32 	%f156, %r259;
	mov.b32 	%f157, %r260;
	mov.b32 	%f158, %r261;
	mov.b32 	%f159, %r262;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	add.s32 	%r264, %r126, 202512;
	// begin inline asm
	@%p4 mbarrier.arrive.shared::cta.b64 _, [%r264], 1;
	// end inline asm
	xor.b32  	%r61, %r2251, 1;
	.loc	2 167 27                        // standard.py:167:27 @[ 06-fused-attention.py:484:44 ]
	max.f32 	%f160, %f32, %f33;
	max.f32 	%f161, %f160, %f34;
	max.f32 	%f162, %f161, %f35;
	max.f32 	%f163, %f162, %f36;
	max.f32 	%f164, %f163, %f37;
	max.f32 	%f165, %f164, %f38;
	max.f32 	%f166, %f165, %f39;
	max.f32 	%f167, %f166, %f40;
	max.f32 	%f168, %f167, %f41;
	max.f32 	%f169, %f168, %f42;
	max.f32 	%f170, %f169, %f43;
	max.f32 	%f171, %f170, %f44;
	max.f32 	%f172, %f171, %f45;
	max.f32 	%f173, %f172, %f46;
	max.f32 	%f174, %f173, %f47;
	max.f32 	%f175, %f174, %f48;
	max.f32 	%f176, %f175, %f49;
	max.f32 	%f177, %f176, %f50;
	max.f32 	%f178, %f177, %f51;
	max.f32 	%f179, %f178, %f52;
	max.f32 	%f180, %f179, %f53;
	max.f32 	%f181, %f180, %f54;
	max.f32 	%f182, %f181, %f55;
	max.f32 	%f183, %f182, %f56;
	max.f32 	%f184, %f183, %f57;
	max.f32 	%f185, %f184, %f58;
	max.f32 	%f186, %f185, %f59;
	max.f32 	%f187, %f186, %f60;
	max.f32 	%f188, %f187, %f61;
	max.f32 	%f189, %f188, %f62;
	max.f32 	%f190, %f189, %f63;
	max.f32 	%f191, %f190, %f64;
	max.f32 	%f192, %f191, %f65;
	max.f32 	%f193, %f192, %f66;
	max.f32 	%f194, %f193, %f67;
	max.f32 	%f195, %f194, %f68;
	max.f32 	%f196, %f195, %f69;
	max.f32 	%f197, %f196, %f70;
	max.f32 	%f198, %f197, %f71;
	max.f32 	%f199, %f198, %f72;
	max.f32 	%f200, %f199, %f73;
	max.f32 	%f201, %f200, %f74;
	max.f32 	%f202, %f201, %f75;
	max.f32 	%f203, %f202, %f76;
	max.f32 	%f204, %f203, %f77;
	max.f32 	%f205, %f204, %f78;
	max.f32 	%f206, %f205, %f79;
	max.f32 	%f207, %f206, %f80;
	max.f32 	%f208, %f207, %f81;
	max.f32 	%f209, %f208, %f82;
	max.f32 	%f210, %f209, %f83;
	max.f32 	%f211, %f210, %f84;
	max.f32 	%f212, %f211, %f85;
	max.f32 	%f213, %f212, %f86;
	max.f32 	%f214, %f213, %f87;
	max.f32 	%f215, %f214, %f88;
	max.f32 	%f216, %f215, %f89;
	max.f32 	%f217, %f216, %f90;
	max.f32 	%f218, %f217, %f91;
	max.f32 	%f219, %f218, %f92;
	max.f32 	%f220, %f219, %f93;
	max.f32 	%f221, %f220, %f94;
	max.f32 	%f222, %f221, %f95;
	max.f32 	%f223, %f222, %f96;
	max.f32 	%f224, %f223, %f97;
	max.f32 	%f225, %f224, %f98;
	max.f32 	%f226, %f225, %f99;
	max.f32 	%f227, %f226, %f100;
	max.f32 	%f228, %f227, %f101;
	max.f32 	%f229, %f228, %f102;
	max.f32 	%f230, %f229, %f103;
	max.f32 	%f231, %f230, %f104;
	max.f32 	%f232, %f231, %f105;
	max.f32 	%f233, %f232, %f106;
	max.f32 	%f234, %f233, %f107;
	max.f32 	%f235, %f234, %f108;
	max.f32 	%f236, %f235, %f109;
	max.f32 	%f237, %f236, %f110;
	max.f32 	%f238, %f237, %f111;
	max.f32 	%f239, %f238, %f112;
	max.f32 	%f240, %f239, %f113;
	max.f32 	%f241, %f240, %f114;
	max.f32 	%f242, %f241, %f115;
	max.f32 	%f243, %f242, %f116;
	max.f32 	%f244, %f243, %f117;
	max.f32 	%f245, %f244, %f118;
	max.f32 	%f246, %f245, %f119;
	max.f32 	%f247, %f246, %f120;
	max.f32 	%f248, %f247, %f121;
	max.f32 	%f249, %f248, %f122;
	max.f32 	%f250, %f249, %f123;
	max.f32 	%f251, %f250, %f124;
	max.f32 	%f252, %f251, %f125;
	max.f32 	%f253, %f252, %f126;
	max.f32 	%f254, %f253, %f127;
	max.f32 	%f255, %f254, %f128;
	max.f32 	%f256, %f255, %f129;
	max.f32 	%f257, %f256, %f130;
	max.f32 	%f258, %f257, %f131;
	max.f32 	%f259, %f258, %f132;
	max.f32 	%f260, %f259, %f133;
	max.f32 	%f261, %f260, %f134;
	max.f32 	%f262, %f261, %f135;
	max.f32 	%f263, %f262, %f136;
	max.f32 	%f264, %f263, %f137;
	max.f32 	%f265, %f264, %f138;
	max.f32 	%f266, %f265, %f139;
	max.f32 	%f267, %f266, %f140;
	max.f32 	%f268, %f267, %f141;
	max.f32 	%f269, %f268, %f142;
	max.f32 	%f270, %f269, %f143;
	max.f32 	%f271, %f270, %f144;
	max.f32 	%f272, %f271, %f145;
	max.f32 	%f273, %f272, %f146;
	max.f32 	%f274, %f273, %f147;
	max.f32 	%f275, %f274, %f148;
	max.f32 	%f276, %f275, %f149;
	max.f32 	%f277, %f276, %f150;
	max.f32 	%f278, %f277, %f151;
	max.f32 	%f279, %f278, %f152;
	max.f32 	%f280, %f279, %f153;
	max.f32 	%f281, %f280, %f154;
	max.f32 	%f282, %f281, %f155;
	max.f32 	%f283, %f282, %f156;
	max.f32 	%f284, %f283, %f157;
	max.f32 	%f285, %f284, %f158;
	max.f32 	%f286, %f285, %f159;
	.loc	1 155 47                        // 06-fused-attention.py:155:47 @[ 06-fused-attention.py:484:44 ]
	mul.f32 	%f287, %f1, %f286;
	.loc	1 155 31                        // 06-fused-attention.py:155:31 @[ 06-fused-attention.py:484:44 ]
	max.f32 	%f2425, %f2422, %f287;
	add.s32 	%r343, %r2250, 1;
	setp.eq.s32 	%p8, %r343, 3;
	selp.b32 	%r344, 1, 0, %p8;
	xor.b32  	%r2249, %r2249, %r344;
	selp.b32 	%r2250, 1, %r343, %p8;
	shl.b32 	%r345, %r2250, 9;
	shl.b32 	%r346, %r2250, 3;
	add.s32 	%r347, %r126, %r346;
	add.s32 	%r267, %r347, 202256;
	add.s32 	%r265, %r347, 202288;
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r265], %r2249;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	add.s32 	%r348, %r56, %r345;
	st.shared.f32 	[%r348], %f2425;
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	// begin inline asm
	@%p4 mbarrier.arrive.shared::cta.b64 _, [%r267], 1;
	// end inline asm
	.loc	1 156 29                        // 06-fused-attention.py:156:29 @[ 06-fused-attention.py:484:44 ]
	neg.f32 	%f288, %f2425;
	fma.rn.f32 	%f289, %f1, %f32, %f288;
	fma.rn.f32 	%f290, %f1, %f33, %f288;
	fma.rn.f32 	%f291, %f1, %f34, %f288;
	fma.rn.f32 	%f292, %f1, %f35, %f288;
	fma.rn.f32 	%f293, %f1, %f36, %f288;
	fma.rn.f32 	%f294, %f1, %f37, %f288;
	fma.rn.f32 	%f295, %f1, %f38, %f288;
	fma.rn.f32 	%f296, %f1, %f39, %f288;
	fma.rn.f32 	%f297, %f1, %f40, %f288;
	fma.rn.f32 	%f298, %f1, %f41, %f288;
	fma.rn.f32 	%f299, %f1, %f42, %f288;
	fma.rn.f32 	%f300, %f1, %f43, %f288;
	fma.rn.f32 	%f301, %f1, %f44, %f288;
	fma.rn.f32 	%f302, %f1, %f45, %f288;
	fma.rn.f32 	%f303, %f1, %f46, %f288;
	fma.rn.f32 	%f304, %f1, %f47, %f288;
	fma.rn.f32 	%f305, %f1, %f48, %f288;
	fma.rn.f32 	%f306, %f1, %f49, %f288;
	fma.rn.f32 	%f307, %f1, %f50, %f288;
	fma.rn.f32 	%f308, %f1, %f51, %f288;
	fma.rn.f32 	%f309, %f1, %f52, %f288;
	fma.rn.f32 	%f310, %f1, %f53, %f288;
	fma.rn.f32 	%f311, %f1, %f54, %f288;
	fma.rn.f32 	%f312, %f1, %f55, %f288;
	fma.rn.f32 	%f313, %f1, %f56, %f288;
	fma.rn.f32 	%f314, %f1, %f57, %f288;
	fma.rn.f32 	%f315, %f1, %f58, %f288;
	fma.rn.f32 	%f316, %f1, %f59, %f288;
	fma.rn.f32 	%f317, %f1, %f60, %f288;
	fma.rn.f32 	%f318, %f1, %f61, %f288;
	fma.rn.f32 	%f319, %f1, %f62, %f288;
	fma.rn.f32 	%f320, %f1, %f63, %f288;
	fma.rn.f32 	%f321, %f1, %f64, %f288;
	fma.rn.f32 	%f322, %f1, %f65, %f288;
	fma.rn.f32 	%f323, %f1, %f66, %f288;
	fma.rn.f32 	%f324, %f1, %f67, %f288;
	fma.rn.f32 	%f325, %f1, %f68, %f288;
	fma.rn.f32 	%f326, %f1, %f69, %f288;
	fma.rn.f32 	%f327, %f1, %f70, %f288;
	fma.rn.f32 	%f328, %f1, %f71, %f288;
	fma.rn.f32 	%f329, %f1, %f72, %f288;
	fma.rn.f32 	%f330, %f1, %f73, %f288;
	fma.rn.f32 	%f331, %f1, %f74, %f288;
	fma.rn.f32 	%f332, %f1, %f75, %f288;
	fma.rn.f32 	%f333, %f1, %f76, %f288;
	fma.rn.f32 	%f334, %f1, %f77, %f288;
	fma.rn.f32 	%f335, %f1, %f78, %f288;
	fma.rn.f32 	%f336, %f1, %f79, %f288;
	fma.rn.f32 	%f337, %f1, %f80, %f288;
	fma.rn.f32 	%f338, %f1, %f81, %f288;
	fma.rn.f32 	%f339, %f1, %f82, %f288;
	fma.rn.f32 	%f340, %f1, %f83, %f288;
	fma.rn.f32 	%f341, %f1, %f84, %f288;
	fma.rn.f32 	%f342, %f1, %f85, %f288;
	fma.rn.f32 	%f343, %f1, %f86, %f288;
	fma.rn.f32 	%f344, %f1, %f87, %f288;
	fma.rn.f32 	%f345, %f1, %f88, %f288;
	fma.rn.f32 	%f346, %f1, %f89, %f288;
	fma.rn.f32 	%f347, %f1, %f90, %f288;
	fma.rn.f32 	%f348, %f1, %f91, %f288;
	fma.rn.f32 	%f349, %f1, %f92, %f288;
	fma.rn.f32 	%f350, %f1, %f93, %f288;
	fma.rn.f32 	%f351, %f1, %f94, %f288;
	fma.rn.f32 	%f352, %f1, %f95, %f288;
	fma.rn.f32 	%f353, %f1, %f96, %f288;
	fma.rn.f32 	%f354, %f1, %f97, %f288;
	fma.rn.f32 	%f355, %f1, %f98, %f288;
	fma.rn.f32 	%f356, %f1, %f99, %f288;
	fma.rn.f32 	%f357, %f1, %f100, %f288;
	fma.rn.f32 	%f358, %f1, %f101, %f288;
	fma.rn.f32 	%f359, %f1, %f102, %f288;
	fma.rn.f32 	%f360, %f1, %f103, %f288;
	fma.rn.f32 	%f361, %f1, %f104, %f288;
	fma.rn.f32 	%f362, %f1, %f105, %f288;
	fma.rn.f32 	%f363, %f1, %f106, %f288;
	fma.rn.f32 	%f364, %f1, %f107, %f288;
	fma.rn.f32 	%f365, %f1, %f108, %f288;
	fma.rn.f32 	%f366, %f1, %f109, %f288;
	fma.rn.f32 	%f367, %f1, %f110, %f288;
	fma.rn.f32 	%f368, %f1, %f111, %f288;
	fma.rn.f32 	%f369, %f1, %f112, %f288;
	fma.rn.f32 	%f370, %f1, %f113, %f288;
	fma.rn.f32 	%f371, %f1, %f114, %f288;
	fma.rn.f32 	%f372, %f1, %f115, %f288;
	fma.rn.f32 	%f373, %f1, %f116, %f288;
	fma.rn.f32 	%f374, %f1, %f117, %f288;
	fma.rn.f32 	%f375, %f1, %f118, %f288;
	fma.rn.f32 	%f376, %f1, %f119, %f288;
	fma.rn.f32 	%f377, %f1, %f120, %f288;
	fma.rn.f32 	%f378, %f1, %f121, %f288;
	fma.rn.f32 	%f379, %f1, %f122, %f288;
	fma.rn.f32 	%f380, %f1, %f123, %f288;
	fma.rn.f32 	%f381, %f1, %f124, %f288;
	fma.rn.f32 	%f382, %f1, %f125, %f288;
	fma.rn.f32 	%f383, %f1, %f126, %f288;
	fma.rn.f32 	%f384, %f1, %f127, %f288;
	fma.rn.f32 	%f385, %f1, %f128, %f288;
	fma.rn.f32 	%f386, %f1, %f129, %f288;
	fma.rn.f32 	%f387, %f1, %f130, %f288;
	fma.rn.f32 	%f388, %f1, %f131, %f288;
	fma.rn.f32 	%f389, %f1, %f132, %f288;
	fma.rn.f32 	%f390, %f1, %f133, %f288;
	fma.rn.f32 	%f391, %f1, %f134, %f288;
	fma.rn.f32 	%f392, %f1, %f135, %f288;
	fma.rn.f32 	%f393, %f1, %f136, %f288;
	fma.rn.f32 	%f394, %f1, %f137, %f288;
	fma.rn.f32 	%f395, %f1, %f138, %f288;
	fma.rn.f32 	%f396, %f1, %f139, %f288;
	fma.rn.f32 	%f397, %f1, %f140, %f288;
	fma.rn.f32 	%f398, %f1, %f141, %f288;
	fma.rn.f32 	%f399, %f1, %f142, %f288;
	fma.rn.f32 	%f400, %f1, %f143, %f288;
	fma.rn.f32 	%f401, %f1, %f144, %f288;
	fma.rn.f32 	%f402, %f1, %f145, %f288;
	fma.rn.f32 	%f403, %f1, %f146, %f288;
	fma.rn.f32 	%f404, %f1, %f147, %f288;
	fma.rn.f32 	%f405, %f1, %f148, %f288;
	fma.rn.f32 	%f406, %f1, %f149, %f288;
	fma.rn.f32 	%f407, %f1, %f150, %f288;
	fma.rn.f32 	%f408, %f1, %f151, %f288;
	fma.rn.f32 	%f409, %f1, %f152, %f288;
	fma.rn.f32 	%f410, %f1, %f153, %f288;
	fma.rn.f32 	%f411, %f1, %f154, %f288;
	fma.rn.f32 	%f412, %f1, %f155, %f288;
	fma.rn.f32 	%f413, %f1, %f156, %f288;
	fma.rn.f32 	%f414, %f1, %f157, %f288;
	fma.rn.f32 	%f415, %f1, %f158, %f288;
	fma.rn.f32 	%f416, %f1, %f159, %f288;
	.loc	1 157 21                        // 06-fused-attention.py:157:21 @[ 06-fused-attention.py:484:44 ]
	ex2.approx.ftz.f32 	%f417, %f289;
	ex2.approx.ftz.f32 	%f418, %f290;
	ex2.approx.ftz.f32 	%f419, %f291;
	ex2.approx.ftz.f32 	%f420, %f292;
	ex2.approx.ftz.f32 	%f421, %f293;
	ex2.approx.ftz.f32 	%f422, %f294;
	ex2.approx.ftz.f32 	%f423, %f295;
	ex2.approx.ftz.f32 	%f424, %f296;
	ex2.approx.ftz.f32 	%f425, %f297;
	ex2.approx.ftz.f32 	%f426, %f298;
	ex2.approx.ftz.f32 	%f427, %f299;
	ex2.approx.ftz.f32 	%f428, %f300;
	ex2.approx.ftz.f32 	%f429, %f301;
	ex2.approx.ftz.f32 	%f430, %f302;
	ex2.approx.ftz.f32 	%f431, %f303;
	ex2.approx.ftz.f32 	%f432, %f304;
	ex2.approx.ftz.f32 	%f433, %f305;
	ex2.approx.ftz.f32 	%f434, %f306;
	ex2.approx.ftz.f32 	%f435, %f307;
	ex2.approx.ftz.f32 	%f436, %f308;
	ex2.approx.ftz.f32 	%f437, %f309;
	ex2.approx.ftz.f32 	%f438, %f310;
	ex2.approx.ftz.f32 	%f439, %f311;
	ex2.approx.ftz.f32 	%f440, %f312;
	ex2.approx.ftz.f32 	%f441, %f313;
	ex2.approx.ftz.f32 	%f442, %f314;
	ex2.approx.ftz.f32 	%f443, %f315;
	ex2.approx.ftz.f32 	%f444, %f316;
	ex2.approx.ftz.f32 	%f445, %f317;
	ex2.approx.ftz.f32 	%f446, %f318;
	ex2.approx.ftz.f32 	%f447, %f319;
	ex2.approx.ftz.f32 	%f448, %f320;
	ex2.approx.ftz.f32 	%f449, %f321;
	ex2.approx.ftz.f32 	%f450, %f322;
	ex2.approx.ftz.f32 	%f451, %f323;
	ex2.approx.ftz.f32 	%f452, %f324;
	ex2.approx.ftz.f32 	%f453, %f325;
	ex2.approx.ftz.f32 	%f454, %f326;
	ex2.approx.ftz.f32 	%f455, %f327;
	ex2.approx.ftz.f32 	%f456, %f328;
	ex2.approx.ftz.f32 	%f457, %f329;
	ex2.approx.ftz.f32 	%f458, %f330;
	ex2.approx.ftz.f32 	%f459, %f331;
	ex2.approx.ftz.f32 	%f460, %f332;
	ex2.approx.ftz.f32 	%f461, %f333;
	ex2.approx.ftz.f32 	%f462, %f334;
	ex2.approx.ftz.f32 	%f463, %f335;
	ex2.approx.ftz.f32 	%f464, %f336;
	ex2.approx.ftz.f32 	%f465, %f337;
	ex2.approx.ftz.f32 	%f466, %f338;
	ex2.approx.ftz.f32 	%f467, %f339;
	ex2.approx.ftz.f32 	%f468, %f340;
	ex2.approx.ftz.f32 	%f469, %f341;
	ex2.approx.ftz.f32 	%f470, %f342;
	ex2.approx.ftz.f32 	%f471, %f343;
	ex2.approx.ftz.f32 	%f472, %f344;
	ex2.approx.ftz.f32 	%f473, %f345;
	ex2.approx.ftz.f32 	%f474, %f346;
	ex2.approx.ftz.f32 	%f475, %f347;
	ex2.approx.ftz.f32 	%f476, %f348;
	ex2.approx.ftz.f32 	%f477, %f349;
	ex2.approx.ftz.f32 	%f478, %f350;
	ex2.approx.ftz.f32 	%f479, %f351;
	ex2.approx.ftz.f32 	%f480, %f352;
	ex2.approx.ftz.f32 	%f481, %f353;
	ex2.approx.ftz.f32 	%f482, %f354;
	ex2.approx.ftz.f32 	%f483, %f355;
	ex2.approx.ftz.f32 	%f484, %f356;
	ex2.approx.ftz.f32 	%f485, %f357;
	ex2.approx.ftz.f32 	%f486, %f358;
	ex2.approx.ftz.f32 	%f487, %f359;
	ex2.approx.ftz.f32 	%f488, %f360;
	ex2.approx.ftz.f32 	%f489, %f361;
	ex2.approx.ftz.f32 	%f490, %f362;
	ex2.approx.ftz.f32 	%f491, %f363;
	ex2.approx.ftz.f32 	%f492, %f364;
	ex2.approx.ftz.f32 	%f493, %f365;
	ex2.approx.ftz.f32 	%f494, %f366;
	ex2.approx.ftz.f32 	%f495, %f367;
	ex2.approx.ftz.f32 	%f496, %f368;
	ex2.approx.ftz.f32 	%f497, %f369;
	ex2.approx.ftz.f32 	%f498, %f370;
	ex2.approx.ftz.f32 	%f499, %f371;
	ex2.approx.ftz.f32 	%f500, %f372;
	ex2.approx.ftz.f32 	%f501, %f373;
	ex2.approx.ftz.f32 	%f502, %f374;
	ex2.approx.ftz.f32 	%f503, %f375;
	ex2.approx.ftz.f32 	%f504, %f376;
	ex2.approx.ftz.f32 	%f505, %f377;
	ex2.approx.ftz.f32 	%f506, %f378;
	ex2.approx.ftz.f32 	%f507, %f379;
	ex2.approx.ftz.f32 	%f508, %f380;
	ex2.approx.ftz.f32 	%f509, %f381;
	ex2.approx.ftz.f32 	%f510, %f382;
	ex2.approx.ftz.f32 	%f511, %f383;
	ex2.approx.ftz.f32 	%f512, %f384;
	ex2.approx.ftz.f32 	%f513, %f385;
	ex2.approx.ftz.f32 	%f514, %f386;
	ex2.approx.ftz.f32 	%f515, %f387;
	ex2.approx.ftz.f32 	%f516, %f388;
	ex2.approx.ftz.f32 	%f517, %f389;
	ex2.approx.ftz.f32 	%f518, %f390;
	ex2.approx.ftz.f32 	%f519, %f391;
	ex2.approx.ftz.f32 	%f520, %f392;
	ex2.approx.ftz.f32 	%f521, %f393;
	ex2.approx.ftz.f32 	%f522, %f394;
	ex2.approx.ftz.f32 	%f523, %f395;
	ex2.approx.ftz.f32 	%f524, %f396;
	ex2.approx.ftz.f32 	%f525, %f397;
	ex2.approx.ftz.f32 	%f526, %f398;
	ex2.approx.ftz.f32 	%f527, %f399;
	ex2.approx.ftz.f32 	%f528, %f400;
	ex2.approx.ftz.f32 	%f529, %f401;
	ex2.approx.ftz.f32 	%f530, %f402;
	ex2.approx.ftz.f32 	%f531, %f403;
	ex2.approx.ftz.f32 	%f532, %f404;
	ex2.approx.ftz.f32 	%f533, %f405;
	ex2.approx.ftz.f32 	%f534, %f406;
	ex2.approx.ftz.f32 	%f535, %f407;
	ex2.approx.ftz.f32 	%f536, %f408;
	ex2.approx.ftz.f32 	%f537, %f409;
	ex2.approx.ftz.f32 	%f538, %f410;
	ex2.approx.ftz.f32 	%f539, %f411;
	ex2.approx.ftz.f32 	%f540, %f412;
	ex2.approx.ftz.f32 	%f541, %f413;
	ex2.approx.ftz.f32 	%f542, %f414;
	ex2.approx.ftz.f32 	%f543, %f415;
	ex2.approx.ftz.f32 	%f544, %f416;
	.loc	1 159 31                        // 06-fused-attention.py:159:31 @[ 06-fused-attention.py:484:44 ]
	sub.f32 	%f545, %f2422, %f2425;
	.loc	1 159 25                        // 06-fused-attention.py:159:25 @[ 06-fused-attention.py:484:44 ]
	ex2.approx.ftz.f32 	%f546, %f545;
	.loc	2 260 15                        // standard.py:260:15 @[ 06-fused-attention.py:484:44 ]
	add.f32 	%f547, %f417, %f418;
	add.f32 	%f548, %f547, %f419;
	add.f32 	%f549, %f548, %f420;
	add.f32 	%f550, %f549, %f421;
	add.f32 	%f551, %f550, %f422;
	add.f32 	%f552, %f551, %f423;
	add.f32 	%f553, %f552, %f424;
	add.f32 	%f554, %f553, %f425;
	add.f32 	%f555, %f554, %f426;
	add.f32 	%f556, %f555, %f427;
	add.f32 	%f557, %f556, %f428;
	add.f32 	%f558, %f557, %f429;
	add.f32 	%f559, %f558, %f430;
	add.f32 	%f560, %f559, %f431;
	add.f32 	%f561, %f560, %f432;
	add.f32 	%f562, %f561, %f433;
	add.f32 	%f563, %f562, %f434;
	add.f32 	%f564, %f563, %f435;
	add.f32 	%f565, %f564, %f436;
	add.f32 	%f566, %f565, %f437;
	add.f32 	%f567, %f566, %f438;
	add.f32 	%f568, %f567, %f439;
	add.f32 	%f569, %f568, %f440;
	add.f32 	%f570, %f569, %f441;
	add.f32 	%f571, %f570, %f442;
	add.f32 	%f572, %f571, %f443;
	add.f32 	%f573, %f572, %f444;
	add.f32 	%f574, %f573, %f445;
	add.f32 	%f575, %f574, %f446;
	add.f32 	%f576, %f575, %f447;
	add.f32 	%f577, %f576, %f448;
	add.f32 	%f578, %f577, %f449;
	add.f32 	%f579, %f578, %f450;
	add.f32 	%f580, %f579, %f451;
	add.f32 	%f581, %f580, %f452;
	add.f32 	%f582, %f581, %f453;
	add.f32 	%f583, %f582, %f454;
	add.f32 	%f584, %f583, %f455;
	add.f32 	%f585, %f584, %f456;
	add.f32 	%f586, %f585, %f457;
	add.f32 	%f587, %f586, %f458;
	add.f32 	%f588, %f587, %f459;
	add.f32 	%f589, %f588, %f460;
	add.f32 	%f590, %f589, %f461;
	add.f32 	%f591, %f590, %f462;
	add.f32 	%f592, %f591, %f463;
	add.f32 	%f593, %f592, %f464;
	add.f32 	%f594, %f593, %f465;
	add.f32 	%f595, %f594, %f466;
	add.f32 	%f596, %f595, %f467;
	add.f32 	%f597, %f596, %f468;
	add.f32 	%f598, %f597, %f469;
	add.f32 	%f599, %f598, %f470;
	add.f32 	%f600, %f599, %f471;
	add.f32 	%f601, %f600, %f472;
	add.f32 	%f602, %f601, %f473;
	add.f32 	%f603, %f602, %f474;
	add.f32 	%f604, %f603, %f475;
	add.f32 	%f605, %f604, %f476;
	add.f32 	%f606, %f605, %f477;
	add.f32 	%f607, %f606, %f478;
	add.f32 	%f608, %f607, %f479;
	add.f32 	%f609, %f608, %f480;
	add.f32 	%f610, %f609, %f481;
	add.f32 	%f611, %f610, %f482;
	add.f32 	%f612, %f611, %f483;
	add.f32 	%f613, %f612, %f484;
	add.f32 	%f614, %f613, %f485;
	add.f32 	%f615, %f614, %f486;
	add.f32 	%f616, %f615, %f487;
	add.f32 	%f617, %f616, %f488;
	add.f32 	%f618, %f617, %f489;
	add.f32 	%f619, %f618, %f490;
	add.f32 	%f620, %f619, %f491;
	add.f32 	%f621, %f620, %f492;
	add.f32 	%f622, %f621, %f493;
	add.f32 	%f623, %f622, %f494;
	add.f32 	%f624, %f623, %f495;
	add.f32 	%f625, %f624, %f496;
	add.f32 	%f626, %f625, %f497;
	add.f32 	%f627, %f626, %f498;
	add.f32 	%f628, %f627, %f499;
	add.f32 	%f629, %f628, %f500;
	add.f32 	%f630, %f629, %f501;
	add.f32 	%f631, %f630, %f502;
	add.f32 	%f632, %f631, %f503;
	add.f32 	%f633, %f632, %f504;
	add.f32 	%f634, %f633, %f505;
	add.f32 	%f635, %f634, %f506;
	add.f32 	%f636, %f635, %f507;
	add.f32 	%f637, %f636, %f508;
	add.f32 	%f638, %f637, %f509;
	add.f32 	%f639, %f638, %f510;
	add.f32 	%f640, %f639, %f511;
	add.f32 	%f641, %f640, %f512;
	add.f32 	%f642, %f641, %f513;
	add.f32 	%f643, %f642, %f514;
	add.f32 	%f644, %f643, %f515;
	add.f32 	%f645, %f644, %f516;
	add.f32 	%f646, %f645, %f517;
	add.f32 	%f647, %f646, %f518;
	add.f32 	%f648, %f647, %f519;
	add.f32 	%f649, %f648, %f520;
	add.f32 	%f650, %f649, %f521;
	add.f32 	%f651, %f650, %f522;
	add.f32 	%f652, %f651, %f523;
	add.f32 	%f653, %f652, %f524;
	add.f32 	%f654, %f653, %f525;
	add.f32 	%f655, %f654, %f526;
	add.f32 	%f656, %f655, %f527;
	add.f32 	%f657, %f656, %f528;
	add.f32 	%f658, %f657, %f529;
	add.f32 	%f659, %f658, %f530;
	add.f32 	%f660, %f659, %f531;
	add.f32 	%f661, %f660, %f532;
	add.f32 	%f662, %f661, %f533;
	add.f32 	%f663, %f662, %f534;
	add.f32 	%f664, %f663, %f535;
	add.f32 	%f665, %f664, %f536;
	add.f32 	%f666, %f665, %f537;
	add.f32 	%f667, %f666, %f538;
	add.f32 	%f668, %f667, %f539;
	add.f32 	%f669, %f668, %f540;
	add.f32 	%f670, %f669, %f541;
	add.f32 	%f671, %f670, %f542;
	add.f32 	%f672, %f671, %f543;
	add.f32 	%f673, %f672, %f544;
	.loc	1 172 13                        // 06-fused-attention.py:172:13 @[ 06-fused-attention.py:484:44 ]
	cvt.rn.f16x2.f32 	%r271, %f418, %f417;
	cvt.rn.f16x2.f32 	%r272, %f420, %f419;
	cvt.rn.f16x2.f32 	%r273, %f422, %f421;
	cvt.rn.f16x2.f32 	%r274, %f424, %f423;
	cvt.rn.f16x2.f32 	%r275, %f426, %f425;
	cvt.rn.f16x2.f32 	%r276, %f428, %f427;
	cvt.rn.f16x2.f32 	%r277, %f430, %f429;
	cvt.rn.f16x2.f32 	%r278, %f432, %f431;
	cvt.rn.f16x2.f32 	%r279, %f434, %f433;
	cvt.rn.f16x2.f32 	%r280, %f436, %f435;
	cvt.rn.f16x2.f32 	%r281, %f438, %f437;
	cvt.rn.f16x2.f32 	%r282, %f440, %f439;
	cvt.rn.f16x2.f32 	%r283, %f442, %f441;
	cvt.rn.f16x2.f32 	%r284, %f444, %f443;
	cvt.rn.f16x2.f32 	%r285, %f446, %f445;
	cvt.rn.f16x2.f32 	%r286, %f448, %f447;
	cvt.rn.f16x2.f32 	%r287, %f450, %f449;
	cvt.rn.f16x2.f32 	%r288, %f452, %f451;
	cvt.rn.f16x2.f32 	%r289, %f454, %f453;
	cvt.rn.f16x2.f32 	%r290, %f456, %f455;
	cvt.rn.f16x2.f32 	%r291, %f458, %f457;
	cvt.rn.f16x2.f32 	%r292, %f460, %f459;
	cvt.rn.f16x2.f32 	%r293, %f462, %f461;
	cvt.rn.f16x2.f32 	%r294, %f464, %f463;
	cvt.rn.f16x2.f32 	%r295, %f466, %f465;
	cvt.rn.f16x2.f32 	%r296, %f468, %f467;
	cvt.rn.f16x2.f32 	%r297, %f470, %f469;
	cvt.rn.f16x2.f32 	%r298, %f472, %f471;
	cvt.rn.f16x2.f32 	%r299, %f474, %f473;
	cvt.rn.f16x2.f32 	%r300, %f476, %f475;
	cvt.rn.f16x2.f32 	%r301, %f478, %f477;
	cvt.rn.f16x2.f32 	%r302, %f480, %f479;
	cvt.rn.f16x2.f32 	%r303, %f482, %f481;
	cvt.rn.f16x2.f32 	%r304, %f484, %f483;
	cvt.rn.f16x2.f32 	%r305, %f486, %f485;
	cvt.rn.f16x2.f32 	%r306, %f488, %f487;
	cvt.rn.f16x2.f32 	%r307, %f490, %f489;
	cvt.rn.f16x2.f32 	%r308, %f492, %f491;
	cvt.rn.f16x2.f32 	%r309, %f494, %f493;
	cvt.rn.f16x2.f32 	%r310, %f496, %f495;
	cvt.rn.f16x2.f32 	%r311, %f498, %f497;
	cvt.rn.f16x2.f32 	%r312, %f500, %f499;
	cvt.rn.f16x2.f32 	%r313, %f502, %f501;
	cvt.rn.f16x2.f32 	%r314, %f504, %f503;
	cvt.rn.f16x2.f32 	%r315, %f506, %f505;
	cvt.rn.f16x2.f32 	%r316, %f508, %f507;
	cvt.rn.f16x2.f32 	%r317, %f510, %f509;
	cvt.rn.f16x2.f32 	%r318, %f512, %f511;
	cvt.rn.f16x2.f32 	%r319, %f514, %f513;
	cvt.rn.f16x2.f32 	%r320, %f516, %f515;
	cvt.rn.f16x2.f32 	%r321, %f518, %f517;
	cvt.rn.f16x2.f32 	%r322, %f520, %f519;
	cvt.rn.f16x2.f32 	%r323, %f522, %f521;
	cvt.rn.f16x2.f32 	%r324, %f524, %f523;
	cvt.rn.f16x2.f32 	%r325, %f526, %f525;
	cvt.rn.f16x2.f32 	%r326, %f528, %f527;
	cvt.rn.f16x2.f32 	%r327, %f530, %f529;
	cvt.rn.f16x2.f32 	%r328, %f532, %f531;
	cvt.rn.f16x2.f32 	%r329, %f534, %f533;
	cvt.rn.f16x2.f32 	%r330, %f536, %f535;
	cvt.rn.f16x2.f32 	%r331, %f538, %f537;
	cvt.rn.f16x2.f32 	%r332, %f540, %f539;
	cvt.rn.f16x2.f32 	%r333, %f542, %f541;
	cvt.rn.f16x2.f32 	%r334, %f544, %f543;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	add.s32 	%r268, %r126, 202560;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r268], %r2251;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	shl.b32 	%r349, %r338, 6;
	sub.s32 	%r270, %r198, %r349;
	mov.pred 	%p6, -1;
	// begin inline asm
	@%p6 tcgen05.st.sync.aligned.32x32b.x64.b32 [%r270], {%r271, %r272, %r273, %r274, %r275, %r276, %r277, %r278, %r279, %r280, %r281, %r282, %r283, %r284, %r285, %r286, %r287, %r288, %r289, %r290, %r291, %r292, %r293, %r294, %r295, %r296, %r297, %r298, %r299, %r300, %r301, %r302, %r303, %r304, %r305, %r306, %r307, %r308, %r309, %r310, %r311, %r312, %r313, %r314, %r315, %r316, %r317, %r318, %r319, %r320, %r321, %r322, %r323, %r324, %r325, %r326, %r327, %r328, %r329, %r330, %r331, %r332, %r333, %r334};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	add.s32 	%r335, %r126, 202576;
	// begin inline asm
	@%p4 mbarrier.arrive.shared::cta.b64 _, [%r335], 1;
	// end inline asm
	.loc	1 177 24                        // 06-fused-attention.py:177:24 @[ 06-fused-attention.py:484:44 ]
	fma.rn.f32 	%f2424, %f2424, %f546, %f673;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r2252, %r2252, 128;
	setp.lt.s32 	%p9, %r2252, %r124;
	mov.b32 	%r2251, %r61;
	mov.b32 	%f2422, %f2425;
	@%p9 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_27;
$L__BB0_14:                             //   in Loop: Header=BB0_2 Depth=1
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setmaxnreg.dec.sync.aligned.u32 32;
	ld.shared.u32 	%r583, [global_smem+201760];
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setp.lt.s32 	%p23, %r124, 1;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r578, %r126, 202320;
	mov.b32 	%r2239, 0;
	// begin inline asm
	{                                                           
	@!%p43 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r578], %r2239;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	add.s32 	%r21, %r1, -384;
	setp.eq.s32 	%p24, %r21, 0;
	and.pred  	%p18, %p24, %p43;
	add.s32 	%r580, %r126, 202336;
	// begin inline asm
	@%p18 mbarrier.arrive.expect_tx.shared.b64 _, [%r580], 32768;
	// end inline asm
	cvta.to.global.u64 	%rd38, %rd3;
	// begin inline asm
	barrier.sync.aligned 3, 64 ;
	// end inline asm
	shr.u32 	%r593, %r21, 5;
	shfl.sync.idx.b32	%r594, %r593, 0, 31, -1;
	elect.sync 	%r595|%p25, -1;
	and.pred  	%p26, %p43, %p25;
	setp.lt.u32 	%p27, %r21, 64;
	and.pred  	%p19, %p27, %p26;
	shl.b32 	%r596, %r594, 14;
	add.s32 	%r581, %r126, %r596;
	shl.b32 	%r582, %r594, 6;
	// begin inline asm
	@%p19 cp.async.bulk.tensor.2d.shared::cluster.global.mbarrier::complete_tx::bytes [%r581], [%rd38, {%r582, %r583}], [%r580];
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setp.gt.s32 	%p20, %r124, 128;
	.loc	1 212 22                        // 06-fused-attention.py:212:22 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r590, %r583, 128;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r585, %r126, 202328;
	// begin inline asm
	{                                                           
	@!%p20 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r585], %r2239;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 3, 64 ;
	// end inline asm
	and.pred  	%p21, %p24, %p20;
	add.s32 	%r587, %r126, 202344;
	// begin inline asm
	@%p21 mbarrier.arrive.expect_tx.shared.b64 _, [%r587], 32768;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 3, 64 ;
	// end inline asm
	elect.sync 	%r597|%p28, -1;
	and.pred  	%p29, %p20, %p28;
	and.pred  	%p22, %p27, %p29;
	add.s32 	%r588, %r581, 32768;
	// begin inline asm
	@%p22 cp.async.bulk.tensor.2d.shared::cluster.global.mbarrier::complete_tx::bytes [%r588], [%rd38, {%r582, %r590}], [%r587];
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	@%p23 bra 	$L__BB0_17;
// %bb.15:                              // %.lr.ph843
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	add.s32 	%r24, %r581, 65536;
	add.s32 	%r25, %r124, -256;
	cvta.to.global.u64 	%rd40, %rd2;
	mov.b32 	%r2242, 1;
	mov.b32 	%r2240, %r2239;
	mov.b32 	%r2241, %r2239;
	mov.b32 	%r2243, %r2239;
$L__BB0_16:                             //   Parent Loop BB0_2 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r605, %r583, %r2243;
	setp.lt.s32 	%p32, %r2243, %r25;
	shl.b32 	%r614, %r2240, 3;
	add.s32 	%r616, %r126, %r614;
	add.s32 	%r600, %r616, 202352;
	.loc	1 207 24                        // 06-fused-attention.py:207:24 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r600], %r2239;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r606, %r616, 202368;
	.loc	1 207 24                        // 06-fused-attention.py:207:24 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	@%p24 mbarrier.arrive.expect_tx.shared.b64 _, [%r606], 32768;
	// end inline asm
	shl.b32 	%r617, %r2240, 15;
	// begin inline asm
	barrier.sync.aligned 3, 64 ;
	// end inline asm
	elect.sync 	%r618|%p36, -1;
	and.pred  	%p31, %p27, %p36;
	add.s32 	%r603, %r24, %r617;
	// begin inline asm
	@%p31 cp.async.bulk.tensor.2d.shared::cluster.global.mbarrier::complete_tx::bytes [%r603], [%rd40, {%r582, %r605}], [%r606];
	// end inline asm
	add.s32 	%r619, %r2240, 1;
	setp.eq.s32 	%p37, %r619, 2;
	selp.b32 	%r2240, 0, %r619, %p37;
	selp.b32 	%r620, 1, 0, %p37;
	xor.b32  	%r2239, %r2239, %r620;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r621, %r2242, 1;
	setp.eq.s32 	%p38, %r621, 2;
	selp.b32 	%r2242, 0, %r621, %p38;
	selp.b32 	%r622, 1, 0, %p38;
	xor.b32  	%r2241, %r2241, %r622;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	shl.b32 	%r623, %r2242, 3;
	add.s32 	%r624, %r126, %r623;
	add.s32 	%r607, %r624, 202320;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	{                                                           
	@!%p32 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r607], %r2241;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r613, %r624, 202336;
	.loc	1 206 24                        // 06-fused-attention.py:206:24 @[ 06-fused-attention.py:484:44 ]
	and.pred  	%p33, %p24, %p32;
	// begin inline asm
	@%p33 mbarrier.arrive.expect_tx.shared.b64 _, [%r613], 32768;
	// end inline asm
	shl.b32 	%r625, %r2242, 15;
	// begin inline asm
	barrier.sync.aligned 3, 64 ;
	// end inline asm
	elect.sync 	%r626|%p39, -1;
	and.pred  	%p40, %p32, %p39;
	and.pred  	%p34, %p27, %p40;
	add.s32 	%r610, %r581, %r625;
	add.s32 	%r612, %r605, 256;
	// begin inline asm
	@%p34 cp.async.bulk.tensor.2d.shared::cluster.global.mbarrier::complete_tx::bytes [%r610], [%rd38, {%r582, %r612}], [%r613];
	// end inline asm
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r2243, %r2243, 128;
	setp.lt.s32 	%p41, %r2243, %r124;
	@%p41 bra 	$L__BB0_16;
$L__BB0_17:                             // %._crit_edge844
                                        //   in Loop: Header=BB0_2 Depth=1
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.inc.sync.aligned.u32 80;
	bra.uni 	$L__BB0_2;
$L__BB0_18:                             //   in Loop: Header=BB0_2 Depth=1
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setmaxnreg.inc.sync.aligned.u32 192;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	@%p43 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;
$L__BB0_20:                             // %.lr.ph832
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	ld.shared.u32 	%r36, [global_smem+201728];
	add.s32 	%r38, %r1, -128;
	shr.u32 	%r39, %r38, 5;
	and.b32  	%r2248, %r1, 127;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	shl.b32 	%r354, %r2248, 2;
	add.s32 	%r356, %r126, %r354;
	add.s32 	%r41, %r356, 196608;
	mov.b32 	%f2420, 0f3F800000;
	mov.b32 	%f2418, 0fFF800000;
	mov.b32 	%r2244, 0;
	mov.b32 	%r2245, %r2244;
	mov.b32 	%r2246, %r2244;
	mov.b32 	%r2247, %r2244;
$L__BB0_21:                             // %__nv_exp2f.exit397
                                        //   Parent Loop BB0_2 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	setp.eq.s32 	%p11, %r38, 0;
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	add.s32 	%r357, %r126, 202400;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r357], %r2246;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	shfl.sync.idx.b32	%r562, %r39, 0, 31, -1;
	shr.u32 	%r563, %r562, 2;
	shl.b32 	%r564, %r562, 21;
	and.b32  	%r565, %r564, 6291456;
	shl.b32 	%r566, %r563, 7;
	add.s32 	%r567, %r565, %r36;
	add.s32 	%r423, %r567, %r566;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r359, %r360, %r361, %r362, %r363, %r364, %r365, %r366, %r367, %r368, %r369, %r370, %r371, %r372, %r373, %r374, %r375, %r376, %r377, %r378, %r379, %r380, %r381, %r382, %r383, %r384, %r385, %r386, %r387, %r388, %r389, %r390, %r391, %r392, %r393, %r394, %r395, %r396, %r397, %r398, %r399, %r400, %r401, %r402, %r403, %r404, %r405, %r406, %r407, %r408, %r409, %r410, %r411, %r412, %r413, %r414, %r415, %r416, %r417, %r418, %r419, %r420, %r421, %r422}, [%r423];
	// end inline asm
	mov.b32 	%f678, %r359;
	mov.b32 	%f679, %r360;
	mov.b32 	%f680, %r361;
	mov.b32 	%f681, %r362;
	mov.b32 	%f682, %r363;
	mov.b32 	%f683, %r364;
	mov.b32 	%f684, %r365;
	mov.b32 	%f685, %r366;
	mov.b32 	%f686, %r367;
	mov.b32 	%f687, %r368;
	mov.b32 	%f688, %r369;
	mov.b32 	%f689, %r370;
	mov.b32 	%f690, %r371;
	mov.b32 	%f691, %r372;
	mov.b32 	%f692, %r373;
	mov.b32 	%f693, %r374;
	mov.b32 	%f694, %r375;
	mov.b32 	%f695, %r376;
	mov.b32 	%f696, %r377;
	mov.b32 	%f697, %r378;
	mov.b32 	%f698, %r379;
	mov.b32 	%f699, %r380;
	mov.b32 	%f700, %r381;
	mov.b32 	%f701, %r382;
	mov.b32 	%f702, %r383;
	mov.b32 	%f703, %r384;
	mov.b32 	%f704, %r385;
	mov.b32 	%f705, %r386;
	mov.b32 	%f706, %r387;
	mov.b32 	%f707, %r388;
	mov.b32 	%f708, %r389;
	mov.b32 	%f709, %r390;
	mov.b32 	%f710, %r391;
	mov.b32 	%f711, %r392;
	mov.b32 	%f712, %r393;
	mov.b32 	%f713, %r394;
	mov.b32 	%f714, %r395;
	mov.b32 	%f715, %r396;
	mov.b32 	%f716, %r397;
	mov.b32 	%f717, %r398;
	mov.b32 	%f718, %r399;
	mov.b32 	%f719, %r400;
	mov.b32 	%f720, %r401;
	mov.b32 	%f721, %r402;
	mov.b32 	%f722, %r403;
	mov.b32 	%f723, %r404;
	mov.b32 	%f724, %r405;
	mov.b32 	%f725, %r406;
	mov.b32 	%f726, %r407;
	mov.b32 	%f727, %r408;
	mov.b32 	%f728, %r409;
	mov.b32 	%f729, %r410;
	mov.b32 	%f730, %r411;
	mov.b32 	%f731, %r412;
	mov.b32 	%f732, %r413;
	mov.b32 	%f733, %r414;
	mov.b32 	%f734, %r415;
	mov.b32 	%f735, %r416;
	mov.b32 	%f736, %r417;
	mov.b32 	%f737, %r418;
	mov.b32 	%f738, %r419;
	mov.b32 	%f739, %r420;
	mov.b32 	%f740, %r421;
	mov.b32 	%f741, %r422;
	add.s32 	%r488, %r423, 64;
	// begin inline asm
	tcgen05.ld.sync.aligned.32x32b.x64.b32 {%r424, %r425, %r426, %r427, %r428, %r429, %r430, %r431, %r432, %r433, %r434, %r435, %r436, %r437, %r438, %r439, %r440, %r441, %r442, %r443, %r444, %r445, %r446, %r447, %r448, %r449, %r450, %r451, %r452, %r453, %r454, %r455, %r456, %r457, %r458, %r459, %r460, %r461, %r462, %r463, %r464, %r465, %r466, %r467, %r468, %r469, %r470, %r471, %r472, %r473, %r474, %r475, %r476, %r477, %r478, %r479, %r480, %r481, %r482, %r483, %r484, %r485, %r486, %r487}, [%r488];
	// end inline asm
	mov.b32 	%f742, %r424;
	mov.b32 	%f743, %r425;
	mov.b32 	%f744, %r426;
	mov.b32 	%f745, %r427;
	mov.b32 	%f746, %r428;
	mov.b32 	%f747, %r429;
	mov.b32 	%f748, %r430;
	mov.b32 	%f749, %r431;
	mov.b32 	%f750, %r432;
	mov.b32 	%f751, %r433;
	mov.b32 	%f752, %r434;
	mov.b32 	%f753, %r435;
	mov.b32 	%f754, %r436;
	mov.b32 	%f755, %r437;
	mov.b32 	%f756, %r438;
	mov.b32 	%f757, %r439;
	mov.b32 	%f758, %r440;
	mov.b32 	%f759, %r441;
	mov.b32 	%f760, %r442;
	mov.b32 	%f761, %r443;
	mov.b32 	%f762, %r444;
	mov.b32 	%f763, %r445;
	mov.b32 	%f764, %r446;
	mov.b32 	%f765, %r447;
	mov.b32 	%f766, %r448;
	mov.b32 	%f767, %r449;
	mov.b32 	%f768, %r450;
	mov.b32 	%f769, %r451;
	mov.b32 	%f770, %r452;
	mov.b32 	%f771, %r453;
	mov.b32 	%f772, %r454;
	mov.b32 	%f773, %r455;
	mov.b32 	%f774, %r456;
	mov.b32 	%f775, %r457;
	mov.b32 	%f776, %r458;
	mov.b32 	%f777, %r459;
	mov.b32 	%f778, %r460;
	mov.b32 	%f779, %r461;
	mov.b32 	%f780, %r462;
	mov.b32 	%f781, %r463;
	mov.b32 	%f782, %r464;
	mov.b32 	%f783, %r465;
	mov.b32 	%f784, %r466;
	mov.b32 	%f785, %r467;
	mov.b32 	%f786, %r468;
	mov.b32 	%f787, %r469;
	mov.b32 	%f788, %r470;
	mov.b32 	%f789, %r471;
	mov.b32 	%f790, %r472;
	mov.b32 	%f791, %r473;
	mov.b32 	%f792, %r474;
	mov.b32 	%f793, %r475;
	mov.b32 	%f794, %r476;
	mov.b32 	%f795, %r477;
	mov.b32 	%f796, %r478;
	mov.b32 	%f797, %r479;
	mov.b32 	%f798, %r480;
	mov.b32 	%f799, %r481;
	mov.b32 	%f800, %r482;
	mov.b32 	%f801, %r483;
	mov.b32 	%f802, %r484;
	mov.b32 	%f803, %r485;
	mov.b32 	%f804, %r486;
	mov.b32 	%f805, %r487;
	// begin inline asm
	tcgen05.wait::ld.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	add.s32 	%r489, %r126, 202416;
	// begin inline asm
	@%p11 mbarrier.arrive.shared::cta.b64 _, [%r489], 1;
	// end inline asm
	xor.b32  	%r46, %r2246, 1;
	.loc	2 167 27                        // standard.py:167:27 @[ 06-fused-attention.py:484:44 ]
	max.f32 	%f806, %f678, %f679;
	max.f32 	%f807, %f806, %f680;
	max.f32 	%f808, %f807, %f681;
	max.f32 	%f809, %f808, %f682;
	max.f32 	%f810, %f809, %f683;
	max.f32 	%f811, %f810, %f684;
	max.f32 	%f812, %f811, %f685;
	max.f32 	%f813, %f812, %f686;
	max.f32 	%f814, %f813, %f687;
	max.f32 	%f815, %f814, %f688;
	max.f32 	%f816, %f815, %f689;
	max.f32 	%f817, %f816, %f690;
	max.f32 	%f818, %f817, %f691;
	max.f32 	%f819, %f818, %f692;
	max.f32 	%f820, %f819, %f693;
	max.f32 	%f821, %f820, %f694;
	max.f32 	%f822, %f821, %f695;
	max.f32 	%f823, %f822, %f696;
	max.f32 	%f824, %f823, %f697;
	max.f32 	%f825, %f824, %f698;
	max.f32 	%f826, %f825, %f699;
	max.f32 	%f827, %f826, %f700;
	max.f32 	%f828, %f827, %f701;
	max.f32 	%f829, %f828, %f702;
	max.f32 	%f830, %f829, %f703;
	max.f32 	%f831, %f830, %f704;
	max.f32 	%f832, %f831, %f705;
	max.f32 	%f833, %f832, %f706;
	max.f32 	%f834, %f833, %f707;
	max.f32 	%f835, %f834, %f708;
	max.f32 	%f836, %f835, %f709;
	max.f32 	%f837, %f836, %f710;
	max.f32 	%f838, %f837, %f711;
	max.f32 	%f839, %f838, %f712;
	max.f32 	%f840, %f839, %f713;
	max.f32 	%f841, %f840, %f714;
	max.f32 	%f842, %f841, %f715;
	max.f32 	%f843, %f842, %f716;
	max.f32 	%f844, %f843, %f717;
	max.f32 	%f845, %f844, %f718;
	max.f32 	%f846, %f845, %f719;
	max.f32 	%f847, %f846, %f720;
	max.f32 	%f848, %f847, %f721;
	max.f32 	%f849, %f848, %f722;
	max.f32 	%f850, %f849, %f723;
	max.f32 	%f851, %f850, %f724;
	max.f32 	%f852, %f851, %f725;
	max.f32 	%f853, %f852, %f726;
	max.f32 	%f854, %f853, %f727;
	max.f32 	%f855, %f854, %f728;
	max.f32 	%f856, %f855, %f729;
	max.f32 	%f857, %f856, %f730;
	max.f32 	%f858, %f857, %f731;
	max.f32 	%f859, %f858, %f732;
	max.f32 	%f860, %f859, %f733;
	max.f32 	%f861, %f860, %f734;
	max.f32 	%f862, %f861, %f735;
	max.f32 	%f863, %f862, %f736;
	max.f32 	%f864, %f863, %f737;
	max.f32 	%f865, %f864, %f738;
	max.f32 	%f866, %f865, %f739;
	max.f32 	%f867, %f866, %f740;
	max.f32 	%f868, %f867, %f741;
	max.f32 	%f869, %f868, %f742;
	max.f32 	%f870, %f869, %f743;
	max.f32 	%f871, %f870, %f744;
	max.f32 	%f872, %f871, %f745;
	max.f32 	%f873, %f872, %f746;
	max.f32 	%f874, %f873, %f747;
	max.f32 	%f875, %f874, %f748;
	max.f32 	%f876, %f875, %f749;
	max.f32 	%f877, %f876, %f750;
	max.f32 	%f878, %f877, %f751;
	max.f32 	%f879, %f878, %f752;
	max.f32 	%f880, %f879, %f753;
	max.f32 	%f881, %f880, %f754;
	max.f32 	%f882, %f881, %f755;
	max.f32 	%f883, %f882, %f756;
	max.f32 	%f884, %f883, %f757;
	max.f32 	%f885, %f884, %f758;
	max.f32 	%f886, %f885, %f759;
	max.f32 	%f887, %f886, %f760;
	max.f32 	%f888, %f887, %f761;
	max.f32 	%f889, %f888, %f762;
	max.f32 	%f890, %f889, %f763;
	max.f32 	%f891, %f890, %f764;
	max.f32 	%f892, %f891, %f765;
	max.f32 	%f893, %f892, %f766;
	max.f32 	%f894, %f893, %f767;
	max.f32 	%f895, %f894, %f768;
	max.f32 	%f896, %f895, %f769;
	max.f32 	%f897, %f896, %f770;
	max.f32 	%f898, %f897, %f771;
	max.f32 	%f899, %f898, %f772;
	max.f32 	%f900, %f899, %f773;
	max.f32 	%f901, %f900, %f774;
	max.f32 	%f902, %f901, %f775;
	max.f32 	%f903, %f902, %f776;
	max.f32 	%f904, %f903, %f777;
	max.f32 	%f905, %f904, %f778;
	max.f32 	%f906, %f905, %f779;
	max.f32 	%f907, %f906, %f780;
	max.f32 	%f908, %f907, %f781;
	max.f32 	%f909, %f908, %f782;
	max.f32 	%f910, %f909, %f783;
	max.f32 	%f911, %f910, %f784;
	max.f32 	%f912, %f911, %f785;
	max.f32 	%f913, %f912, %f786;
	max.f32 	%f914, %f913, %f787;
	max.f32 	%f915, %f914, %f788;
	max.f32 	%f916, %f915, %f789;
	max.f32 	%f917, %f916, %f790;
	max.f32 	%f918, %f917, %f791;
	max.f32 	%f919, %f918, %f792;
	max.f32 	%f920, %f919, %f793;
	max.f32 	%f921, %f920, %f794;
	max.f32 	%f922, %f921, %f795;
	max.f32 	%f923, %f922, %f796;
	max.f32 	%f924, %f923, %f797;
	max.f32 	%f925, %f924, %f798;
	max.f32 	%f926, %f925, %f799;
	max.f32 	%f927, %f926, %f800;
	max.f32 	%f928, %f927, %f801;
	max.f32 	%f929, %f928, %f802;
	max.f32 	%f930, %f929, %f803;
	max.f32 	%f931, %f930, %f804;
	max.f32 	%f932, %f931, %f805;
	.loc	1 155 47                        // 06-fused-attention.py:155:47 @[ 06-fused-attention.py:484:44 ]
	mul.f32 	%f933, %f1, %f932;
	.loc	1 155 31                        // 06-fused-attention.py:155:31 @[ 06-fused-attention.py:484:44 ]
	max.f32 	%f2421, %f2418, %f933;
	add.s32 	%r568, %r2245, 1;
	setp.eq.s32 	%p15, %r568, 3;
	selp.b32 	%r569, 1, 0, %p15;
	xor.b32  	%r2244, %r2244, %r569;
	selp.b32 	%r2245, 1, %r568, %p15;
	shl.b32 	%r570, %r2245, 9;
	shl.b32 	%r571, %r2245, 3;
	add.s32 	%r572, %r126, %r571;
	add.s32 	%r492, %r572, 202192;
	add.s32 	%r490, %r572, 202224;
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r490], %r2244;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	add.s32 	%r573, %r41, %r570;
	st.shared.f32 	[%r573], %f2421;
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	// begin inline asm
	@%p11 mbarrier.arrive.shared::cta.b64 _, [%r492], 1;
	// end inline asm
	.loc	1 156 29                        // 06-fused-attention.py:156:29 @[ 06-fused-attention.py:484:44 ]
	neg.f32 	%f934, %f2421;
	fma.rn.f32 	%f935, %f1, %f678, %f934;
	fma.rn.f32 	%f936, %f1, %f679, %f934;
	fma.rn.f32 	%f937, %f1, %f680, %f934;
	fma.rn.f32 	%f938, %f1, %f681, %f934;
	fma.rn.f32 	%f939, %f1, %f682, %f934;
	fma.rn.f32 	%f940, %f1, %f683, %f934;
	fma.rn.f32 	%f941, %f1, %f684, %f934;
	fma.rn.f32 	%f942, %f1, %f685, %f934;
	fma.rn.f32 	%f943, %f1, %f686, %f934;
	fma.rn.f32 	%f944, %f1, %f687, %f934;
	fma.rn.f32 	%f945, %f1, %f688, %f934;
	fma.rn.f32 	%f946, %f1, %f689, %f934;
	fma.rn.f32 	%f947, %f1, %f690, %f934;
	fma.rn.f32 	%f948, %f1, %f691, %f934;
	fma.rn.f32 	%f949, %f1, %f692, %f934;
	fma.rn.f32 	%f950, %f1, %f693, %f934;
	fma.rn.f32 	%f951, %f1, %f694, %f934;
	fma.rn.f32 	%f952, %f1, %f695, %f934;
	fma.rn.f32 	%f953, %f1, %f696, %f934;
	fma.rn.f32 	%f954, %f1, %f697, %f934;
	fma.rn.f32 	%f955, %f1, %f698, %f934;
	fma.rn.f32 	%f956, %f1, %f699, %f934;
	fma.rn.f32 	%f957, %f1, %f700, %f934;
	fma.rn.f32 	%f958, %f1, %f701, %f934;
	fma.rn.f32 	%f959, %f1, %f702, %f934;
	fma.rn.f32 	%f960, %f1, %f703, %f934;
	fma.rn.f32 	%f961, %f1, %f704, %f934;
	fma.rn.f32 	%f962, %f1, %f705, %f934;
	fma.rn.f32 	%f963, %f1, %f706, %f934;
	fma.rn.f32 	%f964, %f1, %f707, %f934;
	fma.rn.f32 	%f965, %f1, %f708, %f934;
	fma.rn.f32 	%f966, %f1, %f709, %f934;
	fma.rn.f32 	%f967, %f1, %f710, %f934;
	fma.rn.f32 	%f968, %f1, %f711, %f934;
	fma.rn.f32 	%f969, %f1, %f712, %f934;
	fma.rn.f32 	%f970, %f1, %f713, %f934;
	fma.rn.f32 	%f971, %f1, %f714, %f934;
	fma.rn.f32 	%f972, %f1, %f715, %f934;
	fma.rn.f32 	%f973, %f1, %f716, %f934;
	fma.rn.f32 	%f974, %f1, %f717, %f934;
	fma.rn.f32 	%f975, %f1, %f718, %f934;
	fma.rn.f32 	%f976, %f1, %f719, %f934;
	fma.rn.f32 	%f977, %f1, %f720, %f934;
	fma.rn.f32 	%f978, %f1, %f721, %f934;
	fma.rn.f32 	%f979, %f1, %f722, %f934;
	fma.rn.f32 	%f980, %f1, %f723, %f934;
	fma.rn.f32 	%f981, %f1, %f724, %f934;
	fma.rn.f32 	%f982, %f1, %f725, %f934;
	fma.rn.f32 	%f983, %f1, %f726, %f934;
	fma.rn.f32 	%f984, %f1, %f727, %f934;
	fma.rn.f32 	%f985, %f1, %f728, %f934;
	fma.rn.f32 	%f986, %f1, %f729, %f934;
	fma.rn.f32 	%f987, %f1, %f730, %f934;
	fma.rn.f32 	%f988, %f1, %f731, %f934;
	fma.rn.f32 	%f989, %f1, %f732, %f934;
	fma.rn.f32 	%f990, %f1, %f733, %f934;
	fma.rn.f32 	%f991, %f1, %f734, %f934;
	fma.rn.f32 	%f992, %f1, %f735, %f934;
	fma.rn.f32 	%f993, %f1, %f736, %f934;
	fma.rn.f32 	%f994, %f1, %f737, %f934;
	fma.rn.f32 	%f995, %f1, %f738, %f934;
	fma.rn.f32 	%f996, %f1, %f739, %f934;
	fma.rn.f32 	%f997, %f1, %f740, %f934;
	fma.rn.f32 	%f998, %f1, %f741, %f934;
	fma.rn.f32 	%f999, %f1, %f742, %f934;
	fma.rn.f32 	%f1000, %f1, %f743, %f934;
	fma.rn.f32 	%f1001, %f1, %f744, %f934;
	fma.rn.f32 	%f1002, %f1, %f745, %f934;
	fma.rn.f32 	%f1003, %f1, %f746, %f934;
	fma.rn.f32 	%f1004, %f1, %f747, %f934;
	fma.rn.f32 	%f1005, %f1, %f748, %f934;
	fma.rn.f32 	%f1006, %f1, %f749, %f934;
	fma.rn.f32 	%f1007, %f1, %f750, %f934;
	fma.rn.f32 	%f1008, %f1, %f751, %f934;
	fma.rn.f32 	%f1009, %f1, %f752, %f934;
	fma.rn.f32 	%f1010, %f1, %f753, %f934;
	fma.rn.f32 	%f1011, %f1, %f754, %f934;
	fma.rn.f32 	%f1012, %f1, %f755, %f934;
	fma.rn.f32 	%f1013, %f1, %f756, %f934;
	fma.rn.f32 	%f1014, %f1, %f757, %f934;
	fma.rn.f32 	%f1015, %f1, %f758, %f934;
	fma.rn.f32 	%f1016, %f1, %f759, %f934;
	fma.rn.f32 	%f1017, %f1, %f760, %f934;
	fma.rn.f32 	%f1018, %f1, %f761, %f934;
	fma.rn.f32 	%f1019, %f1, %f762, %f934;
	fma.rn.f32 	%f1020, %f1, %f763, %f934;
	fma.rn.f32 	%f1021, %f1, %f764, %f934;
	fma.rn.f32 	%f1022, %f1, %f765, %f934;
	fma.rn.f32 	%f1023, %f1, %f766, %f934;
	fma.rn.f32 	%f1024, %f1, %f767, %f934;
	fma.rn.f32 	%f1025, %f1, %f768, %f934;
	fma.rn.f32 	%f1026, %f1, %f769, %f934;
	fma.rn.f32 	%f1027, %f1, %f770, %f934;
	fma.rn.f32 	%f1028, %f1, %f771, %f934;
	fma.rn.f32 	%f1029, %f1, %f772, %f934;
	fma.rn.f32 	%f1030, %f1, %f773, %f934;
	fma.rn.f32 	%f1031, %f1, %f774, %f934;
	fma.rn.f32 	%f1032, %f1, %f775, %f934;
	fma.rn.f32 	%f1033, %f1, %f776, %f934;
	fma.rn.f32 	%f1034, %f1, %f777, %f934;
	fma.rn.f32 	%f1035, %f1, %f778, %f934;
	fma.rn.f32 	%f1036, %f1, %f779, %f934;
	fma.rn.f32 	%f1037, %f1, %f780, %f934;
	fma.rn.f32 	%f1038, %f1, %f781, %f934;
	fma.rn.f32 	%f1039, %f1, %f782, %f934;
	fma.rn.f32 	%f1040, %f1, %f783, %f934;
	fma.rn.f32 	%f1041, %f1, %f784, %f934;
	fma.rn.f32 	%f1042, %f1, %f785, %f934;
	fma.rn.f32 	%f1043, %f1, %f786, %f934;
	fma.rn.f32 	%f1044, %f1, %f787, %f934;
	fma.rn.f32 	%f1045, %f1, %f788, %f934;
	fma.rn.f32 	%f1046, %f1, %f789, %f934;
	fma.rn.f32 	%f1047, %f1, %f790, %f934;
	fma.rn.f32 	%f1048, %f1, %f791, %f934;
	fma.rn.f32 	%f1049, %f1, %f792, %f934;
	fma.rn.f32 	%f1050, %f1, %f793, %f934;
	fma.rn.f32 	%f1051, %f1, %f794, %f934;
	fma.rn.f32 	%f1052, %f1, %f795, %f934;
	fma.rn.f32 	%f1053, %f1, %f796, %f934;
	fma.rn.f32 	%f1054, %f1, %f797, %f934;
	fma.rn.f32 	%f1055, %f1, %f798, %f934;
	fma.rn.f32 	%f1056, %f1, %f799, %f934;
	fma.rn.f32 	%f1057, %f1, %f800, %f934;
	fma.rn.f32 	%f1058, %f1, %f801, %f934;
	fma.rn.f32 	%f1059, %f1, %f802, %f934;
	fma.rn.f32 	%f1060, %f1, %f803, %f934;
	fma.rn.f32 	%f1061, %f1, %f804, %f934;
	fma.rn.f32 	%f1062, %f1, %f805, %f934;
	.loc	1 157 21                        // 06-fused-attention.py:157:21 @[ 06-fused-attention.py:484:44 ]
	ex2.approx.ftz.f32 	%f1063, %f935;
	ex2.approx.ftz.f32 	%f1064, %f936;
	ex2.approx.ftz.f32 	%f1065, %f937;
	ex2.approx.ftz.f32 	%f1066, %f938;
	ex2.approx.ftz.f32 	%f1067, %f939;
	ex2.approx.ftz.f32 	%f1068, %f940;
	ex2.approx.ftz.f32 	%f1069, %f941;
	ex2.approx.ftz.f32 	%f1070, %f942;
	ex2.approx.ftz.f32 	%f1071, %f943;
	ex2.approx.ftz.f32 	%f1072, %f944;
	ex2.approx.ftz.f32 	%f1073, %f945;
	ex2.approx.ftz.f32 	%f1074, %f946;
	ex2.approx.ftz.f32 	%f1075, %f947;
	ex2.approx.ftz.f32 	%f1076, %f948;
	ex2.approx.ftz.f32 	%f1077, %f949;
	ex2.approx.ftz.f32 	%f1078, %f950;
	ex2.approx.ftz.f32 	%f1079, %f951;
	ex2.approx.ftz.f32 	%f1080, %f952;
	ex2.approx.ftz.f32 	%f1081, %f953;
	ex2.approx.ftz.f32 	%f1082, %f954;
	ex2.approx.ftz.f32 	%f1083, %f955;
	ex2.approx.ftz.f32 	%f1084, %f956;
	ex2.approx.ftz.f32 	%f1085, %f957;
	ex2.approx.ftz.f32 	%f1086, %f958;
	ex2.approx.ftz.f32 	%f1087, %f959;
	ex2.approx.ftz.f32 	%f1088, %f960;
	ex2.approx.ftz.f32 	%f1089, %f961;
	ex2.approx.ftz.f32 	%f1090, %f962;
	ex2.approx.ftz.f32 	%f1091, %f963;
	ex2.approx.ftz.f32 	%f1092, %f964;
	ex2.approx.ftz.f32 	%f1093, %f965;
	ex2.approx.ftz.f32 	%f1094, %f966;
	ex2.approx.ftz.f32 	%f1095, %f967;
	ex2.approx.ftz.f32 	%f1096, %f968;
	ex2.approx.ftz.f32 	%f1097, %f969;
	ex2.approx.ftz.f32 	%f1098, %f970;
	ex2.approx.ftz.f32 	%f1099, %f971;
	ex2.approx.ftz.f32 	%f1100, %f972;
	ex2.approx.ftz.f32 	%f1101, %f973;
	ex2.approx.ftz.f32 	%f1102, %f974;
	ex2.approx.ftz.f32 	%f1103, %f975;
	ex2.approx.ftz.f32 	%f1104, %f976;
	ex2.approx.ftz.f32 	%f1105, %f977;
	ex2.approx.ftz.f32 	%f1106, %f978;
	ex2.approx.ftz.f32 	%f1107, %f979;
	ex2.approx.ftz.f32 	%f1108, %f980;
	ex2.approx.ftz.f32 	%f1109, %f981;
	ex2.approx.ftz.f32 	%f1110, %f982;
	ex2.approx.ftz.f32 	%f1111, %f983;
	ex2.approx.ftz.f32 	%f1112, %f984;
	ex2.approx.ftz.f32 	%f1113, %f985;
	ex2.approx.ftz.f32 	%f1114, %f986;
	ex2.approx.ftz.f32 	%f1115, %f987;
	ex2.approx.ftz.f32 	%f1116, %f988;
	ex2.approx.ftz.f32 	%f1117, %f989;
	ex2.approx.ftz.f32 	%f1118, %f990;
	ex2.approx.ftz.f32 	%f1119, %f991;
	ex2.approx.ftz.f32 	%f1120, %f992;
	ex2.approx.ftz.f32 	%f1121, %f993;
	ex2.approx.ftz.f32 	%f1122, %f994;
	ex2.approx.ftz.f32 	%f1123, %f995;
	ex2.approx.ftz.f32 	%f1124, %f996;
	ex2.approx.ftz.f32 	%f1125, %f997;
	ex2.approx.ftz.f32 	%f1126, %f998;
	ex2.approx.ftz.f32 	%f1127, %f999;
	ex2.approx.ftz.f32 	%f1128, %f1000;
	ex2.approx.ftz.f32 	%f1129, %f1001;
	ex2.approx.ftz.f32 	%f1130, %f1002;
	ex2.approx.ftz.f32 	%f1131, %f1003;
	ex2.approx.ftz.f32 	%f1132, %f1004;
	ex2.approx.ftz.f32 	%f1133, %f1005;
	ex2.approx.ftz.f32 	%f1134, %f1006;
	ex2.approx.ftz.f32 	%f1135, %f1007;
	ex2.approx.ftz.f32 	%f1136, %f1008;
	ex2.approx.ftz.f32 	%f1137, %f1009;
	ex2.approx.ftz.f32 	%f1138, %f1010;
	ex2.approx.ftz.f32 	%f1139, %f1011;
	ex2.approx.ftz.f32 	%f1140, %f1012;
	ex2.approx.ftz.f32 	%f1141, %f1013;
	ex2.approx.ftz.f32 	%f1142, %f1014;
	ex2.approx.ftz.f32 	%f1143, %f1015;
	ex2.approx.ftz.f32 	%f1144, %f1016;
	ex2.approx.ftz.f32 	%f1145, %f1017;
	ex2.approx.ftz.f32 	%f1146, %f1018;
	ex2.approx.ftz.f32 	%f1147, %f1019;
	ex2.approx.ftz.f32 	%f1148, %f1020;
	ex2.approx.ftz.f32 	%f1149, %f1021;
	ex2.approx.ftz.f32 	%f1150, %f1022;
	ex2.approx.ftz.f32 	%f1151, %f1023;
	ex2.approx.ftz.f32 	%f1152, %f1024;
	ex2.approx.ftz.f32 	%f1153, %f1025;
	ex2.approx.ftz.f32 	%f1154, %f1026;
	ex2.approx.ftz.f32 	%f1155, %f1027;
	ex2.approx.ftz.f32 	%f1156, %f1028;
	ex2.approx.ftz.f32 	%f1157, %f1029;
	ex2.approx.ftz.f32 	%f1158, %f1030;
	ex2.approx.ftz.f32 	%f1159, %f1031;
	ex2.approx.ftz.f32 	%f1160, %f1032;
	ex2.approx.ftz.f32 	%f1161, %f1033;
	ex2.approx.ftz.f32 	%f1162, %f1034;
	ex2.approx.ftz.f32 	%f1163, %f1035;
	ex2.approx.ftz.f32 	%f1164, %f1036;
	ex2.approx.ftz.f32 	%f1165, %f1037;
	ex2.approx.ftz.f32 	%f1166, %f1038;
	ex2.approx.ftz.f32 	%f1167, %f1039;
	ex2.approx.ftz.f32 	%f1168, %f1040;
	ex2.approx.ftz.f32 	%f1169, %f1041;
	ex2.approx.ftz.f32 	%f1170, %f1042;
	ex2.approx.ftz.f32 	%f1171, %f1043;
	ex2.approx.ftz.f32 	%f1172, %f1044;
	ex2.approx.ftz.f32 	%f1173, %f1045;
	ex2.approx.ftz.f32 	%f1174, %f1046;
	ex2.approx.ftz.f32 	%f1175, %f1047;
	ex2.approx.ftz.f32 	%f1176, %f1048;
	ex2.approx.ftz.f32 	%f1177, %f1049;
	ex2.approx.ftz.f32 	%f1178, %f1050;
	ex2.approx.ftz.f32 	%f1179, %f1051;
	ex2.approx.ftz.f32 	%f1180, %f1052;
	ex2.approx.ftz.f32 	%f1181, %f1053;
	ex2.approx.ftz.f32 	%f1182, %f1054;
	ex2.approx.ftz.f32 	%f1183, %f1055;
	ex2.approx.ftz.f32 	%f1184, %f1056;
	ex2.approx.ftz.f32 	%f1185, %f1057;
	ex2.approx.ftz.f32 	%f1186, %f1058;
	ex2.approx.ftz.f32 	%f1187, %f1059;
	ex2.approx.ftz.f32 	%f1188, %f1060;
	ex2.approx.ftz.f32 	%f1189, %f1061;
	ex2.approx.ftz.f32 	%f1190, %f1062;
	.loc	1 159 31                        // 06-fused-attention.py:159:31 @[ 06-fused-attention.py:484:44 ]
	sub.f32 	%f1191, %f2418, %f2421;
	.loc	1 159 25                        // 06-fused-attention.py:159:25 @[ 06-fused-attention.py:484:44 ]
	ex2.approx.ftz.f32 	%f1192, %f1191;
	.loc	2 260 15                        // standard.py:260:15 @[ 06-fused-attention.py:484:44 ]
	add.f32 	%f1193, %f1063, %f1064;
	add.f32 	%f1194, %f1193, %f1065;
	add.f32 	%f1195, %f1194, %f1066;
	add.f32 	%f1196, %f1195, %f1067;
	add.f32 	%f1197, %f1196, %f1068;
	add.f32 	%f1198, %f1197, %f1069;
	add.f32 	%f1199, %f1198, %f1070;
	add.f32 	%f1200, %f1199, %f1071;
	add.f32 	%f1201, %f1200, %f1072;
	add.f32 	%f1202, %f1201, %f1073;
	add.f32 	%f1203, %f1202, %f1074;
	add.f32 	%f1204, %f1203, %f1075;
	add.f32 	%f1205, %f1204, %f1076;
	add.f32 	%f1206, %f1205, %f1077;
	add.f32 	%f1207, %f1206, %f1078;
	add.f32 	%f1208, %f1207, %f1079;
	add.f32 	%f1209, %f1208, %f1080;
	add.f32 	%f1210, %f1209, %f1081;
	add.f32 	%f1211, %f1210, %f1082;
	add.f32 	%f1212, %f1211, %f1083;
	add.f32 	%f1213, %f1212, %f1084;
	add.f32 	%f1214, %f1213, %f1085;
	add.f32 	%f1215, %f1214, %f1086;
	add.f32 	%f1216, %f1215, %f1087;
	add.f32 	%f1217, %f1216, %f1088;
	add.f32 	%f1218, %f1217, %f1089;
	add.f32 	%f1219, %f1218, %f1090;
	add.f32 	%f1220, %f1219, %f1091;
	add.f32 	%f1221, %f1220, %f1092;
	add.f32 	%f1222, %f1221, %f1093;
	add.f32 	%f1223, %f1222, %f1094;
	add.f32 	%f1224, %f1223, %f1095;
	add.f32 	%f1225, %f1224, %f1096;
	add.f32 	%f1226, %f1225, %f1097;
	add.f32 	%f1227, %f1226, %f1098;
	add.f32 	%f1228, %f1227, %f1099;
	add.f32 	%f1229, %f1228, %f1100;
	add.f32 	%f1230, %f1229, %f1101;
	add.f32 	%f1231, %f1230, %f1102;
	add.f32 	%f1232, %f1231, %f1103;
	add.f32 	%f1233, %f1232, %f1104;
	add.f32 	%f1234, %f1233, %f1105;
	add.f32 	%f1235, %f1234, %f1106;
	add.f32 	%f1236, %f1235, %f1107;
	add.f32 	%f1237, %f1236, %f1108;
	add.f32 	%f1238, %f1237, %f1109;
	add.f32 	%f1239, %f1238, %f1110;
	add.f32 	%f1240, %f1239, %f1111;
	add.f32 	%f1241, %f1240, %f1112;
	add.f32 	%f1242, %f1241, %f1113;
	add.f32 	%f1243, %f1242, %f1114;
	add.f32 	%f1244, %f1243, %f1115;
	add.f32 	%f1245, %f1244, %f1116;
	add.f32 	%f1246, %f1245, %f1117;
	add.f32 	%f1247, %f1246, %f1118;
	add.f32 	%f1248, %f1247, %f1119;
	add.f32 	%f1249, %f1248, %f1120;
	add.f32 	%f1250, %f1249, %f1121;
	add.f32 	%f1251, %f1250, %f1122;
	add.f32 	%f1252, %f1251, %f1123;
	add.f32 	%f1253, %f1252, %f1124;
	add.f32 	%f1254, %f1253, %f1125;
	add.f32 	%f1255, %f1254, %f1126;
	add.f32 	%f1256, %f1255, %f1127;
	add.f32 	%f1257, %f1256, %f1128;
	add.f32 	%f1258, %f1257, %f1129;
	add.f32 	%f1259, %f1258, %f1130;
	add.f32 	%f1260, %f1259, %f1131;
	add.f32 	%f1261, %f1260, %f1132;
	add.f32 	%f1262, %f1261, %f1133;
	add.f32 	%f1263, %f1262, %f1134;
	add.f32 	%f1264, %f1263, %f1135;
	add.f32 	%f1265, %f1264, %f1136;
	add.f32 	%f1266, %f1265, %f1137;
	add.f32 	%f1267, %f1266, %f1138;
	add.f32 	%f1268, %f1267, %f1139;
	add.f32 	%f1269, %f1268, %f1140;
	add.f32 	%f1270, %f1269, %f1141;
	add.f32 	%f1271, %f1270, %f1142;
	add.f32 	%f1272, %f1271, %f1143;
	add.f32 	%f1273, %f1272, %f1144;
	add.f32 	%f1274, %f1273, %f1145;
	add.f32 	%f1275, %f1274, %f1146;
	add.f32 	%f1276, %f1275, %f1147;
	add.f32 	%f1277, %f1276, %f1148;
	add.f32 	%f1278, %f1277, %f1149;
	add.f32 	%f1279, %f1278, %f1150;
	add.f32 	%f1280, %f1279, %f1151;
	add.f32 	%f1281, %f1280, %f1152;
	add.f32 	%f1282, %f1281, %f1153;
	add.f32 	%f1283, %f1282, %f1154;
	add.f32 	%f1284, %f1283, %f1155;
	add.f32 	%f1285, %f1284, %f1156;
	add.f32 	%f1286, %f1285, %f1157;
	add.f32 	%f1287, %f1286, %f1158;
	add.f32 	%f1288, %f1287, %f1159;
	add.f32 	%f1289, %f1288, %f1160;
	add.f32 	%f1290, %f1289, %f1161;
	add.f32 	%f1291, %f1290, %f1162;
	add.f32 	%f1292, %f1291, %f1163;
	add.f32 	%f1293, %f1292, %f1164;
	add.f32 	%f1294, %f1293, %f1165;
	add.f32 	%f1295, %f1294, %f1166;
	add.f32 	%f1296, %f1295, %f1167;
	add.f32 	%f1297, %f1296, %f1168;
	add.f32 	%f1298, %f1297, %f1169;
	add.f32 	%f1299, %f1298, %f1170;
	add.f32 	%f1300, %f1299, %f1171;
	add.f32 	%f1301, %f1300, %f1172;
	add.f32 	%f1302, %f1301, %f1173;
	add.f32 	%f1303, %f1302, %f1174;
	add.f32 	%f1304, %f1303, %f1175;
	add.f32 	%f1305, %f1304, %f1176;
	add.f32 	%f1306, %f1305, %f1177;
	add.f32 	%f1307, %f1306, %f1178;
	add.f32 	%f1308, %f1307, %f1179;
	add.f32 	%f1309, %f1308, %f1180;
	add.f32 	%f1310, %f1309, %f1181;
	add.f32 	%f1311, %f1310, %f1182;
	add.f32 	%f1312, %f1311, %f1183;
	add.f32 	%f1313, %f1312, %f1184;
	add.f32 	%f1314, %f1313, %f1185;
	add.f32 	%f1315, %f1314, %f1186;
	add.f32 	%f1316, %f1315, %f1187;
	add.f32 	%f1317, %f1316, %f1188;
	add.f32 	%f1318, %f1317, %f1189;
	add.f32 	%f1319, %f1318, %f1190;
	.loc	1 172 13                        // 06-fused-attention.py:172:13 @[ 06-fused-attention.py:484:44 ]
	cvt.rn.f16x2.f32 	%r496, %f1064, %f1063;
	cvt.rn.f16x2.f32 	%r497, %f1066, %f1065;
	cvt.rn.f16x2.f32 	%r498, %f1068, %f1067;
	cvt.rn.f16x2.f32 	%r499, %f1070, %f1069;
	cvt.rn.f16x2.f32 	%r500, %f1072, %f1071;
	cvt.rn.f16x2.f32 	%r501, %f1074, %f1073;
	cvt.rn.f16x2.f32 	%r502, %f1076, %f1075;
	cvt.rn.f16x2.f32 	%r503, %f1078, %f1077;
	cvt.rn.f16x2.f32 	%r504, %f1080, %f1079;
	cvt.rn.f16x2.f32 	%r505, %f1082, %f1081;
	cvt.rn.f16x2.f32 	%r506, %f1084, %f1083;
	cvt.rn.f16x2.f32 	%r507, %f1086, %f1085;
	cvt.rn.f16x2.f32 	%r508, %f1088, %f1087;
	cvt.rn.f16x2.f32 	%r509, %f1090, %f1089;
	cvt.rn.f16x2.f32 	%r510, %f1092, %f1091;
	cvt.rn.f16x2.f32 	%r511, %f1094, %f1093;
	cvt.rn.f16x2.f32 	%r512, %f1096, %f1095;
	cvt.rn.f16x2.f32 	%r513, %f1098, %f1097;
	cvt.rn.f16x2.f32 	%r514, %f1100, %f1099;
	cvt.rn.f16x2.f32 	%r515, %f1102, %f1101;
	cvt.rn.f16x2.f32 	%r516, %f1104, %f1103;
	cvt.rn.f16x2.f32 	%r517, %f1106, %f1105;
	cvt.rn.f16x2.f32 	%r518, %f1108, %f1107;
	cvt.rn.f16x2.f32 	%r519, %f1110, %f1109;
	cvt.rn.f16x2.f32 	%r520, %f1112, %f1111;
	cvt.rn.f16x2.f32 	%r521, %f1114, %f1113;
	cvt.rn.f16x2.f32 	%r522, %f1116, %f1115;
	cvt.rn.f16x2.f32 	%r523, %f1118, %f1117;
	cvt.rn.f16x2.f32 	%r524, %f1120, %f1119;
	cvt.rn.f16x2.f32 	%r525, %f1122, %f1121;
	cvt.rn.f16x2.f32 	%r526, %f1124, %f1123;
	cvt.rn.f16x2.f32 	%r527, %f1126, %f1125;
	cvt.rn.f16x2.f32 	%r528, %f1128, %f1127;
	cvt.rn.f16x2.f32 	%r529, %f1130, %f1129;
	cvt.rn.f16x2.f32 	%r530, %f1132, %f1131;
	cvt.rn.f16x2.f32 	%r531, %f1134, %f1133;
	cvt.rn.f16x2.f32 	%r532, %f1136, %f1135;
	cvt.rn.f16x2.f32 	%r533, %f1138, %f1137;
	cvt.rn.f16x2.f32 	%r534, %f1140, %f1139;
	cvt.rn.f16x2.f32 	%r535, %f1142, %f1141;
	cvt.rn.f16x2.f32 	%r536, %f1144, %f1143;
	cvt.rn.f16x2.f32 	%r537, %f1146, %f1145;
	cvt.rn.f16x2.f32 	%r538, %f1148, %f1147;
	cvt.rn.f16x2.f32 	%r539, %f1150, %f1149;
	cvt.rn.f16x2.f32 	%r540, %f1152, %f1151;
	cvt.rn.f16x2.f32 	%r541, %f1154, %f1153;
	cvt.rn.f16x2.f32 	%r542, %f1156, %f1155;
	cvt.rn.f16x2.f32 	%r543, %f1158, %f1157;
	cvt.rn.f16x2.f32 	%r544, %f1160, %f1159;
	cvt.rn.f16x2.f32 	%r545, %f1162, %f1161;
	cvt.rn.f16x2.f32 	%r546, %f1164, %f1163;
	cvt.rn.f16x2.f32 	%r547, %f1166, %f1165;
	cvt.rn.f16x2.f32 	%r548, %f1168, %f1167;
	cvt.rn.f16x2.f32 	%r549, %f1170, %f1169;
	cvt.rn.f16x2.f32 	%r550, %f1172, %f1171;
	cvt.rn.f16x2.f32 	%r551, %f1174, %f1173;
	cvt.rn.f16x2.f32 	%r552, %f1176, %f1175;
	cvt.rn.f16x2.f32 	%r553, %f1178, %f1177;
	cvt.rn.f16x2.f32 	%r554, %f1180, %f1179;
	cvt.rn.f16x2.f32 	%r555, %f1182, %f1181;
	cvt.rn.f16x2.f32 	%r556, %f1184, %f1183;
	cvt.rn.f16x2.f32 	%r557, %f1186, %f1185;
	cvt.rn.f16x2.f32 	%r558, %f1188, %f1187;
	cvt.rn.f16x2.f32 	%r559, %f1190, %f1189;
	.loc	1 174 23                        // 06-fused-attention.py:174:23 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	add.s32 	%r493, %r126, 202464;
	// begin inline asm
	{                                                           
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r493], %r2246;           
	@!P1 bra.uni waitLoop;                                      
	}                                                           
	
	// end inline asm
	shl.b32 	%r574, %r563, 6;
	sub.s32 	%r495, %r423, %r574;
	mov.pred 	%p13, -1;
	// begin inline asm
	@%p13 tcgen05.st.sync.aligned.32x32b.x64.b32 [%r495], {%r496, %r497, %r498, %r499, %r500, %r501, %r502, %r503, %r504, %r505, %r506, %r507, %r508, %r509, %r510, %r511, %r512, %r513, %r514, %r515, %r516, %r517, %r518, %r519, %r520, %r521, %r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529, %r530, %r531, %r532, %r533, %r534, %r535, %r536, %r537, %r538, %r539, %r540, %r541, %r542, %r543, %r544, %r545, %r546, %r547, %r548, %r549, %r550, %r551, %r552, %r553, %r554, %r555, %r556, %r557, %r558, %r559};
	// end inline asm
	// begin inline asm
	tcgen05.wait::st.sync.aligned;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	add.s32 	%r560, %r126, 202480;
	// begin inline asm
	@%p11 mbarrier.arrive.shared::cta.b64 _, [%r560], 1;
	// end inline asm
	.loc	1 177 24                        // 06-fused-attention.py:177:24 @[ 06-fused-attention.py:484:44 ]
	fma.rn.f32 	%f2420, %f2420, %f1192, %f1319;
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r2247, %r2247, 128;
	setp.lt.s32 	%p16, %r2247, %r124;
	mov.b32 	%r2246, %r46;
	mov.b32 	%f2418, %f2421;
	@%p16 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_22;
$L__BB0_28:                             //   in Loop: Header=BB0_2 Depth=1
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	setmaxnreg.dec.sync.aligned.u32 32;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.inc.sync.aligned.u32 80;
	bra.uni 	$L__BB0_2;
$L__BB0_24:                             // %.._crit_edge_crit_edge
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 0 78                          // 06-fused-attention.py:0:78
	and.b32  	%r2253, %r1, 127;
	mov.b32 	%f2425, 0fFF800000;
	mov.b32 	%f2424, 0f3F800000;
$L__BB0_27:                             // %._crit_edge
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync.aligned 5, 128 ;
	// end inline asm
	shl.b32 	%r350, %r2253, 2;
	add.s32 	%r352, %r126, %r350;
	st.shared.f32 	[%r352+201216], %f2424;
	st.shared.f32 	[%r352+200704], %f2425;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.dec.sync.aligned.u32 80;
	bra.uni 	$L__BB0_2;
$L__BB0_6:                              //   in Loop: Header=BB0_2 Depth=1
	.loc	1 148 19                        // 06-fused-attention.py:148:19 @[ 06-fused-attention.py:484:44 ]
	add.s32 	%r632, %r126, 202512;
	mov.pred 	%p44, 0;
	// begin inline asm
	{                                                           
	@!%p44 bra.uni skipWait;                                      
	.reg .pred P1;                                              
	waitLoop:                                                   
	mbarrier.try_wait.parity.shared.b64 P1, [%r632], %r2235;           
	@!P1 bra.uni waitLoop;                                      
	skipWait:                                                   
	}                                                           
	
	// end inline asm
$L__BB0_13:                             // %._crit_edge847
                                        //   in Loop: Header=BB0_2 Depth=1
	.loc	1 203 78                        // 06-fused-attention.py:203:78 @[ 06-fused-attention.py:484:44 ]
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.inc.sync.aligned.u32 80;
	bra.uni 	$L__BB0_2;
$L__BB0_19:                             // %.._crit_edge833_crit_edge
                                        //   in Loop: Header=BB0_2 Depth=1
	and.b32  	%r2248, %r1, 127;
	mov.b32 	%f2421, 0fFF800000;
	mov.b32 	%f2420, 0f3F800000;
$L__BB0_22:                             // %._crit_edge833
                                        //   in Loop: Header=BB0_2 Depth=1
	// begin inline asm
	barrier.sync.aligned 4, 128 ;
	// end inline asm
	shl.b32 	%r575, %r2248, 2;
	add.s32 	%r577, %r126, %r575;
	st.shared.f32 	[%r577+200192], %f2420;
	st.shared.f32 	[%r577+199680], %f2421;
	// begin inline asm
	barrier.sync 1 ;
	// end inline asm
	setmaxnreg.dec.sync.aligned.u32 80;
	bra.uni 	$L__BB0_2;
$L__tmp10:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/mren/OpenSource2/triton/python/tutorials/06-fused-attention.py"
	.file	2 "/home/mren/OpenSource2/triton/python/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 5                                   // DW_FORM_data2
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 157                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x96 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 48                                  // DW_AT_name
.b8 54
.b8 45
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 45
.b8 97
.b8 116
.b8 116
.b8 101
.b8 110
.b8 116
.b8 105
.b8 111
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 109
.b8 114
.b8 101
.b8 110
.b8 47
.b8 79
.b8 112
.b8 101
.b8 110
.b8 83
.b8 111
.b8 117
.b8 114
.b8 99
.b8 101
.b8 50
.b8 47
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 47
.b8 112
.b8 121
.b8 116
.b8 104
.b8 111
.b8 110
.b8 47
.b8 116
.b8 117
.b8 116
.b8 111
.b8 114
.b8 105
.b8 97
.b8 108
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x5e:0x13 DW_TAG_subprogram
.b8 95                                  // DW_AT_name
.b8 97
.b8 116
.b8 116
.b8 110
.b8 95
.b8 102
.b8 119
.b8 100
.b8 95
.b8 116
.b8 109
.b8 97
.b8 95
.b8 100
.b8 112
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x71:0x2f DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 94                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x86:0x19 DW_TAG_inlined_subroutine
.b32 94                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp10                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 228                                 // DW_AT_call_line
.b8 1
.b8 44                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
