<stg><name>run</name>


<trans_list>

<trans id="606" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="2" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="29" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="32" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="34" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="35" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="36" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="39" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %inputAOV_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputAOV

]]></Node>
<StgValue><ssdm name="inputAOV_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %copyInputAOV_copyout = alloca i32 1

]]></Node>
<StgValue><ssdm name="copyInputAOV_copyout"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln620 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln620"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln620 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln620"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_25, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_4, void @empty_3, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_23, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %errorInTask

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputAOV, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_26, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputAOV, void @empty_8, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %copyInputAOV

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copyInputAOV, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_18, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copyInputAOV, void @empty_19, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
entry:31 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:32 %store_ln666 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
entry:33 %br_ln666 = br void %VITIS_LOOP_668_2

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_668_2:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_668_2:1 %icmp_ln666 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln666"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_668_2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_668_2:3 %add_ln666 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln666"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_668_2:4 %br_ln666 = br i1 %icmp_ln666, void %VITIS_LOOP_668_2.split, void %for.inc23.preheader

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_668_2.split:0 %specloopname_ln666 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln666"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_668_2.split:1 %trunc_ln670 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln670"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="6" op_2_bw="11">
<![CDATA[
VITIS_LOOP_668_2.split:2 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i6.i11, i6 %trunc_ln670, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_668_2.split:3 %zext_ln670 = zext i17 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln670"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
VITIS_LOOP_668_2.split:4 %shl_ln670_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %trunc_ln670, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln670_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="15">
<![CDATA[
VITIS_LOOP_668_2.split:5 %zext_ln670_1 = zext i15 %shl_ln670_1

]]></Node>
<StgValue><ssdm name="zext_ln670_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_668_2.split:6 %sub_ln670 = sub i18 %zext_ln670, i18 %zext_ln670_1

]]></Node>
<StgValue><ssdm name="sub_ln670"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_668_2.split:7 %br_ln668 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="32">
<![CDATA[
for.inc23.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc23.preheader:1 %store_ln674 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln674"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.preheader:2 %br_ln674 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i5 %add_ln668, void %arrayidx102.2.755.exit, i5 0, void %VITIS_LOOP_668_2.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="5">
<![CDATA[
for.inc:1 %trunc_ln668 = trunc i5 %j

]]></Node>
<StgValue><ssdm name="trunc_ln668"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %icmp_ln668 = icmp_eq  i5 %j, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln668"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:4 %add_ln668 = add i5 %j, i5 1

]]></Node>
<StgValue><ssdm name="add_ln668"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln668 = br i1 %icmp_ln668, void %for.inc.split, void %for.inc11

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc.split:1 %shl_ln670_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %trunc_ln668, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln670_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split:2 %zext_ln670_2 = zext i11 %shl_ln670_2

]]></Node>
<StgValue><ssdm name="zext_ln670_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.inc.split:3 %shl_ln670_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln670_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="9">
<![CDATA[
for.inc.split:4 %zext_ln670_3 = zext i9 %shl_ln670_3

]]></Node>
<StgValue><ssdm name="zext_ln670_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:5 %sub_ln670_1 = sub i12 %zext_ln670_2, i12 %zext_ln670_3

]]></Node>
<StgValue><ssdm name="sub_ln670_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:343 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %j, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="5">
<![CDATA[
for.inc.split:408 %trunc_ln670_2 = trunc i5 %j

]]></Node>
<StgValue><ssdm name="trunc_ln670_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc11:0 %store_ln666 = store i7 %add_ln666, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
for.inc11:1 %br_ln666 = br void %VITIS_LOOP_668_2

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:6 %sext_ln670 = sext i12 %sub_ln670_1

]]></Node>
<StgValue><ssdm name="sext_ln670"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:7 %add_ln670 = add i18 %sub_ln670, i18 %sext_ln670

]]></Node>
<StgValue><ssdm name="add_ln670"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:8 %sext_ln670_1 = sext i12 %sub_ln670_1

]]></Node>
<StgValue><ssdm name="sext_ln670_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:9 %zext_ln670_4 = zext i64 %sext_ln670_1

]]></Node>
<StgValue><ssdm name="zext_ln670_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:10 %mul_ln670 = mul i81 %zext_ln670_4, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:11 %trunc_ln670_1 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="trunc_ln670_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:12 %add_ln670_1 = add i6 %trunc_ln670_1, i6 %trunc_ln670

]]></Node>
<StgValue><ssdm name="add_ln670_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:13 %tmp_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %add_ln670_1, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:14 %tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %add_ln670_1, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:15 %zext_ln670_5 = zext i13 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln670_5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:16 %sub_ln670_2 = sub i15 %tmp_5, i15 %zext_ln670_5

]]></Node>
<StgValue><ssdm name="sub_ln670_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:17 %zext_ln670_6 = zext i15 %sub_ln670_2

]]></Node>
<StgValue><ssdm name="zext_ln670_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:18 %trainedRegions_addr = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_6

]]></Node>
<StgValue><ssdm name="trainedRegions_addr"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:19 %trainedRegions_load = load i15 %trainedRegions_addr

]]></Node>
<StgValue><ssdm name="trainedRegions_load"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:21 %or_ln670 = or i18 %add_ln670, i18 4

]]></Node>
<StgValue><ssdm name="or_ln670"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:22 %sext_ln670_2 = sext i18 %or_ln670

]]></Node>
<StgValue><ssdm name="sext_ln670_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:23 %zext_ln670_7 = zext i64 %sext_ln670_2

]]></Node>
<StgValue><ssdm name="zext_ln670_7"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:24 %mul_ln670_1 = mul i81 %zext_ln670_7, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:25 %tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_1, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:19 %trainedRegions_load = load i15 %trainedRegions_addr

]]></Node>
<StgValue><ssdm name="trainedRegions_load"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:26 %tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_7, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:27 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_7, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:28 %zext_ln670_8 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln670_8"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:29 %sub_ln670_3 = sub i15 %tmp_8, i15 %zext_ln670_8

]]></Node>
<StgValue><ssdm name="sub_ln670_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:30 %or_ln670_7 = or i15 %sub_ln670_3, i15 1

]]></Node>
<StgValue><ssdm name="or_ln670_7"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:31 %zext_ln670_9 = zext i15 %or_ln670_7

]]></Node>
<StgValue><ssdm name="zext_ln670_9"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:32 %trainedRegions_addr_1 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_9

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:33 %trainedRegions_load_1 = load i15 %trainedRegions_addr_1

]]></Node>
<StgValue><ssdm name="trainedRegions_load_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:35 %or_ln670_1 = or i18 %add_ln670, i18 8

]]></Node>
<StgValue><ssdm name="or_ln670_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:36 %sext_ln670_3 = sext i18 %or_ln670_1

]]></Node>
<StgValue><ssdm name="sext_ln670_3"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:37 %zext_ln670_10 = zext i64 %sext_ln670_3

]]></Node>
<StgValue><ssdm name="zext_ln670_10"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:38 %mul_ln670_2 = mul i81 %zext_ln670_10, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:39 %tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_2, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:33 %trainedRegions_load_1 = load i15 %trainedRegions_addr_1

]]></Node>
<StgValue><ssdm name="trainedRegions_load_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:40 %tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_1, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:41 %tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_1, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:42 %zext_ln670_11 = zext i13 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln670_11"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:43 %sub_ln670_4 = sub i15 %tmp_2, i15 %zext_ln670_11

]]></Node>
<StgValue><ssdm name="sub_ln670_4"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:44 %or_ln670_8 = or i15 %sub_ln670_4, i15 2

]]></Node>
<StgValue><ssdm name="or_ln670_8"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:45 %zext_ln670_12 = zext i15 %or_ln670_8

]]></Node>
<StgValue><ssdm name="zext_ln670_12"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:46 %trainedRegions_addr_2 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_12

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:47 %trainedRegions_load_2 = load i15 %trainedRegions_addr_2

]]></Node>
<StgValue><ssdm name="trainedRegions_load_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:49 %or_ln670_2 = or i18 %add_ln670, i18 12

]]></Node>
<StgValue><ssdm name="or_ln670_2"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:50 %sext_ln670_4 = sext i18 %or_ln670_2

]]></Node>
<StgValue><ssdm name="sext_ln670_4"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:51 %zext_ln670_13 = zext i64 %sext_ln670_4

]]></Node>
<StgValue><ssdm name="zext_ln670_13"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:52 %mul_ln670_3 = mul i81 %zext_ln670_13, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_3"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:53 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_3, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:47 %trainedRegions_load_2 = load i15 %trainedRegions_addr_2

]]></Node>
<StgValue><ssdm name="trainedRegions_load_2"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:54 %tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_4, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:55 %tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_4, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:56 %zext_ln670_14 = zext i13 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln670_14"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:57 %sub_ln670_5 = sub i15 %tmp_9, i15 %zext_ln670_14

]]></Node>
<StgValue><ssdm name="sub_ln670_5"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:58 %or_ln670_9 = or i15 %sub_ln670_5, i15 3

]]></Node>
<StgValue><ssdm name="or_ln670_9"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:59 %zext_ln670_15 = zext i15 %or_ln670_9

]]></Node>
<StgValue><ssdm name="zext_ln670_15"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:60 %trainedRegions_addr_3 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_15

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:61 %trainedRegions_load_3 = load i15 %trainedRegions_addr_3

]]></Node>
<StgValue><ssdm name="trainedRegions_load_3"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:63 %or_ln670_3 = or i18 %add_ln670, i18 16

]]></Node>
<StgValue><ssdm name="or_ln670_3"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:64 %sext_ln670_5 = sext i18 %or_ln670_3

]]></Node>
<StgValue><ssdm name="sext_ln670_5"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:65 %zext_ln670_16 = zext i64 %sext_ln670_5

]]></Node>
<StgValue><ssdm name="zext_ln670_16"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:66 %mul_ln670_4 = mul i81 %zext_ln670_16, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_4"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:67 %tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_4, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:61 %trainedRegions_load_3 = load i15 %trainedRegions_addr_3

]]></Node>
<StgValue><ssdm name="trainedRegions_load_3"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:68 %tmp_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_11, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:69 %tmp_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_11, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:70 %zext_ln670_17 = zext i13 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln670_17"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:71 %sub_ln670_6 = sub i15 %tmp_12, i15 %zext_ln670_17

]]></Node>
<StgValue><ssdm name="sub_ln670_6"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:72 %or_ln670_10 = or i15 %sub_ln670_6, i15 4

]]></Node>
<StgValue><ssdm name="or_ln670_10"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:73 %zext_ln670_18 = zext i15 %or_ln670_10

]]></Node>
<StgValue><ssdm name="zext_ln670_18"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:74 %trainedRegions_addr_4 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_18

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:75 %trainedRegions_load_4 = load i15 %trainedRegions_addr_4

]]></Node>
<StgValue><ssdm name="trainedRegions_load_4"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:77 %or_ln670_4 = or i18 %add_ln670, i18 20

]]></Node>
<StgValue><ssdm name="or_ln670_4"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:78 %sext_ln670_6 = sext i18 %or_ln670_4

]]></Node>
<StgValue><ssdm name="sext_ln670_6"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:79 %zext_ln670_19 = zext i64 %sext_ln670_6

]]></Node>
<StgValue><ssdm name="zext_ln670_19"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:80 %mul_ln670_5 = mul i81 %zext_ln670_19, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_5"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:81 %tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_5, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="180" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:75 %trainedRegions_load_4 = load i15 %trainedRegions_addr_4

]]></Node>
<StgValue><ssdm name="trainedRegions_load_4"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:82 %tmp_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_14, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:83 %tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_14, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:84 %zext_ln670_20 = zext i13 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln670_20"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:85 %sub_ln670_7 = sub i15 %tmp_15, i15 %zext_ln670_20

]]></Node>
<StgValue><ssdm name="sub_ln670_7"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:86 %or_ln670_11 = or i15 %sub_ln670_7, i15 5

]]></Node>
<StgValue><ssdm name="or_ln670_11"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:87 %zext_ln670_21 = zext i15 %or_ln670_11

]]></Node>
<StgValue><ssdm name="zext_ln670_21"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:88 %trainedRegions_addr_5 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_21

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_5"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:89 %trainedRegions_load_5 = load i15 %trainedRegions_addr_5

]]></Node>
<StgValue><ssdm name="trainedRegions_load_5"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:91 %or_ln670_5 = or i18 %add_ln670, i18 24

]]></Node>
<StgValue><ssdm name="or_ln670_5"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:92 %sext_ln670_7 = sext i18 %or_ln670_5

]]></Node>
<StgValue><ssdm name="sext_ln670_7"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:93 %zext_ln670_22 = zext i64 %sext_ln670_7

]]></Node>
<StgValue><ssdm name="zext_ln670_22"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:94 %mul_ln670_6 = mul i81 %zext_ln670_22, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_6"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:95 %tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_6, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="194" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:89 %trainedRegions_load_5 = load i15 %trainedRegions_addr_5

]]></Node>
<StgValue><ssdm name="trainedRegions_load_5"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:96 %tmp_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_17, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:97 %tmp_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_17, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:98 %zext_ln670_23 = zext i13 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln670_23"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:99 %sub_ln670_8 = sub i15 %tmp_18, i15 %zext_ln670_23

]]></Node>
<StgValue><ssdm name="sub_ln670_8"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:100 %or_ln670_12 = or i15 %sub_ln670_8, i15 6

]]></Node>
<StgValue><ssdm name="or_ln670_12"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:101 %zext_ln670_24 = zext i15 %or_ln670_12

]]></Node>
<StgValue><ssdm name="zext_ln670_24"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:102 %trainedRegions_addr_6 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_24

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_6"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:103 %trainedRegions_load_6 = load i15 %trainedRegions_addr_6

]]></Node>
<StgValue><ssdm name="trainedRegions_load_6"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:105 %or_ln670_6 = or i18 %add_ln670, i18 28

]]></Node>
<StgValue><ssdm name="or_ln670_6"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:106 %sext_ln670_8 = sext i18 %or_ln670_6

]]></Node>
<StgValue><ssdm name="sext_ln670_8"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:107 %zext_ln670_25 = zext i64 %sext_ln670_8

]]></Node>
<StgValue><ssdm name="zext_ln670_25"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:108 %mul_ln670_7 = mul i81 %zext_ln670_25, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_7"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:109 %tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_7, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:119 %add_ln670_2 = add i18 %add_ln670, i18 32

]]></Node>
<StgValue><ssdm name="add_ln670_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="209" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:103 %trainedRegions_load_6 = load i15 %trainedRegions_addr_6

]]></Node>
<StgValue><ssdm name="trainedRegions_load_6"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:110 %tmp_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_20, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:111 %tmp_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_20, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:112 %zext_ln670_26 = zext i13 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln670_26"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:113 %sub_ln670_9 = sub i15 %tmp_21, i15 %zext_ln670_26

]]></Node>
<StgValue><ssdm name="sub_ln670_9"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:114 %or_ln670_13 = or i15 %sub_ln670_9, i15 7

]]></Node>
<StgValue><ssdm name="or_ln670_13"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:115 %zext_ln670_27 = zext i15 %or_ln670_13

]]></Node>
<StgValue><ssdm name="zext_ln670_27"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:116 %trainedRegions_addr_7 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_27

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:117 %trainedRegions_load_7 = load i15 %trainedRegions_addr_7

]]></Node>
<StgValue><ssdm name="trainedRegions_load_7"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:120 %sext_ln670_9 = sext i18 %add_ln670_2

]]></Node>
<StgValue><ssdm name="sext_ln670_9"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:121 %zext_ln670_28 = zext i64 %sext_ln670_9

]]></Node>
<StgValue><ssdm name="zext_ln670_28"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:122 %mul_ln670_8 = mul i81 %zext_ln670_28, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_8"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:123 %tmp_23 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_8, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:133 %add_ln670_3 = add i18 %add_ln670, i18 36

]]></Node>
<StgValue><ssdm name="add_ln670_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="223" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:117 %trainedRegions_load_7 = load i15 %trainedRegions_addr_7

]]></Node>
<StgValue><ssdm name="trainedRegions_load_7"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:124 %tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_23, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:125 %tmp_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_23, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:126 %zext_ln670_29 = zext i13 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln670_29"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:127 %sub_ln670_10 = sub i15 %tmp_24, i15 %zext_ln670_29

]]></Node>
<StgValue><ssdm name="sub_ln670_10"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:128 %add_ln670_18 = add i15 %sub_ln670_10, i15 8

]]></Node>
<StgValue><ssdm name="add_ln670_18"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:129 %zext_ln670_30 = zext i15 %add_ln670_18

]]></Node>
<StgValue><ssdm name="zext_ln670_30"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:130 %trainedRegions_addr_8 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_30

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_8"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:131 %trainedRegions_load_8 = load i15 %trainedRegions_addr_8

]]></Node>
<StgValue><ssdm name="trainedRegions_load_8"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:134 %sext_ln670_10 = sext i18 %add_ln670_3

]]></Node>
<StgValue><ssdm name="sext_ln670_10"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:135 %zext_ln670_31 = zext i64 %sext_ln670_10

]]></Node>
<StgValue><ssdm name="zext_ln670_31"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:136 %mul_ln670_9 = mul i81 %zext_ln670_31, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_9"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:137 %tmp_26 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_9, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:147 %add_ln670_4 = add i18 %add_ln670, i18 40

]]></Node>
<StgValue><ssdm name="add_ln670_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="237" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:131 %trainedRegions_load_8 = load i15 %trainedRegions_addr_8

]]></Node>
<StgValue><ssdm name="trainedRegions_load_8"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:138 %tmp_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_26, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:139 %tmp_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_26, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:140 %zext_ln670_32 = zext i13 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln670_32"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:141 %sub_ln670_11 = sub i15 %tmp_27, i15 %zext_ln670_32

]]></Node>
<StgValue><ssdm name="sub_ln670_11"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:142 %add_ln670_19 = add i15 %sub_ln670_11, i15 9

]]></Node>
<StgValue><ssdm name="add_ln670_19"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:143 %zext_ln670_33 = zext i15 %add_ln670_19

]]></Node>
<StgValue><ssdm name="zext_ln670_33"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:144 %trainedRegions_addr_9 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_33

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_9"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:145 %trainedRegions_load_9 = load i15 %trainedRegions_addr_9

]]></Node>
<StgValue><ssdm name="trainedRegions_load_9"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:148 %sext_ln670_11 = sext i18 %add_ln670_4

]]></Node>
<StgValue><ssdm name="sext_ln670_11"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:149 %zext_ln670_34 = zext i64 %sext_ln670_11

]]></Node>
<StgValue><ssdm name="zext_ln670_34"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:150 %mul_ln670_10 = mul i81 %zext_ln670_34, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_10"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:151 %tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_10, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:161 %add_ln670_5 = add i18 %add_ln670, i18 44

]]></Node>
<StgValue><ssdm name="add_ln670_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="251" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:145 %trainedRegions_load_9 = load i15 %trainedRegions_addr_9

]]></Node>
<StgValue><ssdm name="trainedRegions_load_9"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:152 %tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_29, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:153 %tmp_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_29, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:154 %zext_ln670_35 = zext i13 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln670_35"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:155 %sub_ln670_12 = sub i15 %tmp_30, i15 %zext_ln670_35

]]></Node>
<StgValue><ssdm name="sub_ln670_12"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:156 %add_ln670_20 = add i15 %sub_ln670_12, i15 10

]]></Node>
<StgValue><ssdm name="add_ln670_20"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:157 %zext_ln670_36 = zext i15 %add_ln670_20

]]></Node>
<StgValue><ssdm name="zext_ln670_36"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:158 %trainedRegions_addr_10 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_36

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_10"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:159 %trainedRegions_load_10 = load i15 %trainedRegions_addr_10

]]></Node>
<StgValue><ssdm name="trainedRegions_load_10"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:162 %sext_ln670_12 = sext i18 %add_ln670_5

]]></Node>
<StgValue><ssdm name="sext_ln670_12"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:163 %zext_ln670_37 = zext i64 %sext_ln670_12

]]></Node>
<StgValue><ssdm name="zext_ln670_37"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:164 %mul_ln670_11 = mul i81 %zext_ln670_37, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_11"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:165 %tmp_32 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_11, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:175 %add_ln670_6 = add i18 %add_ln670, i18 48

]]></Node>
<StgValue><ssdm name="add_ln670_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:159 %trainedRegions_load_10 = load i15 %trainedRegions_addr_10

]]></Node>
<StgValue><ssdm name="trainedRegions_load_10"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:166 %tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_32, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:167 %tmp_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_32, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:168 %zext_ln670_38 = zext i13 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln670_38"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:169 %sub_ln670_13 = sub i15 %tmp_33, i15 %zext_ln670_38

]]></Node>
<StgValue><ssdm name="sub_ln670_13"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:170 %add_ln670_21 = add i15 %sub_ln670_13, i15 11

]]></Node>
<StgValue><ssdm name="add_ln670_21"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:171 %zext_ln670_39 = zext i15 %add_ln670_21

]]></Node>
<StgValue><ssdm name="zext_ln670_39"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:172 %trainedRegions_addr_11 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_39

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_11"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:173 %trainedRegions_load_11 = load i15 %trainedRegions_addr_11

]]></Node>
<StgValue><ssdm name="trainedRegions_load_11"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:176 %sext_ln670_13 = sext i18 %add_ln670_6

]]></Node>
<StgValue><ssdm name="sext_ln670_13"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:177 %zext_ln670_40 = zext i64 %sext_ln670_13

]]></Node>
<StgValue><ssdm name="zext_ln670_40"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:178 %mul_ln670_12 = mul i81 %zext_ln670_40, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_12"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:179 %tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_12, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:189 %add_ln670_7 = add i18 %add_ln670, i18 52

]]></Node>
<StgValue><ssdm name="add_ln670_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="279" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:173 %trainedRegions_load_11 = load i15 %trainedRegions_addr_11

]]></Node>
<StgValue><ssdm name="trainedRegions_load_11"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:180 %tmp_36 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_35, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:181 %tmp_37 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_35, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:182 %zext_ln670_41 = zext i13 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln670_41"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:183 %sub_ln670_14 = sub i15 %tmp_36, i15 %zext_ln670_41

]]></Node>
<StgValue><ssdm name="sub_ln670_14"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:184 %add_ln670_22 = add i15 %sub_ln670_14, i15 12

]]></Node>
<StgValue><ssdm name="add_ln670_22"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:185 %zext_ln670_42 = zext i15 %add_ln670_22

]]></Node>
<StgValue><ssdm name="zext_ln670_42"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:186 %trainedRegions_addr_12 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_42

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_12"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:187 %trainedRegions_load_12 = load i15 %trainedRegions_addr_12

]]></Node>
<StgValue><ssdm name="trainedRegions_load_12"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:190 %sext_ln670_14 = sext i18 %add_ln670_7

]]></Node>
<StgValue><ssdm name="sext_ln670_14"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:191 %zext_ln670_43 = zext i64 %sext_ln670_14

]]></Node>
<StgValue><ssdm name="zext_ln670_43"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:192 %mul_ln670_13 = mul i81 %zext_ln670_43, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_13"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:193 %tmp_38 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_13, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:203 %add_ln670_8 = add i18 %add_ln670, i18 56

]]></Node>
<StgValue><ssdm name="add_ln670_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="293" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:187 %trainedRegions_load_12 = load i15 %trainedRegions_addr_12

]]></Node>
<StgValue><ssdm name="trainedRegions_load_12"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:194 %tmp_39 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_38, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:195 %tmp_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_38, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:196 %zext_ln670_44 = zext i13 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln670_44"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:197 %sub_ln670_15 = sub i15 %tmp_39, i15 %zext_ln670_44

]]></Node>
<StgValue><ssdm name="sub_ln670_15"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:198 %add_ln670_23 = add i15 %sub_ln670_15, i15 13

]]></Node>
<StgValue><ssdm name="add_ln670_23"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:199 %zext_ln670_45 = zext i15 %add_ln670_23

]]></Node>
<StgValue><ssdm name="zext_ln670_45"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:200 %trainedRegions_addr_13 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_45

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_13"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:201 %trainedRegions_load_13 = load i15 %trainedRegions_addr_13

]]></Node>
<StgValue><ssdm name="trainedRegions_load_13"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:204 %sext_ln670_15 = sext i18 %add_ln670_8

]]></Node>
<StgValue><ssdm name="sext_ln670_15"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:205 %zext_ln670_46 = zext i64 %sext_ln670_15

]]></Node>
<StgValue><ssdm name="zext_ln670_46"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:206 %mul_ln670_14 = mul i81 %zext_ln670_46, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_14"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:207 %tmp_41 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_14, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:217 %add_ln670_9 = add i18 %add_ln670, i18 60

]]></Node>
<StgValue><ssdm name="add_ln670_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="307" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:201 %trainedRegions_load_13 = load i15 %trainedRegions_addr_13

]]></Node>
<StgValue><ssdm name="trainedRegions_load_13"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:208 %tmp_42 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_41, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:209 %tmp_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_41, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:210 %zext_ln670_47 = zext i13 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln670_47"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:211 %sub_ln670_16 = sub i15 %tmp_42, i15 %zext_ln670_47

]]></Node>
<StgValue><ssdm name="sub_ln670_16"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:212 %add_ln670_24 = add i15 %sub_ln670_16, i15 14

]]></Node>
<StgValue><ssdm name="add_ln670_24"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:213 %zext_ln670_48 = zext i15 %add_ln670_24

]]></Node>
<StgValue><ssdm name="zext_ln670_48"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:214 %trainedRegions_addr_14 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_48

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_14"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:215 %trainedRegions_load_14 = load i15 %trainedRegions_addr_14

]]></Node>
<StgValue><ssdm name="trainedRegions_load_14"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:218 %sext_ln670_16 = sext i18 %add_ln670_9

]]></Node>
<StgValue><ssdm name="sext_ln670_16"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:219 %zext_ln670_49 = zext i64 %sext_ln670_16

]]></Node>
<StgValue><ssdm name="zext_ln670_49"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:220 %mul_ln670_15 = mul i81 %zext_ln670_49, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_15"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:221 %tmp_44 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_15, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:231 %add_ln670_10 = add i18 %add_ln670, i18 64

]]></Node>
<StgValue><ssdm name="add_ln670_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="321" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:215 %trainedRegions_load_14 = load i15 %trainedRegions_addr_14

]]></Node>
<StgValue><ssdm name="trainedRegions_load_14"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:222 %tmp_45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_44, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:223 %tmp_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_44, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:224 %zext_ln670_50 = zext i13 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln670_50"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:225 %sub_ln670_17 = sub i15 %tmp_45, i15 %zext_ln670_50

]]></Node>
<StgValue><ssdm name="sub_ln670_17"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:226 %add_ln670_25 = add i15 %sub_ln670_17, i15 15

]]></Node>
<StgValue><ssdm name="add_ln670_25"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:227 %zext_ln670_51 = zext i15 %add_ln670_25

]]></Node>
<StgValue><ssdm name="zext_ln670_51"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:228 %trainedRegions_addr_15 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_51

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_15"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:229 %trainedRegions_load_15 = load i15 %trainedRegions_addr_15

]]></Node>
<StgValue><ssdm name="trainedRegions_load_15"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:232 %sext_ln670_17 = sext i18 %add_ln670_10

]]></Node>
<StgValue><ssdm name="sext_ln670_17"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:233 %zext_ln670_52 = zext i64 %sext_ln670_17

]]></Node>
<StgValue><ssdm name="zext_ln670_52"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:234 %mul_ln670_16 = mul i81 %zext_ln670_52, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_16"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:235 %tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_16, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:245 %add_ln670_11 = add i18 %add_ln670, i18 68

]]></Node>
<StgValue><ssdm name="add_ln670_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="335" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:229 %trainedRegions_load_15 = load i15 %trainedRegions_addr_15

]]></Node>
<StgValue><ssdm name="trainedRegions_load_15"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:236 %tmp_48 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_47, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:237 %tmp_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_47, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:238 %zext_ln670_53 = zext i13 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln670_53"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:239 %sub_ln670_18 = sub i15 %tmp_48, i15 %zext_ln670_53

]]></Node>
<StgValue><ssdm name="sub_ln670_18"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:240 %add_ln670_26 = add i15 %sub_ln670_18, i15 16

]]></Node>
<StgValue><ssdm name="add_ln670_26"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:241 %zext_ln670_54 = zext i15 %add_ln670_26

]]></Node>
<StgValue><ssdm name="zext_ln670_54"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:242 %trainedRegions_addr_16 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_54

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_16"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:243 %trainedRegions_load_16 = load i15 %trainedRegions_addr_16

]]></Node>
<StgValue><ssdm name="trainedRegions_load_16"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:246 %sext_ln670_18 = sext i18 %add_ln670_11

]]></Node>
<StgValue><ssdm name="sext_ln670_18"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:247 %zext_ln670_55 = zext i64 %sext_ln670_18

]]></Node>
<StgValue><ssdm name="zext_ln670_55"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:248 %mul_ln670_17 = mul i81 %zext_ln670_55, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_17"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:249 %tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_17, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:259 %add_ln670_12 = add i18 %add_ln670, i18 72

]]></Node>
<StgValue><ssdm name="add_ln670_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="349" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:243 %trainedRegions_load_16 = load i15 %trainedRegions_addr_16

]]></Node>
<StgValue><ssdm name="trainedRegions_load_16"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:250 %tmp_51 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_50, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:251 %tmp_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_50, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:252 %zext_ln670_56 = zext i13 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln670_56"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:253 %sub_ln670_19 = sub i15 %tmp_51, i15 %zext_ln670_56

]]></Node>
<StgValue><ssdm name="sub_ln670_19"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:254 %add_ln670_27 = add i15 %sub_ln670_19, i15 17

]]></Node>
<StgValue><ssdm name="add_ln670_27"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:255 %zext_ln670_57 = zext i15 %add_ln670_27

]]></Node>
<StgValue><ssdm name="zext_ln670_57"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:256 %trainedRegions_addr_17 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_57

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_17"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:257 %trainedRegions_load_17 = load i15 %trainedRegions_addr_17

]]></Node>
<StgValue><ssdm name="trainedRegions_load_17"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:260 %sext_ln670_19 = sext i18 %add_ln670_12

]]></Node>
<StgValue><ssdm name="sext_ln670_19"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:261 %zext_ln670_58 = zext i64 %sext_ln670_19

]]></Node>
<StgValue><ssdm name="zext_ln670_58"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:262 %mul_ln670_18 = mul i81 %zext_ln670_58, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_18"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:263 %tmp_53 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_18, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:273 %add_ln670_13 = add i18 %add_ln670, i18 76

]]></Node>
<StgValue><ssdm name="add_ln670_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="363" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:257 %trainedRegions_load_17 = load i15 %trainedRegions_addr_17

]]></Node>
<StgValue><ssdm name="trainedRegions_load_17"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:264 %tmp_54 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_53, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:265 %tmp_55 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_53, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:266 %zext_ln670_59 = zext i13 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln670_59"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:267 %sub_ln670_20 = sub i15 %tmp_54, i15 %zext_ln670_59

]]></Node>
<StgValue><ssdm name="sub_ln670_20"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:268 %add_ln670_28 = add i15 %sub_ln670_20, i15 18

]]></Node>
<StgValue><ssdm name="add_ln670_28"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:269 %zext_ln670_60 = zext i15 %add_ln670_28

]]></Node>
<StgValue><ssdm name="zext_ln670_60"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:270 %trainedRegions_addr_18 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_60

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_18"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:271 %trainedRegions_load_18 = load i15 %trainedRegions_addr_18

]]></Node>
<StgValue><ssdm name="trainedRegions_load_18"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:274 %sext_ln670_20 = sext i18 %add_ln670_13

]]></Node>
<StgValue><ssdm name="sext_ln670_20"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:275 %zext_ln670_61 = zext i64 %sext_ln670_20

]]></Node>
<StgValue><ssdm name="zext_ln670_61"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:276 %mul_ln670_19 = mul i81 %zext_ln670_61, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_19"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:277 %tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_19, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:287 %add_ln670_14 = add i18 %add_ln670, i18 80

]]></Node>
<StgValue><ssdm name="add_ln670_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="377" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:271 %trainedRegions_load_18 = load i15 %trainedRegions_addr_18

]]></Node>
<StgValue><ssdm name="trainedRegions_load_18"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:278 %tmp_57 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_56, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:279 %tmp_58 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_56, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:280 %zext_ln670_62 = zext i13 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln670_62"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:281 %sub_ln670_21 = sub i15 %tmp_57, i15 %zext_ln670_62

]]></Node>
<StgValue><ssdm name="sub_ln670_21"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:282 %add_ln670_29 = add i15 %sub_ln670_21, i15 19

]]></Node>
<StgValue><ssdm name="add_ln670_29"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:283 %zext_ln670_63 = zext i15 %add_ln670_29

]]></Node>
<StgValue><ssdm name="zext_ln670_63"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:284 %trainedRegions_addr_19 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_63

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_19"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:285 %trainedRegions_load_19 = load i15 %trainedRegions_addr_19

]]></Node>
<StgValue><ssdm name="trainedRegions_load_19"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:288 %sext_ln670_21 = sext i18 %add_ln670_14

]]></Node>
<StgValue><ssdm name="sext_ln670_21"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:289 %zext_ln670_64 = zext i64 %sext_ln670_21

]]></Node>
<StgValue><ssdm name="zext_ln670_64"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:290 %mul_ln670_20 = mul i81 %zext_ln670_64, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_20"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:291 %tmp_59 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_20, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:301 %add_ln670_15 = add i18 %add_ln670, i18 84

]]></Node>
<StgValue><ssdm name="add_ln670_15"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:315 %add_ln670_16 = add i18 %add_ln670, i18 88

]]></Node>
<StgValue><ssdm name="add_ln670_16"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:329 %add_ln670_17 = add i18 %add_ln670, i18 92

]]></Node>
<StgValue><ssdm name="add_ln670_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="393" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:285 %trainedRegions_load_19 = load i15 %trainedRegions_addr_19

]]></Node>
<StgValue><ssdm name="trainedRegions_load_19"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:292 %tmp_60 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_59, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:293 %tmp_61 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_59, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:294 %zext_ln670_65 = zext i13 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln670_65"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:295 %sub_ln670_22 = sub i15 %tmp_60, i15 %zext_ln670_65

]]></Node>
<StgValue><ssdm name="sub_ln670_22"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:296 %add_ln670_30 = add i15 %sub_ln670_22, i15 20

]]></Node>
<StgValue><ssdm name="add_ln670_30"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:297 %zext_ln670_66 = zext i15 %add_ln670_30

]]></Node>
<StgValue><ssdm name="zext_ln670_66"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:298 %trainedRegions_addr_20 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_66

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_20"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:299 %trainedRegions_load_20 = load i15 %trainedRegions_addr_20

]]></Node>
<StgValue><ssdm name="trainedRegions_load_20"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:302 %sext_ln670_22 = sext i18 %add_ln670_15

]]></Node>
<StgValue><ssdm name="sext_ln670_22"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:303 %zext_ln670_67 = zext i64 %sext_ln670_22

]]></Node>
<StgValue><ssdm name="zext_ln670_67"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:304 %mul_ln670_21 = mul i81 %zext_ln670_67, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_21"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:305 %tmp_62 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_21, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:316 %sext_ln670_23 = sext i18 %add_ln670_16

]]></Node>
<StgValue><ssdm name="sext_ln670_23"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:317 %zext_ln670_70 = zext i64 %sext_ln670_23

]]></Node>
<StgValue><ssdm name="zext_ln670_70"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:318 %mul_ln670_22 = mul i81 %zext_ln670_70, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_22"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:319 %tmp_65 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_22, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:330 %sext_ln670_24 = sext i18 %add_ln670_17

]]></Node>
<StgValue><ssdm name="sext_ln670_24"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="81" op_0_bw="64">
<![CDATA[
for.inc.split:331 %zext_ln670_73 = zext i64 %sext_ln670_24

]]></Node>
<StgValue><ssdm name="zext_ln670_73"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.inc.split:332 %mul_ln670_23 = mul i81 %zext_ln670_73, i81 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln670_23"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:333 %tmp_68 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670_23, i32 75, i32 80

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="414" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:299 %trainedRegions_load_20 = load i15 %trainedRegions_addr_20

]]></Node>
<StgValue><ssdm name="trainedRegions_load_20"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:306 %tmp_63 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_62, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:307 %tmp_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_62, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:308 %zext_ln670_68 = zext i13 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln670_68"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:309 %sub_ln670_23 = sub i15 %tmp_63, i15 %zext_ln670_68

]]></Node>
<StgValue><ssdm name="sub_ln670_23"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:310 %add_ln670_31 = add i15 %sub_ln670_23, i15 21

]]></Node>
<StgValue><ssdm name="add_ln670_31"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:311 %zext_ln670_69 = zext i15 %add_ln670_31

]]></Node>
<StgValue><ssdm name="zext_ln670_69"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:312 %trainedRegions_addr_21 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_69

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_21"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:313 %trainedRegions_load_21 = load i15 %trainedRegions_addr_21

]]></Node>
<StgValue><ssdm name="trainedRegions_load_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="423" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:313 %trainedRegions_load_21 = load i15 %trainedRegions_addr_21

]]></Node>
<StgValue><ssdm name="trainedRegions_load_21"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:320 %tmp_66 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_65, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:321 %tmp_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_65, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:322 %zext_ln670_71 = zext i13 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln670_71"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:323 %sub_ln670_24 = sub i15 %tmp_66, i15 %zext_ln670_71

]]></Node>
<StgValue><ssdm name="sub_ln670_24"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:324 %add_ln670_32 = add i15 %sub_ln670_24, i15 22

]]></Node>
<StgValue><ssdm name="add_ln670_32"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:325 %zext_ln670_72 = zext i15 %add_ln670_32

]]></Node>
<StgValue><ssdm name="zext_ln670_72"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:326 %trainedRegions_addr_22 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_72

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_22"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:327 %trainedRegions_load_22 = load i15 %trainedRegions_addr_22

]]></Node>
<StgValue><ssdm name="trainedRegions_load_22"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="432" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:327 %trainedRegions_load_22 = load i15 %trainedRegions_addr_22

]]></Node>
<StgValue><ssdm name="trainedRegions_load_22"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="4" op_3_bw="5">
<![CDATA[
for.inc.split:334 %tmp_69 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_68, i4 %trunc_ln668, i5 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.split:335 %tmp_70 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %tmp_68, i4 %trunc_ln668, i3 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="13">
<![CDATA[
for.inc.split:336 %zext_ln670_74 = zext i13 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln670_74"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:337 %sub_ln670_25 = sub i15 %tmp_69, i15 %zext_ln670_74

]]></Node>
<StgValue><ssdm name="sub_ln670_25"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:338 %add_ln670_33 = add i15 %sub_ln670_25, i15 23

]]></Node>
<StgValue><ssdm name="add_ln670_33"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:339 %zext_ln670_75 = zext i15 %add_ln670_33

]]></Node>
<StgValue><ssdm name="zext_ln670_75"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:340 %trainedRegions_addr_23 = getelementptr i32 %trainedRegions, i32 0, i32 %zext_ln670_75

]]></Node>
<StgValue><ssdm name="trainedRegions_addr_23"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:341 %trainedRegions_load_23 = load i15 %trainedRegions_addr_23

]]></Node>
<StgValue><ssdm name="trainedRegions_load_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln668"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:20 %bitcast_ln670 = bitcast i32 %trainedRegions_load

]]></Node>
<StgValue><ssdm name="bitcast_ln670"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:34 %bitcast_ln670_1 = bitcast i32 %trainedRegions_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln670_1"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:48 %bitcast_ln670_2 = bitcast i32 %trainedRegions_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln670_2"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:62 %bitcast_ln670_3 = bitcast i32 %trainedRegions_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln670_3"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %bitcast_ln670_4 = bitcast i32 %trainedRegions_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln670_4"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:90 %bitcast_ln670_5 = bitcast i32 %trainedRegions_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln670_5"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:104 %bitcast_ln670_6 = bitcast i32 %trainedRegions_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln670_6"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:118 %bitcast_ln670_7 = bitcast i32 %trainedRegions_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln670_7"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:132 %bitcast_ln670_8 = bitcast i32 %trainedRegions_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln670_8"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:146 %bitcast_ln670_9 = bitcast i32 %trainedRegions_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln670_9"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:160 %bitcast_ln670_10 = bitcast i32 %trainedRegions_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln670_10"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:174 %bitcast_ln670_11 = bitcast i32 %trainedRegions_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln670_11"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:188 %bitcast_ln670_12 = bitcast i32 %trainedRegions_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln670_12"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:202 %bitcast_ln670_13 = bitcast i32 %trainedRegions_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln670_13"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:216 %bitcast_ln670_14 = bitcast i32 %trainedRegions_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln670_14"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:230 %bitcast_ln670_15 = bitcast i32 %trainedRegions_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln670_15"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:244 %bitcast_ln670_16 = bitcast i32 %trainedRegions_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln670_16"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:258 %bitcast_ln670_17 = bitcast i32 %trainedRegions_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln670_17"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:272 %bitcast_ln670_18 = bitcast i32 %trainedRegions_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln670_18"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:286 %bitcast_ln670_19 = bitcast i32 %trainedRegions_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln670_19"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:300 %bitcast_ln670_20 = bitcast i32 %trainedRegions_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln670_20"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:314 %bitcast_ln670_21 = bitcast i32 %trainedRegions_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln670_21"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:328 %bitcast_ln670_22 = bitcast i32 %trainedRegions_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln670_22"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:341 %trainedRegions_load_23 = load i15 %trainedRegions_addr_23

]]></Node>
<StgValue><ssdm name="trainedRegions_load_23"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:342 %bitcast_ln670_23 = bitcast i32 %trainedRegions_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln670_23"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="3" op_3_bw="3">
<![CDATA[
for.inc.split:344 %tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3, i6 %trunc_ln670, i3 %lshr_ln, i3 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:345 %zext_ln670_76 = zext i12 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln670_76"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:346 %regions_addr = getelementptr i32 %regions, i32 0, i32 %zext_ln670_76

]]></Node>
<StgValue><ssdm name="regions_addr"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:347 %or_ln670_14 = or i12 %tmp_71, i12 1

]]></Node>
<StgValue><ssdm name="or_ln670_14"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:348 %zext_ln670_77 = zext i12 %or_ln670_14

]]></Node>
<StgValue><ssdm name="zext_ln670_77"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:349 %regions_addr_1 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_77

]]></Node>
<StgValue><ssdm name="regions_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:350 %or_ln670_15 = or i12 %tmp_71, i12 2

]]></Node>
<StgValue><ssdm name="or_ln670_15"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:351 %zext_ln670_78 = zext i12 %or_ln670_15

]]></Node>
<StgValue><ssdm name="zext_ln670_78"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:352 %regions_addr_2 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_78

]]></Node>
<StgValue><ssdm name="regions_addr_2"/></StgValue>
</operation>

<operation id="476" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:353 %or_ln670_16 = or i12 %tmp_71, i12 3

]]></Node>
<StgValue><ssdm name="or_ln670_16"/></StgValue>
</operation>

<operation id="477" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:354 %zext_ln670_79 = zext i12 %or_ln670_16

]]></Node>
<StgValue><ssdm name="zext_ln670_79"/></StgValue>
</operation>

<operation id="478" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:355 %regions_addr_3 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_79

]]></Node>
<StgValue><ssdm name="regions_addr_3"/></StgValue>
</operation>

<operation id="479" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:356 %or_ln670_17 = or i12 %tmp_71, i12 4

]]></Node>
<StgValue><ssdm name="or_ln670_17"/></StgValue>
</operation>

<operation id="480" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:357 %zext_ln670_80 = zext i12 %or_ln670_17

]]></Node>
<StgValue><ssdm name="zext_ln670_80"/></StgValue>
</operation>

<operation id="481" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:358 %regions_addr_4 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_80

]]></Node>
<StgValue><ssdm name="regions_addr_4"/></StgValue>
</operation>

<operation id="482" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:359 %or_ln670_18 = or i12 %tmp_71, i12 5

]]></Node>
<StgValue><ssdm name="or_ln670_18"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:360 %zext_ln670_81 = zext i12 %or_ln670_18

]]></Node>
<StgValue><ssdm name="zext_ln670_81"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:361 %regions_addr_5 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_81

]]></Node>
<StgValue><ssdm name="regions_addr_5"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:362 %or_ln670_19 = or i12 %tmp_71, i12 6

]]></Node>
<StgValue><ssdm name="or_ln670_19"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:363 %zext_ln670_82 = zext i12 %or_ln670_19

]]></Node>
<StgValue><ssdm name="zext_ln670_82"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:364 %regions_addr_6 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_82

]]></Node>
<StgValue><ssdm name="regions_addr_6"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:365 %or_ln670_20 = or i12 %tmp_71, i12 7

]]></Node>
<StgValue><ssdm name="or_ln670_20"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:366 %zext_ln670_83 = zext i12 %or_ln670_20

]]></Node>
<StgValue><ssdm name="zext_ln670_83"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:367 %regions_addr_7 = getelementptr i32 %regions, i32 0, i32 %zext_ln670_83

]]></Node>
<StgValue><ssdm name="regions_addr_7"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:368 %regions_1_addr = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_76

]]></Node>
<StgValue><ssdm name="regions_1_addr"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:369 %regions_1_addr_1 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_77

]]></Node>
<StgValue><ssdm name="regions_1_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:370 %regions_1_addr_2 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_78

]]></Node>
<StgValue><ssdm name="regions_1_addr_2"/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:371 %regions_1_addr_3 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_79

]]></Node>
<StgValue><ssdm name="regions_1_addr_3"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:372 %regions_1_addr_4 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_80

]]></Node>
<StgValue><ssdm name="regions_1_addr_4"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:373 %regions_1_addr_5 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_81

]]></Node>
<StgValue><ssdm name="regions_1_addr_5"/></StgValue>
</operation>

<operation id="497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:374 %regions_1_addr_6 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_82

]]></Node>
<StgValue><ssdm name="regions_1_addr_6"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:375 %regions_1_addr_7 = getelementptr i32 %regions_1, i32 0, i32 %zext_ln670_83

]]></Node>
<StgValue><ssdm name="regions_1_addr_7"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:376 %regions_2_addr = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_76

]]></Node>
<StgValue><ssdm name="regions_2_addr"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:377 %regions_2_addr_1 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_77

]]></Node>
<StgValue><ssdm name="regions_2_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:378 %regions_2_addr_2 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_78

]]></Node>
<StgValue><ssdm name="regions_2_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:379 %regions_2_addr_3 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_79

]]></Node>
<StgValue><ssdm name="regions_2_addr_3"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:380 %regions_2_addr_4 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_80

]]></Node>
<StgValue><ssdm name="regions_2_addr_4"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:381 %regions_2_addr_5 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_81

]]></Node>
<StgValue><ssdm name="regions_2_addr_5"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:382 %regions_2_addr_6 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_82

]]></Node>
<StgValue><ssdm name="regions_2_addr_6"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:383 %regions_2_addr_7 = getelementptr i32 %regions_2, i32 0, i32 %zext_ln670_83

]]></Node>
<StgValue><ssdm name="regions_2_addr_7"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:384 %regions_3_addr = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_76

]]></Node>
<StgValue><ssdm name="regions_3_addr"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:385 %regions_3_addr_1 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_77

]]></Node>
<StgValue><ssdm name="regions_3_addr_1"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:386 %regions_3_addr_2 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_78

]]></Node>
<StgValue><ssdm name="regions_3_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:387 %regions_3_addr_3 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_79

]]></Node>
<StgValue><ssdm name="regions_3_addr_3"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:388 %regions_3_addr_4 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_80

]]></Node>
<StgValue><ssdm name="regions_3_addr_4"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:389 %regions_3_addr_5 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_81

]]></Node>
<StgValue><ssdm name="regions_3_addr_5"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:390 %regions_3_addr_6 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_82

]]></Node>
<StgValue><ssdm name="regions_3_addr_6"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:391 %regions_3_addr_7 = getelementptr i32 %regions_3, i32 0, i32 %zext_ln670_83

]]></Node>
<StgValue><ssdm name="regions_3_addr_7"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:392 %regions_4_addr = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_76

]]></Node>
<StgValue><ssdm name="regions_4_addr"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:393 %regions_4_addr_1 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_77

]]></Node>
<StgValue><ssdm name="regions_4_addr_1"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:394 %regions_4_addr_2 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_78

]]></Node>
<StgValue><ssdm name="regions_4_addr_2"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:395 %regions_4_addr_3 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_79

]]></Node>
<StgValue><ssdm name="regions_4_addr_3"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:396 %regions_4_addr_4 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_80

]]></Node>
<StgValue><ssdm name="regions_4_addr_4"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:397 %regions_4_addr_5 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_81

]]></Node>
<StgValue><ssdm name="regions_4_addr_5"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:398 %regions_4_addr_6 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_82

]]></Node>
<StgValue><ssdm name="regions_4_addr_6"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:399 %regions_4_addr_7 = getelementptr i32 %regions_4, i32 0, i32 %zext_ln670_83

]]></Node>
<StgValue><ssdm name="regions_4_addr_7"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:400 %regions_5_addr = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_76

]]></Node>
<StgValue><ssdm name="regions_5_addr"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:401 %regions_5_addr_1 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_77

]]></Node>
<StgValue><ssdm name="regions_5_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:402 %regions_5_addr_2 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_78

]]></Node>
<StgValue><ssdm name="regions_5_addr_2"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:403 %regions_5_addr_3 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_79

]]></Node>
<StgValue><ssdm name="regions_5_addr_3"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:404 %regions_5_addr_4 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_80

]]></Node>
<StgValue><ssdm name="regions_5_addr_4"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:405 %regions_5_addr_5 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_81

]]></Node>
<StgValue><ssdm name="regions_5_addr_5"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:406 %regions_5_addr_6 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_82

]]></Node>
<StgValue><ssdm name="regions_5_addr_6"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:407 %regions_5_addr_7 = getelementptr i32 %regions_5, i32 0, i32 %zext_ln670_83

]]></Node>
<StgValue><ssdm name="regions_5_addr_7"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:409 %br_ln670 = br i1 %trunc_ln670_2, void %arrayidx102.2.755.case.0, void %arrayidx102.2.755.case.1

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:0 %store_ln670 = store i32 %bitcast_ln670, i12 %regions_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:1 %store_ln670 = store i32 %bitcast_ln670_1, i12 %regions_addr_1

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:8 %store_ln670 = store i32 %bitcast_ln670_8, i12 %regions_2_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:9 %store_ln670 = store i32 %bitcast_ln670_9, i12 %regions_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:16 %store_ln670 = store i32 %bitcast_ln670_16, i12 %regions_4_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:17 %store_ln670 = store i32 %bitcast_ln670_17, i12 %regions_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:0 %store_ln670 = store i32 %bitcast_ln670, i12 %regions_1_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:1 %store_ln670 = store i32 %bitcast_ln670_1, i12 %regions_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:8 %store_ln670 = store i32 %bitcast_ln670_8, i12 %regions_3_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:9 %store_ln670 = store i32 %bitcast_ln670_9, i12 %regions_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:16 %store_ln670 = store i32 %bitcast_ln670_16, i12 %regions_5_addr

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:17 %store_ln670 = store i32 %bitcast_ln670_17, i12 %regions_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="544" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:2 %store_ln670 = store i32 %bitcast_ln670_2, i12 %regions_addr_2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:3 %store_ln670 = store i32 %bitcast_ln670_3, i12 %regions_addr_3

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:10 %store_ln670 = store i32 %bitcast_ln670_10, i12 %regions_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:11 %store_ln670 = store i32 %bitcast_ln670_11, i12 %regions_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:18 %store_ln670 = store i32 %bitcast_ln670_18, i12 %regions_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:19 %store_ln670 = store i32 %bitcast_ln670_19, i12 %regions_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="550" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:4 %store_ln670 = store i32 %bitcast_ln670_4, i12 %regions_addr_4

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:5 %store_ln670 = store i32 %bitcast_ln670_5, i12 %regions_addr_5

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:12 %store_ln670 = store i32 %bitcast_ln670_12, i12 %regions_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:13 %store_ln670 = store i32 %bitcast_ln670_13, i12 %regions_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:20 %store_ln670 = store i32 %bitcast_ln670_20, i12 %regions_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:21 %store_ln670 = store i32 %bitcast_ln670_21, i12 %regions_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="556" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:6 %store_ln670 = store i32 %bitcast_ln670_6, i12 %regions_addr_6

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:7 %store_ln670 = store i32 %bitcast_ln670_7, i12 %regions_addr_7

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:14 %store_ln670 = store i32 %bitcast_ln670_14, i12 %regions_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:15 %store_ln670 = store i32 %bitcast_ln670_15, i12 %regions_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:22 %store_ln670 = store i32 %bitcast_ln670_22, i12 %regions_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.0:23 %store_ln670 = store i32 %bitcast_ln670_23, i12 %regions_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx102.2.755.case.0:24 %br_ln670 = br void %arrayidx102.2.755.exit

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="563" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:6 %store_ln670 = store i32 %bitcast_ln670_6, i12 %regions_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="564" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:7 %store_ln670 = store i32 %bitcast_ln670_7, i12 %regions_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="565" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:14 %store_ln670 = store i32 %bitcast_ln670_14, i12 %regions_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:15 %store_ln670 = store i32 %bitcast_ln670_15, i12 %regions_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:22 %store_ln670 = store i32 %bitcast_ln670_22, i12 %regions_5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="568" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:23 %store_ln670 = store i32 %bitcast_ln670_23, i12 %regions_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln670_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx102.2.755.case.1:24 %br_ln670 = br void %arrayidx102.2.755.exit

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="570" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
arrayidx102.2.755.exit:0 %br_ln668 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="571" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:2 %store_ln670 = store i32 %bitcast_ln670_2, i12 %regions_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:3 %store_ln670 = store i32 %bitcast_ln670_3, i12 %regions_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="573" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:10 %store_ln670 = store i32 %bitcast_ln670_10, i12 %regions_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="574" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:11 %store_ln670 = store i32 %bitcast_ln670_11, i12 %regions_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="575" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:18 %store_ln670 = store i32 %bitcast_ln670_18, i12 %regions_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="576" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:19 %store_ln670 = store i32 %bitcast_ln670_19, i12 %regions_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="577" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:4 %store_ln670 = store i32 %bitcast_ln670_4, i12 %regions_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="578" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:5 %store_ln670 = store i32 %bitcast_ln670_5, i12 %regions_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="579" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:12 %store_ln670 = store i32 %bitcast_ln670_12, i12 %regions_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="580" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:13 %store_ln670 = store i32 %bitcast_ln670_13, i12 %regions_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="581" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:20 %store_ln670 = store i32 %bitcast_ln670_20, i12 %regions_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="582" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx102.2.755.case.1:21 %store_ln670 = store i32 %bitcast_ln670_21, i12 %regions_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="583" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc23:0 %i_3 = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="584" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc23:1 %icmp_ln674 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="585" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="586" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc23:3 %add_ln674 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln674"/></StgValue>
</operation>

<operation id="587" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:4 %br_ln674 = br i1 %icmp_ln674, void %for.inc23.split, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>

<operation id="588" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="7">
<![CDATA[
for.inc23.split:1 %trunc_ln676 = trunc i7 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln676"/></StgValue>
</operation>

<operation id="589" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="6">
<![CDATA[
for.inc23.split:2 %zext_ln676 = zext i6 %trunc_ln676

]]></Node>
<StgValue><ssdm name="zext_ln676"/></StgValue>
</operation>

<operation id="590" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc23.split:3 %n_regions_in_addr = getelementptr i8 %n_regions_in, i32 0, i32 %zext_ln676

]]></Node>
<StgValue><ssdm name="n_regions_in_addr"/></StgValue>
</operation>

<operation id="591" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="6">
<![CDATA[
for.inc23.split:4 %n_regions_in_load = load i6 %n_regions_in_addr

]]></Node>
<StgValue><ssdm name="n_regions_in_load"/></StgValue>
</operation>

<operation id="592" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23.split:7 %store_ln674 = store i7 %add_ln674, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln674"/></StgValue>
</operation>

<operation id="593" st_id="35" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end25:0 %write_ln615 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %copyInputAOV, i8 0

]]></Node>
<StgValue><ssdm name="write_ln615"/></StgValue>
</operation>

<operation id="594" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
for.end25:1 %br_ln616 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln616"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="595" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23.split:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="596" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="6">
<![CDATA[
for.inc23.split:4 %n_regions_in_load = load i6 %n_regions_in_addr

]]></Node>
<StgValue><ssdm name="n_regions_in_load"/></StgValue>
</operation>

<operation id="597" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc23.split:5 %n_regions_V_addr = getelementptr i8 %n_regions_V, i32 0, i32 %zext_ln676

]]></Node>
<StgValue><ssdm name="n_regions_V_addr"/></StgValue>
</operation>

<operation id="598" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
for.inc23.split:6 %store_ln676 = store i8 %n_regions_in_load, i6 %n_regions_V_addr

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="599" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.split:8 %br_ln674 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="600" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="288" op_6_bw="8" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="8" op_15_bw="0">
<![CDATA[
for.cond.i:1 %call_ln617 = call void @runTestAfterInit, i512 %gmem, i32 %inputAOV_read, i8 %copyInputAOV, i8 %copyInputAOV_copyout, i288 %outcomeInRam, i8 %toScheduler, i1 %errorInTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V

]]></Node>
<StgValue><ssdm name="call_ln617"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="601" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="288" op_6_bw="8" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="8" op_15_bw="0">
<![CDATA[
for.cond.i:1 %call_ln617 = call void @runTestAfterInit, i512 %gmem, i32 %inputAOV_read, i8 %copyInputAOV, i8 %copyInputAOV_copyout, i288 %outcomeInRam, i8 %toScheduler, i1 %errorInTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V

]]></Node>
<StgValue><ssdm name="call_ln617"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="602" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond.i:0 %specloopname_ln617 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln617"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.cond.i:2 %copyInputAOV_copyout_load = load i8 %copyInputAOV_copyout

]]></Node>
<StgValue><ssdm name="copyInputAOV_copyout_load"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.i:3 %write_ln616 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %copyInputAOV, i8 %copyInputAOV_copyout_load

]]></Node>
<StgValue><ssdm name="write_ln616"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
for.cond.i:4 %br_ln616 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln616"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
