# riscv-emulator

![CI](https://github.com/lwagner94/riscv-emulator/workflows/CI/badge.svg) [![Coverage Status](https://coveralls.io/repos/github/lwagner94/riscv-emulator/badge.svg)](https://coveralls.io/github/lwagner94/riscv-emulator)

A small, proof-of-concept CPU emulator for the RISCV riscv32im architecture.
The following features are included:
  - memory-mapped IO devices (framebuffer, debug output)
  - simple debugger support via attachable GDB
  - support for direct loading of ELF binaries
  

## License
MIT
