;redcode
;assert 1
	SPL 0, <704
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, 6
	SUB 300, 0
	CMP 0, 6
	SUB 0, 0
	SLT @221, 3
	JMN 61, @21
	DJN -1, @-20
	SUB @12, @20
	SUB 0, 3
	SUB 0, 3
	JMN 61, @21
	SUB 0, 3
	SUB 0, 3
	SUB 0, 3
	MOV @103, @10
	SLT 121, 600
	SUB 100, @60
	JMP 30, 200
	SLT -221, 600
	JMN <12, #260
	SUB #12, @260
	SUB @0, 30
	SLT 121, 600
	SUB #12, @260
	JMP 100, #60
	SUB 0, 0
	JMN 61, @21
	SUB @15, @-10
	SUB 0, 0
	SUB 1, <-1
	SUB 0, 3
	SUB @10, -0
	JMN -1, @-26
	SUB @12, @10
	SUB 0, 0
	DJN -1, @-20
	DJN -1, @-20
	ADD 100, @60
	MOV 1, <0
	SUB 0, 0
	JMN 0, 37
	JMN 0, 37
	SUB 100, @60
	DJN 0, 600
	MOV -7, <-20
	MOV -1, <-26
	MOV -7, <-20
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV 19, <-20
	MOV @127, 106
	MOV 19, <-20
	DAT #12, <10
	SUB -7, <-20
	JMZ <127, 106
	JMP -1, @-20
	JMP -67, @-26
	SUB @129, @6
	MOV -7, <-20
	CMP @121, 103
	JMN -7, @-20
	MOV -7, <-20
	SUB -207, <-120
	SUB @129, @6
	MOV 19, <-20
	MOV 19, <-20
	MOV 19, <-20
	MOV 19, <-27
	SUB @-127, 100
	MOV -7, <-20
	MOV 19, <-20
	SUB @129, @6
	SUB @129, @6
	SUB @129, @6
	CMP -207, <-120
	MOV -7, <-20
	MOV 19, <-20
	SUB 12, @10
	ADD #602, 6
	ADD #270, <1
	ADD #2, 0
	SPL 0, <602
	SUB 12, @10
	MOV -7, <-20
	ADD #2, 0
	MOV -7, <-20
	SUB @129, @6
	MOV -7, <-20
	SPL 0, <602
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV @127, 106
	MOV -67, <-26
	MOV -67, <-26
