\hypertarget{sd__uart_8h}{}\section{Inc/sd\+\_\+uart.h File Reference}
\label{sd__uart_8h}\index{Inc/sd\+\_\+uart.\+h@{Inc/sd\+\_\+uart.\+h}}


U\+A\+RT Control.  


\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsd__uart__dev}{sd\+\_\+uart\+\_\+dev}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT device structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00)
\item 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+P\+A\+R\+I\+TY}~((uint32\+\_\+t)0x01)
\item 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+R\+A\+M\+I\+NG}~((uint32\+\_\+t)0x02)
\item 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+I\+SE}~((uint32\+\_\+t)0x04)
\item 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+UN}~((uint32\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___s_d___u_a_r_t___defines_gaecb6d035303fa5bf3942fdfa3f78867f}{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& ((uint32\+\_\+t)0x0\+F))
\begin{DoxyCompactList}\small\item\em Check whether an error interrupt has occured. Checks the 4 L\+S\+Bs of the interrupt and status register (I\+SR) to determine if the overrun, noise, framing or parity error flags have been set. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___u_a_r_t___defines_ga2f7c7d01afb8822a032abc57a3bf78cf}{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = ((uint32\+\_\+t)0x0\+F))
\begin{DoxyCompactList}\small\item\em Clear error interrupts Clears the 4 L\+S\+Bs of the interrupt flag clear register (I\+CR). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___types_gaff649a266fb34035c10733370c4fd104}{sd\+\_\+uart\+\_\+err}} \{ \newline
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaff649a266fb34035c10733370c4fd104a3b6fe085405a5d58c55226fd59f01994}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+S\+U\+C\+C\+E\+SS}} = 0x4\+A0D, 
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaff649a266fb34035c10733370c4fd104a5c517833fd066aef16573f7c2b2074d7}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+N\+U\+L\+L\+\_\+\+E\+R\+R\+OR}}, 
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaff649a266fb34035c10733370c4fd104a81ad9d26004338f6c20d9a1ed5232662}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+L\+O\+C\+K\+ED}}, 
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaff649a266fb34035c10733370c4fd104ad8bcfd031fb4c8ac0aa58c93caa762fd}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+T\+I\+M\+E\+O\+UT}}, 
\newline
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaff649a266fb34035c10733370c4fd104ad77d98472c0c3bb192d745b3389de08d}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+OR}}
 \}
\begin{DoxyCompactList}\small\item\em U\+A\+RT error enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___types_gaf0b8536f812b898a674880b74843b6da}{sd\+\_\+uart\+\_\+state}} \{ \mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaf0b8536f812b898a674880b74843b6daadafe99b07be259fa9947e53328dc6971}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}} = 0x0\+E60, 
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaf0b8536f812b898a674880b74843b6daaf3ac24421836c364dac2457b4e372240}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+A\+DY}}, 
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaf0b8536f812b898a674880b74843b6daaeffe20252fc5296a07d2ff193c237449}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+B\+U\+SY}}, 
\mbox{\hyperlink{group___s_d___u_a_r_t___types_ggaf0b8536f812b898a674880b74843b6daa47a675bb82ac0be6f8b60102821e2729}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
 \}
\begin{DoxyCompactList}\small\item\em U\+A\+RT state enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_d___u_a_r_t___functions_ga3c068b8d65ff8482fa0661fc5ef58da0}{sd\+\_\+usart1\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT 1 Initialization. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___u_a_r_t___functions_gaa39e30aeb0d6ed7754ed9ce3b76d522c}{sd\+\_\+usart2\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT 2 Initialization. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___u_a_r_t___functions_ga33ad79f8c02f0f479691fac6dd696051}{sd\+\_\+usart3\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT 3 Initialization. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___types_gaff649a266fb34035c10733370c4fd104}{sd\+\_\+uart\+\_\+err}} \mbox{\hyperlink{group___s_d___u_a_r_t___functions_ga92a2dfada8629938854ad2fddff0d01d}{sd\+\_\+uart\+\_\+rx\+\_\+init}} (struct \mbox{\hyperlink{structsd__uart__dev}{sd\+\_\+uart\+\_\+dev}} $\ast$dev, struct \mbox{\hyperlink{structsd__cbuf}{sd\+\_\+cbuf}} $\ast$rx\+\_\+buff)
\begin{DoxyCompactList}\small\item\em U\+A\+RT Receive Interrupt Initialization Enable and prepare the U\+A\+RT to receive on interrupt. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___types_gaff649a266fb34035c10733370c4fd104}{sd\+\_\+uart\+\_\+err}} \mbox{\hyperlink{group___s_d___u_a_r_t___functions_ga8170b7c747d603b269242afa8de67164}{sd\+\_\+uart\+\_\+transmit}} (struct \mbox{\hyperlink{structsd__uart__dev}{sd\+\_\+uart\+\_\+dev}} $\ast$dev, uint8\+\_\+t $\ast$buf, uint32\+\_\+t len, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Transmit Data In Blocking Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___u_a_r_t___functions_ga1464d7463564d0d7341a1cff71eb439d}{sd\+\_\+uart\+\_\+irqhandler}} (struct \mbox{\hyperlink{structsd__uart__dev}{sd\+\_\+uart\+\_\+dev}} $\ast$dev)
\begin{DoxyCompactList}\small\item\em U\+A\+RT Interrupt Handler Handle interrupt events on the U\+A\+RT peripheral. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+A\+RT Control. 

\begin{DoxyAuthor}{Author}
R. Bush  \href{mailto:bush@krtkl.com}{\tt bush@krtkl.\+com} 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
v1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2016 March 28 
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Free\+B\+SD
\end{DoxyCopyright}
Copyright (c) 2016, krtkl inc. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:


\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT O\+W\+N\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the Free\+B\+SD Project. 