{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643391982859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643391982871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 18:46:22 2022 " "Processing started: Fri Jan 28 18:46:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643391982871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391982871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TBC_Project -c toplevel_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off TBC_Project -c toplevel_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391982872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643391983808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643391983809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/uart_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/uart_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl_e " "Found entity 1: uart_ctrl_e" {  } { { "../src/uart_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/uart_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/uart_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/uart_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl_e-arch " "Found design unit 1: uart_ctrl_e-arch" {  } { { "../src/uart_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/uart_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/txd_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/txd_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 txd_e " "Found entity 1: txd_e" {  } { { "../src/txd_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/txd_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/txd_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/txd_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txd_e-txd_a " "Found design unit 1: txd_e-txd_a" {  } { { "../src/txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/tsc_ctrl_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/tsc_ctrl_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tsc_ctrl_e " "Found entity 1: tsc_ctrl_e" {  } { { "../src/tsc_ctrl_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/tsc_ctrl_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/tsc_ctrl_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsc_ctrl_e-tsc_ctrl_a " "Found design unit 1: tsc_ctrl_e-tsc_ctrl_a" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/toplevel_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/toplevel_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_e " "Found entity 1: toplevel_e" {  } { { "../src/toplevel_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/toplevel_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/toplevel_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_e-toplevel_a " "Found design unit 1: toplevel_e-toplevel_a" {  } { { "../src/toplevel_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/timer_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/timer_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timer_e " "Found entity 1: timer_e" {  } { { "../src/timer_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/timer_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/timer_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/timer_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_e-timer_a " "Found design unit 1: timer_e-timer_a" {  } { { "../src/timer_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux16_txd_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/mux16_txd_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_txd_e " "Found entity 1: mux16_txd_e" {  } { { "../src/mux16_txd_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux16_txd_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/mux16_txd_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_txd_e-arch " "Found design unit 1: mux16_txd_e-arch" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux4x8_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/mux4x8_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x8_e " "Found entity 1: mux4x8_e" {  } { { "../src/mux4x8_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux4x8_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/mux4x8_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/mux4x8_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x8_e-arch " "Found design unit 1: mux4x8_e-arch" {  } { { "../src/mux4x8_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/mux4x8_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/filter_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/filter_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 filter_e " "Found entity 1: filter_e" {  } { { "../src/filter_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/filter_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/filter_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/filter_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_e-filter_a " "Found design unit 1: filter_e-filter_a" {  } { { "../src/filter_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/filter_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt4_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/cnt4_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt4_e " "Found entity 1: Cnt4_e" {  } { { "../src/Cnt4_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt4_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt4_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/cnt4_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt4_e-arch " "Found design unit 1: Cnt4_e-arch" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt3_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/cnt3_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt3_e " "Found entity 1: Cnt3_e" {  } { { "../src/Cnt3_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/cnt3_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/cnt3_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt3_e-arch " "Found design unit 1: Cnt3_e-arch" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c60_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c60_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c60_e " "Found entity 1: c60_e" {  } { { "../src/c60_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c60_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c60_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c60_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c60_e-c60_a " "Found design unit 1: c60_e-c60_a" {  } { { "../src/c60_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c60_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c24_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c24_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c24_e " "Found entity 1: c24_e" {  } { { "../src/c24_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c24_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c24_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c24_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c24_e-c24_a " "Found design unit 1: c24_e-c24_a" {  } { { "../src/c24_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c24_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c12ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c12ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c12ec_e " "Found entity 1: c12ec_e" {  } { { "../src/c12ec_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c12ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c12ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c12ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c12ec_e-c12ec_a " "Found design unit 1: c12ec_e-c12ec_a" {  } { { "../src/c12ec_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c12ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c10ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c10ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c10ec_e " "Found entity 1: c10ec_e" {  } { { "../src/c10ec_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c10ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c10ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c10ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c10ec_e-c10ec_a " "Found design unit 1: c10ec_e-c10ec_a" {  } { { "../src/c10ec_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c10ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c05ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c05ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c05ec_e " "Found entity 1: c05ec_e" {  } { { "../src/c05ec_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c05ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/c05ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c05ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c05ec_e-c05ec_a " "Found design unit 1: c05ec_e-c05ec_a" {  } { { "../src/c05ec_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/c05ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/baudrate_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/baudrate_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_e " "Found entity 1: baudrate_e" {  } { { "../src/baudrate_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/baudrate_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/baudrate_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrate_e-baudrate_a " "Found design unit 1: baudrate_e-baudrate_a" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ata_ctrl_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/ata_ctrl_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ata_ctrl_e " "Found entity 1: ata_ctrl_e" {  } { { "../src/ata_ctrl_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ata_ctrl_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/ata_ctrl_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ata_ctrl_e-ata_ctrl_a " "Found design unit 1: ata_ctrl_e-ata_ctrl_a" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ascii_conv_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/ascii_conv_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_conv_e " "Found entity 1: ascii_conv_e" {  } { { "../src/ascii_conv_e.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ascii_conv_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/customers/sam/src/ascii_conv_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/ascii_conv_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_conv_e-ascii_conv_a " "Found design unit 1: ascii_conv_e-ascii_conv_a" {  } { { "../src/ascii_conv_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ascii_conv_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643391994819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391994819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_e " "Elaborating entity \"toplevel_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643391994902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_e baudrate_e:brd_gen " "Elaborating entity \"baudrate_e\" for hierarchy \"baudrate_e:brd_gen\"" {  } { { "../src/toplevel_a.vhd" "brd_gen" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1m_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q1m_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q100k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1_2M_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q1_2M_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q240k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q240k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q48k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q48k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10k_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q10k_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1k_S baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q1k_S\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994959 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q100_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994960 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q10_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994960 "|toplevel_e|baudrate_e:brd_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q9k6_s baudrate_a.vhd(19) " "Verilog HDL or VHDL warning at baudrate_a.vhd(19): object \"q9k6_s\" assigned a value but never read" {  } { { "../src/baudrate_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994960 "|toplevel_e|baudrate_e:brd_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c12ec_e baudrate_e:brd_gen\|c12ec_e:C_1_2MHz_o " "Elaborating entity \"c12ec_e\" for hierarchy \"baudrate_e:brd_gen\|c12ec_e:C_1_2MHz_o\"" {  } { { "../src/baudrate_a.vhd" "C_1_2MHz_o" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c05ec_e baudrate_e:brd_gen\|c05ec_e:C_240KHz_l " "Elaborating entity \"c05ec_e\" for hierarchy \"baudrate_e:brd_gen\|c05ec_e:C_240KHz_l\"" {  } { { "../src/baudrate_a.vhd" "C_240KHz_l" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10ec_e baudrate_e:brd_gen\|c10ec_e:C_1MHz_o " "Elaborating entity \"c10ec_e\" for hierarchy \"baudrate_e:brd_gen\|c10ec_e:C_1MHz_o\"" {  } { { "../src/baudrate_a.vhd" "C_1MHz_o" { Text "D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_e timer_e:timer " "Elaborating entity \"timer_e\" for hierarchy \"timer_e:timer\"" {  } { { "../src/toplevel_a.vhd" "timer" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391994998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_h_s timer_a.vhd(39) " "Verilog HDL or VHDL warning at timer_a.vhd(39): object \"p_h_s\" assigned a value but never read" {  } { { "../src/timer_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643391994998 "|toplevel_e|timer_e:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c60_e timer_e:timer\|c60_e:s_unit " "Elaborating entity \"c60_e\" for hierarchy \"timer_e:timer\|c60_e:s_unit\"" {  } { { "../src/timer_a.vhd" "s_unit" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c24_e timer_e:timer\|c24_e:h_unit " "Elaborating entity \"c24_e\" for hierarchy \"timer_e:timer\|c24_e:h_unit\"" {  } { { "../src/timer_a.vhd" "h_unit" { Text "D:/Personal/VHDL/Customers/sam/src/timer_a.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_e filter_e:sensor_filter " "Elaborating entity \"filter_e\" for hierarchy \"filter_e:sensor_filter\"" {  } { { "../src/toplevel_a.vhd" "sensor_filter" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsc_ctrl_e tsc_ctrl_e:tea_brew_control " "Elaborating entity \"tsc_ctrl_e\" for hierarchy \"tsc_ctrl_e:tea_brew_control\"" {  } { { "../src/toplevel_a.vhd" "tea_brew_control" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i tsc_ctrl_a.vhd(56) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(56): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i tsc_ctrl_a.vhd(57) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(57): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i tsc_ctrl_a.vhd(58) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(58): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i tsc_ctrl_a.vhd(59) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(59): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i tsc_ctrl_a.vhd(60) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(60): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i tsc_ctrl_a.vhd(61) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(61): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(68) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(68): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(69) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(69): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995074 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(70) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(70): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(71) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(71): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(72) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(72): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(73) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(73): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(74) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(74): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(75) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(75): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(76) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(76): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(77) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(77): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(78) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(78): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(79) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(79): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(86) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(86): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(87) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(87): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(88) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(88): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(89) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(89): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(90) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(90): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(91) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(91): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_s tsc_ctrl_a.vhd(92) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(92): signal \"h_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_s tsc_ctrl_a.vhd(93) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(93): signal \"h_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_s tsc_ctrl_a.vhd(94) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(94): signal \"m_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_s tsc_ctrl_a.vhd(95) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(95): signal \"m_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_s tsc_ctrl_a.vhd(96) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(96): signal \"s_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995075 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_s tsc_ctrl_a.vhd(97) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(97): signal \"s_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0_i tsc_ctrl_a.vhd(99) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(99): signal \"m0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1_i tsc_ctrl_a.vhd(100) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(100): signal \"m1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t0_i tsc_ctrl_a.vhd(101) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(101): signal \"t0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_i tsc_ctrl_a.vhd(102) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(102): signal \"t1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h_0_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"h_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h_1_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"h_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_1_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"m_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_0_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"m_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_1_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"s_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_0_s tsc_ctrl_a.vhd(28) " "VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable \"s_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995076 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_0_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"s_1_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_0_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_0_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995077 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_1_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"m_1_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_1_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_1_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[0\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[0\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[1\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[1\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[2\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[2\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_0_s\[3\] tsc_ctrl_a.vhd(28) " "Inferred latch for \"h_0_s\[3\]\" at tsc_ctrl_a.vhd(28)" {  } { { "../src/tsc_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995078 "|toplevel_e|tsc_ctrl_e:tea_brew_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ata_ctrl_e ata_ctrl_e:ata_control " "Elaborating entity \"ata_ctrl_e\" for hierarchy \"ata_ctrl_e:ata_control\"" {  } { { "../src/toplevel_a.vhd" "ata_control" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995086 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_1_s ata_ctrl_a.vhd(15) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(15): used explicit default value for signal \"min_1_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_2_s ata_ctrl_a.vhd(16) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(16): used explicit default value for signal \"min_2_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_3_s ata_ctrl_a.vhd(17) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(17): used explicit default value for signal \"min_3_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_4_s ata_ctrl_a.vhd(18) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(18): used explicit default value for signal \"min_4_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_5_s ata_ctrl_a.vhd(19) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(19): used explicit default value for signal \"min_5_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_9_s ata_ctrl_a.vhd(20) " "VHDL Signal Declaration warning at ata_ctrl_a.vhd(20): used explicit default value for signal \"min_9_s\" because signal was never assigned a value" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1643391995087 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(114) " "VHDL Process Statement warning at ata_ctrl_a.vhd(114): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(115) " "VHDL Process Statement warning at ata_ctrl_a.vhd(115): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(116) " "VHDL Process Statement warning at ata_ctrl_a.vhd(116): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(117) " "VHDL Process Statement warning at ata_ctrl_a.vhd(117): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(118) " "VHDL Process Statement warning at ata_ctrl_a.vhd(118): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995088 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(119) " "VHDL Process Statement warning at ata_ctrl_a.vhd(119): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(131) " "VHDL Process Statement warning at ata_ctrl_a.vhd(131): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(132) " "VHDL Process Statement warning at ata_ctrl_a.vhd(132): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(133) " "VHDL Process Statement warning at ata_ctrl_a.vhd(133): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_2_s ata_ctrl_a.vhd(133) " "VHDL Process Statement warning at ata_ctrl_a.vhd(133): signal \"min_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(134) " "VHDL Process Statement warning at ata_ctrl_a.vhd(134): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(135) " "VHDL Process Statement warning at ata_ctrl_a.vhd(135): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(136) " "VHDL Process Statement warning at ata_ctrl_a.vhd(136): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(148) " "VHDL Process Statement warning at ata_ctrl_a.vhd(148): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(149) " "VHDL Process Statement warning at ata_ctrl_a.vhd(149): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(150) " "VHDL Process Statement warning at ata_ctrl_a.vhd(150): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_3_s ata_ctrl_a.vhd(150) " "VHDL Process Statement warning at ata_ctrl_a.vhd(150): signal \"min_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(151) " "VHDL Process Statement warning at ata_ctrl_a.vhd(151): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(152) " "VHDL Process Statement warning at ata_ctrl_a.vhd(152): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(153) " "VHDL Process Statement warning at ata_ctrl_a.vhd(153): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(165) " "VHDL Process Statement warning at ata_ctrl_a.vhd(165): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(166) " "VHDL Process Statement warning at ata_ctrl_a.vhd(166): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(167) " "VHDL Process Statement warning at ata_ctrl_a.vhd(167): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995089 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_4_s ata_ctrl_a.vhd(167) " "VHDL Process Statement warning at ata_ctrl_a.vhd(167): signal \"min_4_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(168) " "VHDL Process Statement warning at ata_ctrl_a.vhd(168): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(169) " "VHDL Process Statement warning at ata_ctrl_a.vhd(169): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(170) " "VHDL Process Statement warning at ata_ctrl_a.vhd(170): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(182) " "VHDL Process Statement warning at ata_ctrl_a.vhd(182): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(183) " "VHDL Process Statement warning at ata_ctrl_a.vhd(183): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_1_i ata_ctrl_a.vhd(184) " "VHDL Process Statement warning at ata_ctrl_a.vhd(184): signal \"m_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_5_s ata_ctrl_a.vhd(184) " "VHDL Process Statement warning at ata_ctrl_a.vhd(184): signal \"min_5_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_0_i ata_ctrl_a.vhd(185) " "VHDL Process Statement warning at ata_ctrl_a.vhd(185): signal \"m_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(186) " "VHDL Process Statement warning at ata_ctrl_a.vhd(186): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(187) " "VHDL Process Statement warning at ata_ctrl_a.vhd(187): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_0_i ata_ctrl_a.vhd(199) " "VHDL Process Statement warning at ata_ctrl_a.vhd(199): signal \"h_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h_1_i ata_ctrl_a.vhd(200) " "VHDL Process Statement warning at ata_ctrl_a.vhd(200): signal \"h_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_ctrl_a.vhd(201) " "VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_9_s ata_ctrl_a.vhd(201) " "VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal \"min_9_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_ctrl_a.vhd(201) " "VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_ctrl_a.vhd(202) " "VHDL Process Statement warning at ata_ctrl_a.vhd(202): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_ctrl_a.vhd(202) " "VHDL Process Statement warning at ata_ctrl_a.vhd(202): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1_i ata_ctrl_a.vhd(203) " "VHDL Process Statement warning at ata_ctrl_a.vhd(203): signal \"s_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995090 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0_i ata_ctrl_a.vhd(204) " "VHDL Process Statement warning at ata_ctrl_a.vhd(204): signal \"s_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_ctrl_a.vhd(210) " "VHDL Process Statement warning at ata_ctrl_a.vhd(210): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_ctrl_a.vhd(211) " "VHDL Process Statement warning at ata_ctrl_a.vhd(211): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_ctrl_a.vhd(212) " "VHDL Process Statement warning at ata_ctrl_a.vhd(212): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_ctrl_a.vhd(213) " "VHDL Process Statement warning at ata_ctrl_a.vhd(213): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_ctrl_a.vhd(214) " "VHDL Process Statement warning at ata_ctrl_a.vhd(214): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_ctrl_a.vhd(215) " "VHDL Process Statement warning at ata_ctrl_a.vhd(215): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_ctrl_a.vhd(216) " "VHDL Process Statement warning at ata_ctrl_a.vhd(216): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_ctrl_a.vhd(217) " "VHDL Process Statement warning at ata_ctrl_a.vhd(217): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_ctrl_a.vhd(218) " "VHDL Process Statement warning at ata_ctrl_a.vhd(218): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_ctrl_a.vhd(219) " "VHDL Process Statement warning at ata_ctrl_a.vhd(219): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_ctrl_a.vhd(220) " "VHDL Process Statement warning at ata_ctrl_a.vhd(220): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_ctrl_a.vhd(221) " "VHDL Process Statement warning at ata_ctrl_a.vhd(221): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1k_i ata_ctrl_a.vhd(224) " "VHDL Process Statement warning at ata_ctrl_a.vhd(224): signal \"clk_1k_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_q_i ata_ctrl_a.vhd(225) " "VHDL Process Statement warning at ata_ctrl_a.vhd(225): signal \"sec_q_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995091 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h0_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_h0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h1_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_h1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m0_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_m0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m1_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_m1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s0_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_s0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s1_s ata_ctrl_a.vhd(87) " "VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable \"et_s1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643391995092 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s1_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_s0_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m1_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995093 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_m0_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h1_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[0\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[0\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[1\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[1\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[2\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[2\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[3\] ata_ctrl_a.vhd(87) " "Inferred latch for \"et_h0_s\[3\]\" at ata_ctrl_a.vhd(87)" {  } { { "../src/ata_ctrl_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391995094 "|toplevel_e|ata_ctrl_e:ata_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_conv_e ascii_conv_e:ascii_conv " "Elaborating entity \"ascii_conv_e\" for hierarchy \"ascii_conv_e:ascii_conv\"" {  } { { "../src/toplevel_a.vhd" "ascii_conv" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txd_e txd_e:txd_control " "Elaborating entity \"txd_e\" for hierarchy \"txd_e:txd_control\"" {  } { { "../src/toplevel_a.vhd" "txd_control" { Text "D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x8_e txd_e:txd_control\|mux4x8_e:uu1 " "Elaborating entity \"mux4x8_e\" for hierarchy \"txd_e:txd_control\|mux4x8_e:uu1\"" {  } { { "../src/txd_a.vhd" "uu1" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_txd_e txd_e:txd_control\|mux16_txd_e:uu2 " "Elaborating entity \"mux16_txd_e\" for hierarchy \"txd_e:txd_control\|mux16_txd_e:uu2\"" {  } { { "../src/txd_a.vhd" "uu2" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl_e txd_e:txd_control\|uart_ctrl_e:uu3 " "Elaborating entity \"uart_ctrl_e\" for hierarchy \"txd_e:txd_control\|uart_ctrl_e:uu3\"" {  } { { "../src/txd_a.vhd" "uu3" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt4_e txd_e:txd_control\|Cnt4_e:uu5 " "Elaborating entity \"Cnt4_e\" for hierarchy \"txd_e:txd_control\|Cnt4_e:uu5\"" {  } { { "../src/txd_a.vhd" "uu5" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt4_a.vhd(26) " "VHDL Process Statement warning at Cnt4_a.vhd(26): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995138 "|toplevel_e|txd_e:txd_control|Cnt4_e:uu5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt3_e txd_e:txd_control\|Cnt3_e:uu6 " "Elaborating entity \"Cnt3_e\" for hierarchy \"txd_e:txd_control\|Cnt3_e:uu6\"" {  } { { "../src/txd_a.vhd" "uu6" { Text "D:/Personal/VHDL/Customers/sam/src/txd_a.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391995148 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt3_a.vhd(22) " "VHDL Process Statement warning at Cnt3_a.vhd(22): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643391995149 "|toplevel_e|txd_e:txd_control|Cnt3_e:uu6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643391996353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643391997431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643391997431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643391997685 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643391997685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643391997685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643391997685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643391997711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 18:46:37 2022 " "Processing ended: Fri Jan 28 18:46:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643391997711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643391997711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643391997711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643391997711 ""}
