
*** Running vivado
    with args -log CORDIC_hyperbolic_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CORDIC_hyperbolic_tb.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CORDIC_hyperbolic_tb.tcl -notrace
Command: synth_design -top CORDIC_hyperbolic_tb -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11676 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 700.172 ; gain = 236.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_hyperbolic_tb' [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:38]
INFO: [Synth 8-638] synthesizing module 'CORDIC_Hyperbolic_vectoringmode' [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_Hyperbolic_vectoringmode' (1#1) [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd:50]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:61]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: extra waveform elements [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:66]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:72]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:75]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_hyperbolic_tb' (2#1) [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 773.113 ; gain = 309.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.113 ; gain = 309.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.113 ; gain = 309.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd:161]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd:161]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd:161]
INFO: [Synth 8-5544] ROM "theta" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'i_next_reg' [C:/Users/Sinah/Desktop/HW4/Ln/Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 773.113 ; gain = 309.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   6 Input     12 Bit        Muxes := 5     
	   8 Input     12 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CORDIC_Hyperbolic_vectoringmode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   6 Input     12 Bit        Muxes := 5     
	   8 Input     12 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[31]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[30]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[29]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[28]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[27]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[26]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[25]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[24]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[23]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[22]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[21]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[20]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[19]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[18]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[17]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[16]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[15]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[14]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[13]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[12]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[11]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[10]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[9]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[8]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[7]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[6]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[5]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[4]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[3]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[2]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[1]) is unused and will be removed from module CORDIC_hyperbolic_tb.
WARNING: [Synth 8-3332] Sequential element (cordic_core/i_next_reg[0]) is unused and will be removed from module CORDIC_hyperbolic_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 974.984 ; gain = 511.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 974.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1084.594 ; gain = 646.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sinah/Desktop/HW4/Ln/Ln.runs/synth_1/CORDIC_hyperbolic_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CORDIC_hyperbolic_tb_utilization_synth.rpt -pb CORDIC_hyperbolic_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 12:31:02 2022...
