{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572570867197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572570867203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 21:14:27 2019 " "Processing started: Thu Oct 31 21:14:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572570867203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572570867203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_sync_par_cntr -c four_bit_sync_par_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_sync_par_cntr -c four_bit_sync_par_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572570867203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572570867696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572570867696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sync_par_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_sync_par_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sync_par_cntr " "Found entity 1: four_bit_sync_par_cntr" {  } { { "four_bit_sync_par_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_sync_par_cntr/four_bit_sync_par_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572570876374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572570876374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_sync_par_cntr " "Elaborating entity \"four_bit_sync_par_cntr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572570876405 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "four_bit_sync_par_cntr.v(17) " "Verilog HDL Case Statement warning at four_bit_sync_par_cntr.v(17): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "four_bit_sync_par_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_sync_par_cntr/four_bit_sync_par_cntr.v" 17 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1572570876406 "|four_bit_sync_par_cntr"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572570876871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572570877322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572570877322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "four_bit_sync_par_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_sync_par_cntr/four_bit_sync_par_cntr.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572570877379 "|four_bit_sync_par_cntr|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "four_bit_sync_par_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_sync_par_cntr/four_bit_sync_par_cntr.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572570877379 "|four_bit_sync_par_cntr|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "four_bit_sync_par_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_sync_par_cntr/four_bit_sync_par_cntr.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572570877379 "|four_bit_sync_par_cntr|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "four_bit_sync_par_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_sync_par_cntr/four_bit_sync_par_cntr.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572570877379 "|four_bit_sync_par_cntr|I[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572570877379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572570877379 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572570877379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572570877379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572570877379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572570877412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 21:14:37 2019 " "Processing ended: Thu Oct 31 21:14:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572570877412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572570877412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572570877412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572570877412 ""}
