#-----------------------------------------------------------
# PlanAhead v14.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
# Start of session at: Mon Apr 09 19:16:45 2018
# Process ID: 6844
# Log file: C:/Users/12117/FinalProject/planAhead_run_1/planAhead.log
# Journal file: C:/Users/12117/FinalProject/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/12117/FinalProject/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin G12 [get_ports BTN0]
endgroup
startgroup
set_property package_pin C11 [get_ports BTN1]
endgroup
startgroup
set_property package_pin M4 [get_ports BTN2]
endgroup
startgroup
set_property package_pin A7 [get_ports BTN3]
endgroup
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin N13 [get_ports point]
endgroup
startgroup
set_property package_pin P11 [get_ports SW0]
endgroup
startgroup
set_property package_pin P7 [get_ports {display_mode[2]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {display_mode[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {display_mode[1]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {display_mode[0]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {AN[3]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {AN[2]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {AN[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {AN[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {a_to_g[6]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {a_to_g[5]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {a_to_g[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {a_to_g[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {a_to_g[2]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {a_to_g[1]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {a_to_g[0]}]
endgroup
save_design
