module tb_pc;
    logic clk, reset, load, inc;
    logic [7:0] pc_in;
    logic [7:0] pc_out;
    logic fail_count = 0;

    // Inst√¢ncia do DUT
    PC uut (
        .clk(clk),
        .reset(reset),
        .load(load),
        .inc(inc),
        .pc_in(pc_in),
        .pc_out(pc_out)
    );

    initial clk = 0;
    always #5 clk = ~clk;

    initial begin
        reset = 1; load = 0; inc = 0; pc_in = 8'd0;
        #10;

        reset = 0;
        inc = 1;
        #10

        @(posedge clk);
        test(8'd1);

        @(posedge clk);
        test(8'd2);

        @(posedge clk);
        test(8'd3);

        inc = 0;

        // jmp to 0x10
        pc_in = 8'h10;
        load = 1;
        @(posedge clk);
        load = 0;
        test(8'h10);

        // Incrementa 2
        inc = 1;

        @(posedge clk);
        test(8'h11);

        @(posedge clk);
        test(8'h12);

        inc = 0;

        $display("== End Simulation ==");
        $display("\nTotal Fail: %d", fail_count);
        $finish;
    end

    task test(input logic [7:0] expected);
        if (pc_out === expected) begin
            $display("TEST PASS | Time=%0t | PC=%h | Esperado=%h", $time, pc_out, expected);
        end else begin
            $display("TEST FAIL | Time=%0t | PC=%h | Esperado=%h", $time, pc_out, expected);
            fail_count++;
        end
    endtask
endmodule
