

================================================================
== Vitis HLS Report for 'load_A'
================================================================
* Date:           Tue Sep  9 18:13:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 11 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i32 %nnz_read"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %nnz_read, i32 0" [src/spmm_device_fpga.cpp:18]   --->   Operation 13 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.25ns)   --->   "%empty_26 = select i1 %icmp_ln18, i31 %empty, i31 0" [src/spmm_device_fpga.cpp:18]   --->   Operation 14 'select' 'empty_26' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 15 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %A_read, i32 3, i32 63" [src/spmm_device_fpga.cpp:18]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i61 %trunc_ln" [src/spmm_device_fpga.cpp:18]   --->   Operation 17 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 18 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i31 %empty_26" [src/spmm_device_fpga.cpp:18]   --->   Operation 19 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 20 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 21 [6/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 21 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 22 [5/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 22 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 23 [4/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 23 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 24 [3/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 24 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 25 [2/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 25 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 26 [1/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 26 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%empty_28 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [2/2] (1.24ns)   --->   "%call_ln18 = call void @load_A_Pipeline_VITIS_LOOP_18_1, i64 %gmem0, i61 %trunc_ln, i32 %nnz_read, i64 %A_stream1" [src/spmm_device_fpga.cpp:18]   --->   Operation 28 'call' 'call_ln18' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln18 = call void @load_A_Pipeline_VITIS_LOOP_18_1, i64 %gmem0, i61 %trunc_ln, i32 %nnz_read, i64 %A_stream1" [src/spmm_device_fpga.cpp:18]   --->   Operation 31 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [src/spmm_device_fpga.cpp:22]   --->   Operation 32 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.11ns
The critical path consists of the following:
	wire read operation ('nnz_read') on port 'nnz' [5]  (0 ns)
	'icmp' operation ('icmp_ln18', src/spmm_device_fpga.cpp:18) [10]  (0.859 ns)
	'select' operation ('empty_26', src/spmm_device_fpga.cpp:18) [14]  (0.251 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	wire read operation ('A_read') on port 'A' [6]  (0 ns)
	'getelementptr' operation ('gmem0_addr', src/spmm_device_fpga.cpp:18) [13]  (0 ns)
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_27', src/spmm_device_fpga.cpp:18) on port 'gmem0' (src/spmm_device_fpga.cpp:18) [16]  (2.92 ns)

 <State 9>: 1.25ns
The critical path consists of the following:
	'call' operation ('call_ln18', src/spmm_device_fpga.cpp:18) to 'load_A_Pipeline_VITIS_LOOP_18_1' [18]  (1.25 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
