Analysis & Synthesis report for train
Tue Feb 18 13:09:33 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |train_block|train:inst|next_state
  9. State Machine - |train_block|train:inst|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: vga_display:inst3
 16. Parameter Settings for User Entity Instance: train:inst
 17. Parameter Settings for User Entity Instance: counter:inst4|lpm_counter:LPM_COUNTER_component
 18. altpll Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 18 13:09:33 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; train                                          ;
; Top-level Entity Name           ; train_block                                    ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 109                                            ;
; Total pins                      ; 8                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; train_block        ; train              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; train.v                          ; yes             ; User Verilog HDL File              ; C:/Users/831397/Downloads/train_game/train_game/train.v                      ;         ;
; vga_display.v                    ; yes             ; User Verilog HDL File              ; C:/Users/831397/Downloads/train_game/train_game/vga_display.v                ;         ;
; train_block.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/831397/Downloads/train_game/train_game/train_block.bdf              ;         ;
; vga_sync.vhd                     ; yes             ; Auto-Found VHDL File               ; C:/Users/831397/Downloads/train_game/train_game/vga_sync.vhd                 ;         ;
; video_pll.vhd                    ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/831397/Downloads/train_game/train_game/video_pll.vhd                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/831397/Downloads/train_game/train_game/db/altpll_80u.tdf            ;         ;
; counter.v                        ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/831397/Downloads/train_game/train_game/counter.v                    ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_hjh.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/831397/Downloads/train_game/train_game/db/cntr_hjh.tdf              ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 244                                                                                              ;
;                                             ;                                                                                                  ;
; Combinational ALUT usage for logic          ; 389                                                                                              ;
;     -- 7 input functions                    ; 1                                                                                                ;
;     -- 6 input functions                    ; 94                                                                                               ;
;     -- 5 input functions                    ; 55                                                                                               ;
;     -- 4 input functions                    ; 60                                                                                               ;
;     -- <=3 input functions                  ; 179                                                                                              ;
;                                             ;                                                                                                  ;
; Dedicated logic registers                   ; 109                                                                                              ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 8                                                                                                ;
;                                             ;                                                                                                  ;
; Total DSP Blocks                            ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated|clk[0] ;
; Maximum fan-out                             ; 50                                                                                               ;
; Total fan-out                               ; 1886                                                                                             ;
; Average fan-out                             ; 3.66                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------+--------------+
; |train_block                              ; 389 (0)             ; 109 (0)                   ; 0                 ; 0          ; 8    ; 0            ; |train_block                                                                                           ; train_block ; work         ;
;    |VGA_SYNC:inst1|                       ; 77 (77)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |train_block|VGA_SYNC:inst1                                                                            ; VGA_SYNC    ; work         ;
;       |video_PLL:video_PLL_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |train_block|VGA_SYNC:inst1|video_PLL:video_PLL_inst                                                   ; video_PLL   ; work         ;
;          |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |train_block|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component                           ; altpll      ; work         ;
;             |altpll_80u:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |train_block|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated ; altpll_80u  ; work         ;
;    |counter:inst4|                        ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |train_block|counter:inst4                                                                             ; counter     ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |train_block|counter:inst4|lpm_counter:LPM_COUNTER_component                                           ; lpm_counter ; work         ;
;          |cntr_hjh:auto_generated|        ; 18 (18)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |train_block|counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_hjh:auto_generated                   ; cntr_hjh    ; work         ;
;    |train:inst|                           ; 157 (157)           ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |train_block|train:inst                                                                                ; train       ; work         ;
;    |vga_display:inst3|                    ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |train_block|vga_display:inst3                                                                         ; vga_display ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |train_block|train:inst|next_state                    ;
+------------------+------------------+----------------+----------------+
; Name             ; next_state.ABout ; next_state.Bin ; next_state.Ain ;
+------------------+------------------+----------------+----------------+
; next_state.ABout ; 0                ; 0              ; 0              ;
; next_state.Ain   ; 1                ; 0              ; 1              ;
; next_state.Bin   ; 1                ; 1              ; 0              ;
+------------------+------------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |train_block|train:inst|state                                 ;
+-------------+-------------+-----------+-----------+-------------+-------------+
; Name        ; state.Astop ; state.Bin ; state.Ain ; state.ABout ; state.Bstop ;
+-------------+-------------+-----------+-----------+-------------+-------------+
; state.ABout ; 0           ; 0         ; 0         ; 0           ; 0           ;
; state.Ain   ; 0           ; 0         ; 1         ; 1           ; 0           ;
; state.Bin   ; 0           ; 1         ; 0         ; 1           ; 0           ;
; state.Astop ; 1           ; 0         ; 0         ; 1           ; 0           ;
; state.Bstop ; 0           ; 0         ; 0         ; 1           ; 1           ;
+-------------+-------------+-----------+-----------+-------------+-------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; VGA_SYNC:inst1|pixel_row[9]           ; Stuck at GND due to stuck port data_in ;
; train:inst|state.ABout                ; Lost fanout                            ;
; train:inst|state.Ain                  ; Lost fanout                            ;
; train:inst|state.Bin                  ; Lost fanout                            ;
; train:inst|state.Astop                ; Lost fanout                            ;
; train:inst|state.Bstop                ; Lost fanout                            ;
; train:inst|next_state~6               ; Lost fanout                            ;
; train:inst|state~4                    ; Lost fanout                            ;
; train:inst|state~5                    ; Lost fanout                            ;
; Total Number of Removed Registers = 9 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; train:inst|By[4]                        ; 14      ;
; train:inst|By[5]                        ; 13      ;
; train:inst|By[7]                        ; 13      ;
; train:inst|Bx[8]                        ; 11      ;
; train:inst|Bx[6]                        ; 12      ;
; train:inst|By[2]                        ; 9       ;
; train:inst|Ay[4]                        ; 14      ;
; train:inst|Ay[5]                        ; 13      ;
; train:inst|Ax[8]                        ; 9       ;
; train:inst|Ax[6]                        ; 12      ;
; train:inst|Ay[3]                        ; 10      ;
; train:inst|Ay[2]                        ; 9       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |train_block|VGA_SYNC:inst1|v_count[6] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |train_block|train:inst|Ay[7]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |train_block|train:inst|By[6]          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |train_block|train:inst|Bx[5]          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |train_block|train:inst|Ax[1]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |train_block|train:inst|Ay[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |train_block|train:inst|By[7]          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |train_block|train:inst|Bx[6]          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |train_block|train:inst|Ax[6]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |train_block|train:inst|By             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |train_block|train:inst|Ay             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                  ;
; M                             ; 0                 ; Untyped                                                  ;
; N                             ; 1                 ; Untyped                                                  ;
; M2                            ; 1                 ; Untyped                                                  ;
; N2                            ; 1                 ; Untyped                                                  ;
; SS                            ; 1                 ; Untyped                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                  ;
; M_PH                          ; 0                 ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                           ;
+-------------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display:inst3 ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; train_A0       ; 0000000000000000 ; Unsigned Binary            ;
; train_A1       ; 0000000000000000 ; Unsigned Binary            ;
; train_A2       ; 0001111100000000 ; Unsigned Binary            ;
; train_A3       ; 0010000100000000 ; Unsigned Binary            ;
; train_A4       ; 0100000100100000 ; Unsigned Binary            ;
; train_A5       ; 0100110010100000 ; Unsigned Binary            ;
; train_A6       ; 0101001001100000 ; Unsigned Binary            ;
; train_A7       ; 0101001000111000 ; Unsigned Binary            ;
; train_A8       ; 0101111000000100 ; Unsigned Binary            ;
; train_A9       ; 0101001000000100 ; Unsigned Binary            ;
; train_A10      ; 0100000000000010 ; Unsigned Binary            ;
; train_A11      ; 0010101101010100 ; Unsigned Binary            ;
; train_A12      ; 0100100100100100 ; Unsigned Binary            ;
; train_A13      ; 0100100100100100 ; Unsigned Binary            ;
; train_A14      ; 0011001100001100 ; Unsigned Binary            ;
; train_A15      ; 0000000000000000 ; Unsigned Binary            ;
; train_B0       ; 0000000000000000 ; Unsigned Binary            ;
; train_B1       ; 0000000000000000 ; Unsigned Binary            ;
; train_B2       ; 0001111100000000 ; Unsigned Binary            ;
; train_B3       ; 0010000100000000 ; Unsigned Binary            ;
; train_B4       ; 0100000100100000 ; Unsigned Binary            ;
; train_B5       ; 0100110010100000 ; Unsigned Binary            ;
; train_B6       ; 0101001001100000 ; Unsigned Binary            ;
; train_B7       ; 0101001000111000 ; Unsigned Binary            ;
; train_B8       ; 0101111000000100 ; Unsigned Binary            ;
; train_B9       ; 0101001000000100 ; Unsigned Binary            ;
; train_B10      ; 0100000000000010 ; Unsigned Binary            ;
; train_B11      ; 0010101101010100 ; Unsigned Binary            ;
; train_B12      ; 0100100100100100 ; Unsigned Binary            ;
; train_B13      ; 0100100100100100 ; Unsigned Binary            ;
; train_B14      ; 0011001100001100 ; Unsigned Binary            ;
; train_B15      ; 0000000000000000 ; Unsigned Binary            ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ABout          ; 000   ; Unsigned Binary                ;
; Ain            ; 001   ; Unsigned Binary                ;
; Bin            ; 010   ; Unsigned Binary                ;
; Astop          ; 011   ; Unsigned Binary                ;
; Bstop          ; 100   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst4|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                  ;
+------------------------+-------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 18          ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP          ; Untyped                                               ;
; LPM_MODULUS            ; 0           ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_hjh    ; Untyped                                               ;
+------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; FAST                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 109                         ;
;     CLR               ; 3                           ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 40                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 27                          ;
; arriav_lcell_comb     ; 389                         ;
;     arith             ; 98                          ;
;         1 data inputs ; 80                          ;
;         3 data inputs ; 18                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 246                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 60                          ;
;         5 data inputs ; 55                          ;
;         6 data inputs ; 94                          ;
;     shared            ; 44                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 38                          ;
; boundary_port         ; 8                           ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 3.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Feb 18 13:09:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off train -c train
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file train.v
    Info (12023): Found entity 1: train File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 1
Warning (12019): Can't analyze file -- file train.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_display.v
    Info (12023): Found entity 1: vga_display File: C:/Users/831397/Downloads/train_game/train_game/vga_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file train_block.bdf
    Info (12023): Found entity 1: train_block
Info (12127): Elaborating entity "train_block" for the top level hierarchy
Warning (12125): Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: VGA_SYNC-a File: C:/Users/831397/Downloads/train_game/train_game/vga_sync.vhd Line: 13
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/831397/Downloads/train_game/train_game/vga_sync.vhd Line: 7
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst1"
Warning (12125): Using design file video_pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: video_pll-SYN File: C:/Users/831397/Downloads/train_game/train_game/video_pll.vhd Line: 48
    Info (12023): Found entity 1: video_PLL File: C:/Users/831397/Downloads/train_game/train_game/video_pll.vhd Line: 39
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst" File: C:/Users/831397/Downloads/train_game/train_game/vga_sync.vhd Line: 45
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/831397/Downloads/train_game/train_game/video_pll.vhd Line: 86
Info (12130): Elaborated megafunction instantiation "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/831397/Downloads/train_game/train_game/video_pll.vhd Line: 86
Info (12133): Instantiated megafunction "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/831397/Downloads/train_game/train_game/video_pll.vhd Line: 86
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/831397/Downloads/train_game/train_game/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_display" for hierarchy "vga_display:inst3"
Warning (10762): Verilog HDL Case Statement warning at vga_display.v(81): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/831397/Downloads/train_game/train_game/vga_display.v Line: 81
Warning (10270): Verilog HDL Case Statement warning at vga_display.v(81): incomplete case statement has no default case item File: C:/Users/831397/Downloads/train_game/train_game/vga_display.v Line: 81
Warning (10762): Verilog HDL Case Statement warning at vga_display.v(106): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/831397/Downloads/train_game/train_game/vga_display.v Line: 106
Warning (10270): Verilog HDL Case Statement warning at vga_display.v(106): incomplete case statement has no default case item File: C:/Users/831397/Downloads/train_game/train_game/vga_display.v Line: 106
Info (12128): Elaborating entity "train" for hierarchy "train:inst"
Warning (10230): Verilog HDL assignment warning at train.v(43): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 43
Warning (10230): Verilog HDL assignment warning at train.v(45): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 45
Warning (10230): Verilog HDL assignment warning at train.v(48): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 48
Warning (10230): Verilog HDL assignment warning at train.v(50): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 50
Warning (10230): Verilog HDL assignment warning at train.v(56): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 56
Warning (10230): Verilog HDL assignment warning at train.v(58): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 58
Warning (10230): Verilog HDL assignment warning at train.v(61): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 61
Warning (10230): Verilog HDL assignment warning at train.v(63): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 63
Warning (10230): Verilog HDL assignment warning at train.v(83): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 83
Warning (10230): Verilog HDL assignment warning at train.v(86): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 86
Warning (10230): Verilog HDL assignment warning at train.v(98): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 98
Warning (10230): Verilog HDL assignment warning at train.v(101): truncated value with size 32 to match size of target (10) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 101
Warning (10199): Verilog HDL Case Statement warning at train.v(107): case item expression never matches the case expression File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 107
Warning (10199): Verilog HDL Case Statement warning at train.v(110): case item expression never matches the case expression File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 110
Info (10264): Verilog HDL Case Statement information at train.v(39): all case item expressions in this case statement are onehot File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at train.v(28): inferring latch(es) for variable "SsY", which holds its previous value in one or more paths through the always construct File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 28
Info (10041): Inferred latch for "SsY[0]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[1]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[2]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[3]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[4]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[5]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[6]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[7]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[8]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Info (10041): Inferred latch for "SsY[9]" at train.v(38) File: C:/Users/831397/Downloads/train_game/train_game/train.v Line: 38
Warning (12125): Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter File: C:/Users/831397/Downloads/train_game/train_game/counter.v Line: 40
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst4"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:inst4|lpm_counter:LPM_COUNTER_component" File: C:/Users/831397/Downloads/train_game/train_game/counter.v Line: 65
Info (12130): Elaborated megafunction instantiation "counter:inst4|lpm_counter:LPM_COUNTER_component" File: C:/Users/831397/Downloads/train_game/train_game/counter.v Line: 65
Info (12133): Instantiated megafunction "counter:inst4|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/831397/Downloads/train_game/train_game/counter.v Line: 65
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjh.tdf
    Info (12023): Found entity 1: cntr_hjh File: C:/Users/831397/Downloads/train_game/train_game/db/cntr_hjh.tdf Line: 26
Info (12128): Elaborating entity "cntr_hjh" for hierarchy "counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_hjh:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "my_first_fpga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/831397/Downloads/train_game/train_game/output_files/train.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/831397/Downloads/train_game/train_game/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Info (21057): Implemented 422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 413 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Tue Feb 18 13:09:33 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/831397/Downloads/train_game/train_game/output_files/train.map.smsg.


