$date
	Sun Oct 23 00:35:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#132489
b10101 !
1"
#132490
b10101 &
b10101 %
1$
#132491
0"
#132494
b1000000 &
b1000000 %
#132498
b100000 &
b100000 %
#132502
b10000 &
b10000 %
#132506
b1000 &
b1000 %
#132510
b100 &
b100 %
#132514
b10 &
b10 %
#132518
b1 &
1#
b1 %
#132522
b0 &
b0 %
0#
0$
#1177080
b11010 !
1"
#1177082
b11010 &
b11010 %
1$
#1177083
0"
#1177086
b1101 &
b1101 %
#1177090
b101000 &
b101000 %
#1177094
b10100 &
b10100 %
#1177098
b1010 &
b1010 %
#1177102
b101 &
b101 %
#1177106
b10000 &
b10000 %
#1177110
b1000 &
b1000 %
#1177114
b100 &
b100 %
#1177118
b10 &
b10 %
#1177122
b1 &
b1 %
1#
#1177126
b0 &
0#
b0 %
0$
#2152689
b1110 !
1"
#2152690
b1110 &
b1110 %
1$
#2152691
0"
#2152694
b111 &
b111 %
#2152698
b10110 &
b10110 %
#2152702
b1011 &
b1011 %
#2152706
b100010 &
b100010 %
#2152710
b10001 &
b10001 %
#2152714
b110100 &
b110100 %
#2152718
b11010 &
b11010 %
#2152722
b1101 &
b1101 %
#2152726
b101000 &
b101000 %
#2152730
b10100 &
b10100 %
#2152734
b1010 &
b1010 %
#2152738
b101 &
b101 %
#2152742
b10000 &
b10000 %
#2152746
b1000 &
b1000 %
#2152750
b100 &
b100 %
#2152754
b10 &
b10 %
#2152758
b1 &
1#
b1 %
#2152762
b0 &
b0 %
0#
0$
#4500012
