[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLE6240GPAUMA1 production of INFINEON TECHNOLOGIES from the text: \nAutomotive PowerData Sheet\n \nRev.3.3, 2010-02-15TLE6240GP\nSmart 16-Channel Low-Side SwitchcoreFLEX\n \n               \n \nData Sheet 2 V3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nTable of Contents\nTable of Contents  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2\n1 Overview   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .  3\n2 Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5\n2.1 Detailed Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5\n2.2 Description of Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .  5\n2.3 Terms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .  6\n3 Pin Configuration   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 7\n3.1 Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  7\n3.2 Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7\n4 Maximum Ratings and Operating Conditions   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9\n4.1 Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9\n4.2 Functional Range  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9\n4.3 Thermal Resistance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  10\n5 Electrical and Functional Description of Blocks  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n5.1 Power Supply & Reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n5.2 Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . .  12\n5.3 Power Outputs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  13\n5.3.1 Typical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  14\n5.4 Diagnostic Functions and FAULT-Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . .  17\n5.5 SPI Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18\n6 Control of the Device   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n6.1 Output Stage Control  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n6.1.1 Parallel Control and PRG - Pin  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n6.1.2 Serial Control of the Outputs: SPI Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n6.1.3 Overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n6.1.4 Control- and Data Byte  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23\n6.1.5 Control Byte - Detailed description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .  24\n6.1.5.1 Control Byte No.1 and 6  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  24\n6.1.5.2 Control Byte No. 2 and 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  25\n6.1.5.3 Control Byte No. 3 and 8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  26\n6.1.5.4 Control Byte No. 4 and 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  26\n6.1.5.5 Control Byte No. 5 and 10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\n6.1.5.6 Example for an access to channel 1 to 8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28\n6.2 Diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28\n6.2.1 Diagnosis Read-out options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  29\n7 Application Hints   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32\n7.1 Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  32\n7.2 Engine Management Application  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . .  33\n7.3 Daisy Chain Application  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . .  34\n8 Package Outlines   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35\n9 Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 6Table of Contents\nPG-DSO-36\nType Package Marking\nTLE6240GP PG-DSO-36 TLE6240GP\nData Sheet 3 Rev.3.3, 2010-02-15\n Smart 16-Channel Low-Side Switch\ncoreFLEX\n TLE6240GP \n1O v e r v i e w\nFeatures\n• Short Circuit Protection\n• Overtemperature Protection\n• Overvoltage Protection\n• 16 bit Serial Data Input and Diagnostic Output \n(2 bit/channel for Open Load- and Short to GND detection)\n• Direct Parallel Control of eight channe ls for PWM Applications\n• Parallel Inputs High or Low Active programmable\n• General Fault Flag\n• Low Quiescent Current• Compatible with 3 V Microcontrollers• Electrostatic discharge (ESD) Protection\n• Green Product (RoHS compliant)\n• AEC Qualified\nApplications\n• Automotive and Industrial Systems\n• Solenoids, Relays and Resistive Loads\nGeneral Description\n16-fold Low-Side Switch in Smart Power Technology (SPT) with a Serial Peripheral Interface (SPI) and 16 open\ndrain DMOS output stages. The TLE6240GP is protecte d by embedded protection functions and designed for\nautomotive and industrial applications . The output stages are controlled via SPI Interface. Additionally 8 channels\ncan be controlled direct in parallel for PWM applications. Therefore the TLE6240GP is particularly suitable for\nengine management and powertrain syst ems, safety and body applications.\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nOverview\nData Sheet 4 Rev.3.3, 2010-02-15\n Product Summary\nBlock Diagram\nFigure 1 Applicatio n Block DiagramParameter Symbol Value Unit\nSupply voltage VS 4.5 … 5.5 V\nDrain source clamping voltage VDS(AZ)max 45 .... 60 V\nOn resistance RON1-8 (max @ 150°C) 2.2 Ω\nRON10,11,14,15 (max @ 150°C) 0.7 Ω\nRON9,12,13,16 (max @ 150°C) 0.6 Ω\nNominal Output current (channel 1 - 8) ID 0.5 A\nNominal Output current (channel 9 - 16) ID 1A\nMinimum Output current Limit (channel 1 - 8) ID(lim)_min 1A\nMinimum Output current Limit (channel 9 - 16) ID(lim)_min 3A\n\n \nData Sheet 5 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nBlock Diagram\n2B l o c k D i a g r a m\n2.1 Detailed Block Diagram\nFigure 2 Detailed Block Diagram\n2.2 Description of Block Diagram\nAll 16 channels can be controlled via the serial interface (SPI ). In addition to the serial  control it is possible to\ncontrol channel 1 to 4 and 9 to 12 direct in parallel with a separate input pin. The parallel input signal is either OR\n- operated or AND - operated with the respective SPI da ta bit. This boolean operation can be programmed via SPI\ncontrol byte (see Chapter 5 ). The SPI interface also performs a diagnostic information for each channel.\n\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nBlock Diagram\nData Sheet 6 Rev.3.3, 2010-02-15\n 2.3 Terms\nFigure 3 Terms for Voltages and CurrentsDSO -36(Power )_terms_TLE 6240 .vsdVOUT10\nVOUT2\nVIN 1\nVIN 2\nVS\nVRE SE T\nVCS\nVPR G\nVIN 3\nVIN 4\nVOUT3\nVOUT11VOUT4\nVIN 4VOUT16\nVSO\nVFAULT\nVOUT6VBatt\nIOUT 7\nIOUT 6IIN11\nIIN10ISI\nISC LK\nISO\nIFAULTIOUT10\nIOUT2\nIOUT3\nIOUT11IIN 1\nIIN 2\nIS\nIR ESET\nICS\nIPR G\nIIN 3\nIIN 41\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n13\n14\n15\n16\n17\n1836\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n191235PG-DSO-36\nGND\nOUT9\nOUT10\nOUT1\nOUT2\nIN1\nIN2\nVS\nRESET\nCS\nPRG\nIN3\nIN4\nOUT3\nOUT4\nOUT11\nOUT12\nGNDGND\nOUT16\nOUT15\nOUT8\nOUT7\nIN12\nIN11\nSI\nSCLK\nSO\nFAULT\nIN10\nIN9\nOUT6OUT5\nOUT14OUT13\nGNDIOUT9\nIOUT1\nIOUT4\nIOUT12VOUT9\nVOUT1\nVOUT4\nVOUT12IOUT16\nIOUT15\nIOUT8\nIIN12\nIIN9\nIOUT5\nIOUT14\nIOUT13VOUT15\nVOUT8\nVOUT7\nVIN 12\nVIN 11\nVSI\nVSC LK\nVIN 10\nVIN 9\nVOUT5\nVOUT14\nVOUT13\n \nData Sheet 7 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nPin Configuration\n3 Pin Configuration\n3.1 Pin Assignment\nFigure 4 Pin Configuration (top view)\n3.2 Pin Definitions and Functions\nPin Symbol Function\n1G N D Ground\n2O U T 9 Power Output Channel 9\n3O U T 1 0 Power Output Channel 10\n4O U T 1 Power Output Channel 1\n5O U T 2 Power Output Channel 2\n6I N 1 Input Channel 1\n7I N 2 Input Channel 2\n8 VS Supply Voltage\n9 RESET Reset\n10 CS Chip Select1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n12\n13\n14\n15\n16\n17\n1836\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n191135PG-DSO-36\nDSO-36(Power )_TLE6240. vsdGND\nOUT9\nOUT10\nOUT1\nOUT2\nIN1\nIN2\nVS\nRESET\nCS\nPRG\nIN3\nIN4\nOUT3\nOUT4\nOUT11\nOUT12\nGNDGND\nOUT16\nOUT15\nOUT8\nOUT7\nIN12\nIN11\nSI\nSCLK\nSO\nFAULT\nIN10\nIN9\nOUT6\nOUT5\nOUT14\nOUT13\nGND\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nPin Configuration\nData Sheet 8 Rev.3.3, 2010-02-15\n Heat Slug internally connected to ground pins11 PRG Program (inputs high or low-active)\n12 IN3 Input Channel 3\n13 IN4 Input Channel 4\n14 OUT3 Power Output Channel 3\n15 OUT4 Power Output Channel 4\n16 OUT11 Power Output Channel 11\n17 OUT12 Power Output Channel 12\n18 GND Ground\n19 GND Ground\n20 OUT13 Power Output Channel 13\n21 OUT14 Power Output Channel 14\n22 OUT5 Power Output Channel 5\n23 OUT6 Power Output Channel 6\n24 IN9 Input Channel 9\n25 IN10 Input Channel 10\n26 FAULT General Fault Flag\n27 SO Serial Data Output\n28 SCLK Serial Clock\n29 SI Serial Data Input\n30 IN11 Input Channel 11\n31 IN12 Input Channel 12\n32 OUT7 Power Output Channel 7\n33 OUT8 Power Output Channel 8\n34 OUT15 Power Output Channel 15\n35 OUT16 Power Output Channel 16\n36 GND GroundPin Symbol Function\n \nData Sheet 9 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nMaximum Ratings and Operating Conditions\n4 Maximum Ratings and Operating Conditions\n4.1 Absolute Maximum Ratings\nNote: Stresses above the ones listed here may cause perm anent damage to the device. Exposure to absolute \nmaximum rating conditions for extended periods may affect device reliability.\nNote: Integrated protection functions are designed to prevent  IC destruction under fault conditions described in the \ndata sheet. Fault conditions are considered as “outside”  normal operating range. Protection functions are \nnot designed for continuous repetitive operation.Absolute Maximum Ratings1)\nTj = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin\n(unless otherwise specified)\n1) Not subject to production test, specified by design.Pos. Parameter Symbol Limit Values Unit Conditions\nMin. Max.\nVoltages\n4.1.1 Supply voltage VS -0.3 7 V –\n4.1.2 Continuous Drain Source Voltage\n(OUT1 to OUT16)VDS –4 5 V –\n4.1.3 Input Voltage, All Inputs and Data Lines VIN -0.3 7 V –\nCurrents\n4.1.4 Output current per Channel\n(see Chapter 5 )ID(lim) – ID(lim) min A–\n4.1.5 Output current per Channel\n(All 16 Channels ON; Mounted on PCB)2)\n2) Output current rating so long as maximum junction temperature is not exceeded. At TA = 125 °C the output current has to \nbe calculated using RthJA according mounting conditions.ID 1-8 –0 . 3 A TA = 25°C\nID 9-16 –0 . 5 A TA = 25°C\n4.1.6 Output current\n(Max. total current of all channels on; Heat \nSink required)IDmax –1 4 A –\nESD Susceptibility\n4.1.7 Electrostatic Discharge Voltage VESD – 2000 V HBM3)\n3) Human Body Model according to EIA/JESD22-A114-E.\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nMaximum Ratings and Operating Conditions\nData Sheet 10 Rev.3.3, 2010-02-15\n 4.2 Functional Range\nNote: Within the functional range the IC operates as de scribed in the circuit description. The electrical \ncharacteristics are specifi ed within the conditions given in the re lated electrical ch aracteristics table.\n4.3 Thermal ResistancePos. Parameter Symbol Limit Values Unit Conditions\nMin. Typ. Max.\nTemperature Range\n4.2.1 Operating Temperature Range Tj -40 – 150 °C–\n4.2.2 Storage Temperature Range Tstg -55 – 150 °C–\nSingle Pulse Inductive Energy\n4.2.3 Single pulse inductive Energy (internal \nclamping)EAS ––5 0 m J TJ = 25°C;\nID1-8 = 0.5 A;\nID9-16 = 1 A\nPower Dissipation4.2.4 Power Dissipation (mounted on PCB)\nPtot –3 . 3 –W TA = 25°C\nall Channel \nactive\nPos. Parameter Symbol Limit  Values Unit Conditions\nMin. Typ. Max.\n4.3.1 Junction to Case (die soldered on heat \nslug)1)\n1) Not subject to production test, specified by design.RthJSp – 0.5 1 K/W Pv = 3W\n4.3.2 Junction to ambient (see Figure 51)); all \nchannels activeRthjA –1 2 – K / W P v  =  3 W\n \nData Sheet 11 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nMaximum Ratings and Operating Conditions\nFigure 5 Thermal Simulation - PCB set-up 70µm modeled (traces) \n \n35µm, 90% metalization \n \n35µm, 90% metalizati on 1,5 mm \n70µm, 5% metalization  Dimensions: 76.2 x 114.3 x 1.5 mm³ ; Material: FR4\nThermal Vias: diameter= 0.3 mm; plating 25 µm; 61 pcs.\nMetalization accodring: JEDEC 2s2p (JESD 51-7) + (JESD 51-5)\nThermal_Setup.vsd\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nData Sheet 12 Rev.3.3, 2010-02-15\n 5 Electrical and Functional Description of Blocks\nThe TLE6240GP is an 16-fold low-side power switch which provid es a serial peripheral interface (SPI) to control\nthe 16 power DMOS switches, and diagnostic feedback. The power transistors are protected against short to VBB,\noverload, overtemperature and against overvoltage by active zener clamp.\nThe diagnostic logic recognizes a fault condition which can be read out via the seri al diagnostic output (SO).\n5.1 Power Supply & Reset\nRESET  - Reset pin. If the reset pin is in a logic low state, it clears the SPI sh ift register and s witches all outputs\nOFF. An internal pull-up structure is provided on chip. In case the RESET  Pin is pulled down statically, the device\nremains in Stand-by Mode\n5.2 Digital Inputs\nIn this chapter is the electrical behavior of the following Digital Input Pins described:\n• parallel Input Pin INx\n• Reset Pin RESET\n• Program Pin PRGElectrical Characteristics: Power Supply\nVS = 4.5 V to 5.5 V, Tj = -40 °C to +150 °C, Reset = H (unless otherwise specified)\nall voltages with respect to ground, positive current flowing into pin\nPos. Parameter Symbol Limit Values Unit Conditions\nMin. Typ. Max.\n5.1.1 Supply Voltage1)\n1) For VS < 4.5 V the power stages are switched according the input signals and data bits or are def initely switched off. This \nundervoltage reset gets active at VS = 3 V (typ. value) and is specified by design and not subject to production test.VS 4.5 – 5.5 V –\n5.1.2 Supply Current IS –51 0 m A –\n5.1.3 Supply Current in Standby Mode IS(stdy) –1 0 5 0 µA (RESET = L)\nElectrical Characteri stics: Digital Inputs\nVS = 4.5 V to 5.5 V, Tj = -40 °C to +150 °C, Reset = H (unless otherwise specified)\nall voltages with respect to ground, positive current flowing into pinPos. Parameter Symbol Limit Values Unit Conditions\nMin. Typ. Max.\n5.2.1 Input Low Voltage\nVINL -0.3 – 1.0 V –\n5.2.2 Input High Voltage VINH 2.0 – – V –\n5.2.3 Input Voltage Hysteresis VINHys 50 100 200 mV –\n5.2.4 Input Pull-down/up Current\n(IN1 to IN4, IN9 to IN12)IIN(1..4,9..12) 20 50 100 µA VIN = 5 V\n5.2.5 PRG, Reset Pull-up Current IIN(PRG,Res) 20 50 100 µA–\n5.2.6 Minimum Reset Duration\n(After a reset all parallel inputs are \nORed with the SPI data bits)tReset,min 10 – – µs–\n \nData Sheet 13 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\n5.3 Power Outputs\nPower Transistor Protection Functions1)\nEach of the 16 output stages has its own zener clamp, which causes a volt age limitation at the power transistor\nwhen solenoid loads are switched off. The outputs are pr ovided with a current limitation set to a minimum of 1 A\nfor channels 1 to 8 and 3 A for channels 9 to 16.\nIn the event of an overload or short to supply, the curren t is internally limited and the corresponding diagnosis bit\ncombination is set. If this operatio n leads to an overtemperature conditi on, a second protection level will change\nthe output into a low duty cycle PWM (selective the rmal shut-down with restart) to prevent critical chip\ntemperatures.\n1) The integrated protection functions prevent an IC destru ction under fault conditions and may not be used in normal \noperation or permanently.Electrical Characteristics: Power Outputs\nVS = 4.5 V to 5.5 V, Tj = -40 °C to +150 °C, Reset = H (unless otherwise specified)\nall voltages with respect to ground, positive current flowing into pin\nPos. Parameter Symbol Limit Values Unit Conditions\nMin. Typ. Max.\n5.3.1 ON Resistance VS = 5 V;\nChannel 1-8RDS(ON) –1– Ω TJ = 25°C1)\n1) Specified by design and not subject to production test.–1 . 7 2 . 2 Ω TJ = 150°C\n5.3.2 ON Resistance VS = 5 V;\nChannel 10, 11, 14, 15RDS(ON) –0 . 3 5 – Ω TJ = 25°C1)\n–0 . 6 0 0 . 7 0 Ω TJ = 150°C\n5.3.3 ON Resistance VS = 5 V;\nChannel 9, 12, 13, 16RDS(ON) –0 . 3 0 – Ω TJ = 25°C1)\n–0 . 5 0 0 . 6 0 Ω TJ = 150°C\n5.3.4 Output Clamping Voltage\nChannel 1-8VDS(AZ) 45 50 60 V Output OFF\n5.3.5 Output Clamping Voltage\nChannel 9-16VDS(AZ) 45 52.5 60 V Output OFF\n5.3.6 Current Limit Channel 1-8 ID(lim) 11 . 5 2A –\n5.3.7 Current Limit Channel 9-16 ID(lim) 34 . 5 6A –\n5.3.8 Output Leakage Current ID(lkg) ––1 0 µA VReset = L\n5.3.9 Turn-On Time tON –61 2 µs ID = 0.5 A,\nresistive load 5.3.10 Turn-Off Time tOFF –61 2 µs\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nData Sheet 14 Rev.3.3, 2010-02-15\n Figure 6 Timing\n5.3.1 Typical Characteristics\nDrain-Source On-Resistance\nRDS(ON)  = f(Tj); VS = 5 V\nFigure 7 Typical ON Resistance versus Junction-Temperature (Channel 1-8)\nFigure 8 Typical ON Resistance versus Junction-Temperature (Channel 10, 11, 14, 15)t\nttON tOFF\n80%VDSVIN\n20%\nTypical Drain-Source ON- Resistance\n0,60,70,80,911,11,21,31,41,51,61,71,8\n-50 -25 0 25 50 75 100 125 150 175\nTj [°C]RDS(ON) [Ohm]Channel 1 - 8\nTypical Drain-Source ON- Resistance\n0,20,250,30,350,40,450,50,550,60,65\n-50 -25 0 25 50 75 100 125 150 175\nTj [°C]RDS(ON) [Ohm]Channel 10,11,14,15\n \nData Sheet 15 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nFigure 9 Typical ON Resistance versus Junction-Temperature (Channel 9, 12, 13, 16)\nOutput Clamping Voltage\nVDS(AZ)  = f(Tj); VS = 5 V\nFigure 10 Typical Clamping Voltage versus Junction Temperature (Channel 1-8)Typical Drain-Source ON- Resistance\n0,150,20,250,30,350,40,450,50,55\n-50 -25 0 25 50 75 100 125 150 175\nTj [°C]RDS(ON) [Ohm]Channel 9,12,13,16\nTypical Clamping Voltage\n464748495051525354\n-50 -25 0 25 50 75 100 125 150 175\nTj [°C]VDS(AZ) [V]Channel 1-8\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nData Sheet 16 Rev.3.3, 2010-02-15\n Figure 11 Typical Clamping Voltage versus Junction Temperature (Channel 9-16)Typical Clamping Voltage\n484950515253545556\n-50 -25 0 25 50 75 100 125 150 175\nTj [°C]VDS(AZ) [V]Channel 9-16\n \nData Sheet 17 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\n5.4 Diagnostic Functi ons and FAULT-Pin\nThe device provides diagnosis information about the device and about the load. There are following diagnosis\nflags implemented for each channel:\n• The diagnosis information of the protective functi ons, such as “over current” and “over temperature”\n• The open load diagnosis\n• The short to ground information.\nFor further details, refer to the Chapter “Control of the device”\nFAULT  - Fault pin. There is a general fault pin (open drain)  which shows a high to low transition as soon as an\nerror occurs for any one of the si xteen channels. This fault indica tion can be used to generate a µC interrupt.\nTherefore a ‘diagnosis’ interrupt routine need only be called after this fault indication. This saves processor time\ncompared to a cyclic reading of the SO information.\nAs soon as a fault occurs, the fault in formation is latched into the diagnosis  register. A new er ror will overwrite the\nold error report. Serial data out pin (SO) is in a high impedance state when CS  is high. If CS  receives a LOW signal,\nall diagnosis bits can be shifted out serially.\nElectrical Characterist ics: Diagnostic Functions\nVS = 4.5 V to 5.5 V, Tj = -40 °C to +150 °C, Reset = H (unless otherwise specified)\nall voltages with respect to ground, positive current flowing into pin\nPos. Parameter Symbol Limit Values Unit Conditions\nMin. Typ. Max.\n5.4.1 Open Load Detection Voltage VDS(OL) VS - 2.5 VS - 2 VS - 1.3 V –\n5.4.2 Output Pull-down Current IPD(OL) 50 90 150 µA VReset = H\n5.4.3 Fault Delay Time td(fault) 50 100 200 µs–\n5.4.4 Short to Ground Detection Voltage VDS(SHG) VS - 3.3 VS - 2.9 VS - 2.5 V –\n5.4.5 Short to Ground Detection Current ISHG -50 -100 -150 µA VReset = H\n5.4.6 Overload Detection Threshold ID(lim) 1-8 11 . 3 2A –\nID(lim) 9-16 346A –\n5.4.7 Overtemperature Shutdown \nThreshold1)\n1) Specified by design and not subject to production test.Tth(sd) 170 – 200 °C–\n5.4.8 Overtemperature Hysteresis1)Thys –1 0 –K –\n5.4.9 FAULT Output Low Voltage VfaultL ––0 . 4 V IfaultL = 1.6 mA\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nData Sheet 18 Rev.3.3, 2010-02-15\n 5.5 SPI Interface\nElectrical Characteristics: SPI Interface\nVS = 4.5 V to 5.5 V, Tj = -40 °C to +150 °C, Reset = H (unless otherwise specified)\nall voltages with respect to ground, positive current flowing into pin\nPos. Parameter Symbol Limit Values Unit Conditions\nMin. Typ. Max.\n5.5.1 Input Pull-down Current (SI, SCLK) IIN(SI,SCLK) 10 20 50 µA–\n5.5.2 Input Pull-up Current (CS ) IIN(CS) 10 20 50 µA–\n5.5.3 SO High Stat e Output Voltage VSOH VS - 0.4 – – V ISOH = 2 mA\n5.5.4 SO Low Stat e Output Voltage VSOL ––0 . 4 V ISOL = 2.5 mA\n5.5.5 Output Tri-state Leakage Current ISOlkg -10 0 10 µAC S  = H;\n0 ≤ VSO ≤ VS\n5.5.6 Serial Clock Frequency\n(depending on SO load)fSCK DC – 5 MHz –\n5.5.7 Serial Clock Period (1/ fclk) tp(SCK) 200 – – ns –\n5.5.8 Serial Clock High Time tSCKH 50 – – ns –\n5.5.9 Serial Clock Low Time tSCKL 50 – – ns –\n5.5.10 Enable Lead Time (falling edge of \nCS to rising edge of CLK)tlead 200 – – ns –\n5.5.11 Enable Lag Ti me (falling edge of \nCLK to rising edge of CS )tlag 200 – – ns –\n5.5.12 Data Setup Time (required time SI \nto falling of CLK)tSU 20 – – ns –\n5.5.13 Data Hold Ti me (falling edge of \nCLK to SI)tH 20 – – ns –\n5.5.14 Disable Time (@ CL = 50 pF)1)\n1) This parameter will not be tested but specified by designtDIS ––1 5 0 n s –\n5.5.15 Transfer Delay Time2)\n(CS high time between two \naccesses)\n2) This time is necessary between two write accesses to contro l e.g. channel 1 to 8 during the first access and channel 9 to \n16 during the second access. To get the correct diagnostic information, the transfer delay time has to be extended to the \nmaximum fault delay time td(fault)max  = 200 µs.tdt 200 – – ns –\n5.5.16 Data Valid Time tvalid ––1 0 0 n s CL = 50 pF1)\n––1 2 0 n s CL = 100 pF1)\n––1 5 0 n s CL = 220 pF1)\n \nData Sheet 19 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nFigure 12 Input Timing Diagram\nFigure 13 SO Valid Time Waveforms and Enable and Disable Time Waveforms\nSPI Signal Description\nCS - Chip Select. The system microcontroller selects the TLE6240GP by means of the CS  pin. Whenever the pin\nis in a logic low state, data can be transferred from the µC and vice versa.\n•CS High to Low Transition:\n– diagnostic status information is transferred from the power outputs into the shift register\n– serial input data can be clocked in from then on\n– SO changes from high impedance state to logic high or low state corresponding to the SO bits\n•CS Low to High Transition:\n– transfer of SI bits from shift register into output buffers\nTo avoid any false clocking the serial clock input pin SCLK should be logic lo w state during high to low transition\nof CS . When CS  is in a logic high state, any signals at the SCLK  and SI pins are ignored and SO is forced into a\nhigh impedance state.\nSCLK  - Serial Clock. The system clock pin clocks the internal  shift register of the TL E6240GP. The serial input\n(SI) accepts data into the input shi ft register on the falling edge of SCLK  while the serial output (SO) shiftstleadtSCKH\n0.2V Stlag\ntHtSCKL0.2 V S\ntSU\n0.7V S0.2V SCS\nSCLK\nSI0.7VS\ntdt\n0.7VS\ntvalidSCLKCS\nSOtDis0.2 V S\nSO0.7 V S\n0.7 V S\n0.2 V SSO\n0.7 V S0.2 V S\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nElectrical and Functional Description of Blocks\nData Sheet 20 Rev.3.3, 2010-02-15\n diagnostic information out of the shift re gister on the rising edge of serial cloc k. It is essential that the SCLK pin is\nin a logic low state whenever chip select CS  makes any transition.\nSI - Serial Input. Serial data bits are shifted in at this pin,  the most significant bit first.  SI information is read in on\nthe falling edge of SCLK. Input data is latched in the shift re gister and then transferred to  the control buffer of the\noutput stages.\nThe input data consist of 16 bit, made up of one control by te and one data byte. The control byte is used to program\nthe device, to operate it in a certain mode as well as providin g diagnostic information (see Chapter 6.2 ). The eight\ndata bits contain the input information fo r the eight channels, and are high active.\nSO - Serial Output. Diagnostic data bits are shifted out serially at this pin, the mo st significant bit first. SO is in a\nhigh impedance state until the CS  pin goes to a logic low state. New di agnostic data will appe ar at the SO pin\nfollowing the rising edge of SCLK.\n \nData Sheet 21 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\n6 Control of the Device\n6.1 Output Stage Control\nThe 16 outputs of the TLE6240GP can be  controlled via serial interface. Addi tionally eight of these 16 channels\ncan alternatively be controlled in parallel (Chann el 1 to 4 and 9 to 12) for PWM applications.\n6.1.1 Parallel Control and PRG - Pin\nA Boolean operation (either AND or OR) is performed on ea ch of the parallel inputs a nd respective SPI data bits,\nin order to determine the states of the respective outpu ts. The type of Boolean operation performed is programmed\nvia the serial interface.\nThe parallel inputs are high or low active depending on the PRG pin. If the parallel input pins are not connected\n(independent of high or low activity) it is guaranteed that  the outputs 1 to 4 and 9 to 12 are switched off. The PRG\npin itself is internally pulled up when it is not connected.\nPRG  - Program pin.\n• PRG = High ( VS): Parallel inputs Channel 1 to 4 and 9 to 12 are high active\n• PRG = Low (GND): Parallel inputs Channel 1 to 4 and 9 to 12 are low active\n6.1.2 Serial Control of the Outputs: SPI Protocol\n6.1.3 Overview\nEach output is independently controlled by an output latch and a common reset line, which disables all outputs.\nThe Serial Input (SI) is read on the falling edge of the serial clock. A l ogic high input ‘data bit’ turns the respective\noutput channel ON, a logic lo w ‘data bit’ turns it OFF.\nCS must be low whilst shifting all the serial data into the device. A low- to-high transition of CS  transfers the serial\ndata input bits to the output control buffer.\nThe 16 channels of the TLE6240GP are divided up into tw o parts for the control of th e outputs (ON, OFF) and the\ndiagnosis information.\nSerial Input (SI) information consists of 16 bit. 8 bit cont ain the input driver information for channel 1 to 8 or for\nchannel 9 to 16. The remaining 8 bits are used to program a certain operation mode.\nSerial Output (SO) data consists of 16  bit containing the diagnosis information for channels 1 to 8 or channels 9\nto 16 with two bits per channel.\nChannel 1 to 8:\n•Control Byte 1:  Operation mode and diagnosis select for channels 1 to 8\n•Data Byte1:  ON/OFF information for channel 1 to 8\n•DIAG_1:  Diagnosis data for channels 1 to 8\nChannel 9 to 16:•Control Byte 2:  Operation mode and diagnosis select for channels 9 to 16\n•Data Byte2:  ON/OFF information for channel 9 to 16\n•DIAG_2:  Diagnosis data for channels 9 to 16\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nData Sheet 22 Rev.3.3, 2010-02-15\n To drive all 16 channels and to get the complete diagnos is data of the TLE6240GP a two step access has to be\nperformed as follows:\nFigure 14 First Access\nFigure 15 Second AccessSI\nSOCS\nSI command : Control Byte 1 programs the\noperation mode of channels 1 to 8.\nData Byte 1 gives the input information (on\nor off) for Channel 1 to 8.\nSO diagnosis : Diagnosis information of\nchannel 1 to 8 or 9 to 16, depending on the\nSI control word before.Control Byte1    Data Byte1\n16 bit DiagnosisSI\nSOCS\nControl Byte1    Data Byte1\nDIAG_1 (Ch. 1 to 8)\nSI command : Control Byte 1 programs the\noperation mode of Channels 1 to 8.\nData Byte 1 gives the input information (on\nor off) for Channel 1 to 8.\nSO diagnosis : 16 bit diagnosis information\n(two bit per channel) of channels 1 to 8\nSI\nSOCS\nSI command : Control Byte 2 programs the\noperation mode of channels 9 to 16.\nData Byte 2 gives the input information (on\nor off) for Channel 9 to 16.\nSO diagnosis : Diagnosis information of\nchannel 1 to 8 or 9 to 16, depending on the\nSI control word before.Control Byte2    Data Byte2\n16 bit DiagnosisSI\nSOCS\nControl Byte2    Data Byte2\nDIAG_2 (Ch. 9 to 16)\nSI command : Control Byte 2 programs the\noperation mode of Channels 9 to 16.\nData Byte 2 gives the input information (on\nor off) for Channel 9 to 16.\nSO diagnosis : 16 bit diagnosis information\n(two bit per channel) of channels 9 to 16\n \nData Sheet 23 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\n6.1.4 Control- and Data Byte\nAs mentioned above, the serial input information consist of  a control byte and a data byte. Via the control byte, the\nspecific mode of the device is programmable.\nTen specific control words are recognized, having the following functions:\nTable 2 Commands\nControl words beside No. 1- 10\nNot specified Control words are not executed (cause no function) and the shift register (SO Data) is reset after the\nCS signal (all ‘0’).Table 1 Control and Data Byte\nMSB LSB\nCCCCCCCCDDDDDDDD\nControl Byte Data Byte\nNo. Control Byte Data Byte Function\nChannel 1 to 81 LLLL LLLL\n1)XXXX XXXX2)‘Full Diagnosis’ (two bits per channel)  performed for channels 1 to 8. No \nchange to output states.\n2 HHLL LLLL XXXX XXXX State of the eigh t parallel inputs and ‘1-bit Dia gnosis’ for channel 1 to 8 is \nprovided.\n3 HLHL LLLL XXXX XXXX Echo-function of SPI; SI direct co nnected to SO.\n4 LLHH LLLL DDDDDDDD2)IN1 … 4 and serial data bits ‘OR’ed. ‘Full Diagnosis’ performed for \nchannels 1 to 8.\n5 HHHH LLLL DDDDDDDD IN1 … 4 and serial data bi ts ‘AND’ed. ‘Full Diagnosis’ performed for \nchannels 1 to 8.\nChannel 9 to 16\n6 LLLL HHHH1)XXXX XXXX ‘Full Diagnosis’ (two bits per channel) performed for channe ls 9 to 16. No \nchange to output states.\n7 HHLL HHHH XXXX XXXX State of the eigh t parallel inputs and ‘1-bit Diagn osis’ for channel 9 to 16 is \nprovided.\n8 HLHL HHHH XXXX XXXX Echo-function of SPI; SI direct co nnected to SO.\n9 LLHH HHHH DDDDDDDD IN9 … 12 and serial data bits ‘OR’ed. ‘Full Dia gnosis’ performed for \nchannels 9 to 16.\n10 HHHH HHHH DDDDDDDD IN9 … 12 and serial data bi ts ‘AND’ed. ‘Full Diagn osis’ performed for \nchannels 9 to 16.\n1) Control Byte: Channel Selection via Bit 0 to 3\nBits 0 to 3 = L, Channels 1 to 8 selected\nBits 0 to 3 = H, Channels 9 to 16 selected\n2) Data Byte: ‘X’ means ‘don’t care’, because this data bits will be ignored.\n‘D’ represents the data bits, either being H (= ON) or L (= OFF).\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nData Sheet 24 Rev.3.3, 2010-02-15\n 6.1.5 Control Byte - Detailed description\nIn the following section the different control bytes w ill be described. X used withi n the control byte means:\nThe following Control Byte descriptions are referring to the Overview Table 2 .\n6.1.5.1 Control Byte No.1 and 6\nBy clocking in this control byte, it is possible to get pu re diagnostic information (two bits per channel) in accordance\nwith Figure 21 . The data bits are ignored, so that the state of  the outputs are not influenced. This command is only\nactive once unless the next control command is again “Diagnosis only”. Dia gnostic information can be read out at\nany time with no change of the switching conditions.\nFigure 16 Example for two Consecutive Chip Select CyclesTable 3 Control Byte - Channel Group selection\nMSB Comment\nX X X X L L L L Command is valid for Channels 1 to 8\nXXXXHHHH C o m m a n d  i s  v a l i d  f o r  C h a n n e l s  9  t o  1 6\nControl Byte\nTable 4 Control Byte No. 1 to 6\nMSB Comment\nLLLLXXXX Diagnosis only\nControl Byte\nSI      L L L L  L L L L  X X X X  X X X X\nSO        H H H H  H H H H  H H H H  H H H HCS\nSI command : Diagnosis only for channels 1 to 8. No change of\nthe output states\nSO diagnosis : No fault, normal function of channels 1 to 8 or 9 to\n16 depending on previous SI command\nSI      L L L L  H H H H  X X X X  X X X X\nSO        CS\nSI command : Diagnosis only for channels 9 to 16. No change of\nthe output states ⇒ DIAG_2  provided during next chip select cycle\nSO diagnosis : 2 bit diagnosis performed for channels 1 to 8DIAG_1\n \nData Sheet 25 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\n6.1.5.2 Control By te No. 2 and 7\nIf the TLE6240GP is used as bare die in a hybrid applicat ion, it is necessary to know if proper connections exist\nbetween the µC-port and parallel inputs. By entering ‘HHLL’ as the control word, the first ei ght bits of the SO give\nthe state of the parallel inputs, depending on the µC signals. By comparing the IN-bits with the corresponding\nµC-port signal, the necessary connection between the µC and the TLE6240GP can be verified - i.e. ‘read back of\nthe inputs’.\nThe second 8-bits fed out at the serial out put contains ‘1-bit’ fault information of the outputs (H = no fault, L = fault).\nIn the expression given below for the output byte, ‘FX’ is the fault bit for channel X.\nFigure 17 Example for two Consecutive Chip Select CyclesTable 5 Control Byte No. 2 and 7\nMSB Comment\nHHLLXXXXReading back of the eight inputs and ‘1-bit \nDiagnosis’ provided\nControl Byte\nTable 6 Serial Output\nMSB LSB\nIN12 IN11 IN10 IN9 IN4 IN3 IN2 IN1 FX FX FX FX FX FX FX FX\nParallel Input Signals Fault Bits Channel 1 to 8 or 9 to 16\nSI      H H L L  L L L L  X X X X  X X X X\nSO        H H H H  H H H H  H H H H  H H H HCS\nSI command : No change of the output states; reading back of\nthe 8 inputs and 1bit diagnosis for channels 1 to 8\nSO diagnosis : No fault, normal function of channels 1 to 8 or 9 to\n16 depending on previous SI command\nSI      H H L L  H H H H  X X X X  X X X X\nSO        CS\nSI command : No change of the output states; reading back of\nthe 8 inputs and 1bit diagnosis for channels 9 to 16 provided\nduring next chip select cycle\nSO diagnosis : State of eight parallel inputs and 1 bit diagnosis\nperformed for channels 1 to 8State of 8 par. inputs 1bit diagnosis Ch.1..8\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nData Sheet 26 Rev.3.3, 2010-02-15\n 6.1.5.3 Control By te No. 3 and 8\nTo check the proper function of the serial interface th e TLE6240GP provides a “SPI Echo Function”. By entering\nHLHL as control word, SI and SO are connected during the next CS  period. By comparing the bits clocked in with\nthe serial output bits, the proper fu nction of the SPI interface can be verified. This internal loop is only closed\nonce  (for one CS  period). The “Echo Function” does not cause any internal processing of data and after the next\nCS signal the SO data is ‘0’ (all registers reset).\nFigure 18 Echo-function of SPI\n6.1.5.4 Control By te No. 4 and 9\nWith LLHH LLLL as the control word, each of the inpu t signals IN1 to IN4 are ‘OR’ed with the corresponding SI\ndata bits.\nWith LLHH HHHH as the control word, ea ch of the input signals IN9 to IN12  are ‘OR’ed with the corresponding SI\ndata bits.Table 7 Control Byte No. 3 and 8\nMSB Comment\nHLHLXXXX Echo-function of SPI\nControl Byte\nTable 8 Control Byte No. 4 and 9\nMSB Comment\nLLHHXXXX OR operation, and ‘full diagnosis’\nControl ByteSI SI and SO int. connected\nEcho-function of SPI , i.e. SI\ndirectly connected to SO.\nSI information will not be\naccepted during this cycle .SI      H L H L  L L L L  X X X X  X X X X\nSO        H H H H  H H H H  H H H H  H H H HCS\nSI command : No change of the output states; Echo function of\nSPI\nSO diagnosis : No fault, normal function of channels 1 to 8 or 9 to\n16 depending on previous SI commandSOCS\n \nData Sheet 27 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nFigure 19 OR Operation between IN and Serial Input\nThis OR operation enables the serial interface to swit ch the channel ON, even though the corresponding parallel\ninput might be in the off state.\nSPI Priority for ON-State\nAlso parallel control of the outputs is possible without an SPI input.\nThe OR-function is the default Boolean operation if the de vice restarts after a Reset, or when the supply voltage\nis switched on for the first time.\nIf the OR operation is programm ed it is latched until it is ov erwritten by the AND operation.\n6.1.5.5 Control Byte No. 5 and 10\nWith HHHH LLLL as the control word, each of the input si gnals IN1 to IN4 are ‘AND’ed with the corresponding SI\ndata bits.\nWith HHHH HHHH as the control word, ea ch of the input signals IN9 to IN12 are ‘AND’ed with the corresponding\nSI data bits.\nFigure 20 AND Operation between IN and Serial InputTable 9 Control Byte No. 5 and 10\nMSB Comment\nHHHHXXXX AND operation, and ‘full diagnosis’\nControl Byte≥ 1Output\nDriverIN 1...4/9...12\nSerial Input,\ndata bits 0...3\n&Output\nDriverIN 1...4/9...12\nSerial Input,\ndata bits 0...3\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nData Sheet 28 Rev.3.3, 2010-02-15\n The AND operation implies that the output can be switched off by the SPI data bit input, even if the corresponding\nparallel input is in the ON state.\nSPI Priority for OFF-State\nThis also implies that the serial input data bit can only switch the output channel ON if the corresponding parallel\ninput is in the ON state.\nIf the AND operation is programmed it is latche d until it is overwritte n by the OR operation.\n6.1.5.6 Example for an access to channel 1 to 8\nLLHH LLLL HLLH LLLH: OR operation between parallel inputs a nd data bits, i.e channel 1,  5 and 8 will be switched\non.\nThe next command is now: LHHH LLLL HHHH LLLL\nLHHH LLLL as command word has no  special meaning and will not be acc epted. The output states will not be\nchanged and the shift register  will be reset (at the next CS  SO Data all ‘0’).\n6.2 Diagnostics\nFor full diagnosis there are two diagnostic bits per channel configured as shown in Figure 21 .\nFigure 21 Two Bits per Channel Diagnostic Feedback\n•Normal function:  The bit combination HH indicates that there is no fault condition, i.e. normal function.\n•Overload, Short Circuit to Battery (SCB) or Overtemperature:  HL is set when the cu rrent limitation gets \nactive, i.e. there is a overload, short to supply or overtemperature condition.\n•Open load:  An open load condition is detected when the drain voltage decreases below 3 V (typ.). LH bit \ncombination is set.\n•Short Circuit to GND:  If a drain to ground short circuit exists and the drain to ground current exceeds 100 µA, \nshort to ground is detected and the LL bit combination is set.\nA definite distinction between open load and short to ground is specified by design.\nThe standard way of obtaining diagnostic information is as follows:\nClock in serial information into SI pin and wait approximately 150 µs to allow the outputs to settle. Clock in the\nidentical serial information once again - during this process the data coming out at SO contains the bit\ncombinations representing the diagnos is conditions as described in Figure 21 .\nReset of the Diagnosis Register\nThe diagnosis register is re set after reading the diagnos is data (after the falling CS  edge). This is done for\nchannels 1-8 and channels 9-16 separately  depending on the previous command.Diagnostic Serial Data OUT SO\nHH Normal function\nHL Overload, Shorted Load or OvertemperatureLH Open Load\nLL Shorted to GroundCh.8 Ch.7 Ch.6 Ch.515    14    13    12    11   10     9      8      7      6-  - - - -\nCh.16 Ch.15 Ch.14 Ch.13\n \nData Sheet 29 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\n6.2.1 Diagnosis Read-out options\nBy means of the control byte it is possible either to:\n1. control the outputs according to the data byte, as well as being able to read the diagnostic information (two bits \nper channel)\n2. or purely get diagnostic information without changing the state of the outputs\n3. or read back the parallel inputs plus a simple diagnosis (one bit per channel)\n4. or SPI “Echo Function” as a di agnosis of proper SPI function.\nDiagnosis Read-Out Option 1): Serial Control of Outputs\nSI information: OR-operation valid for channels 1 to 8\nSO: 16 bit diagnosis for channels 1 to 8 performed during next chip select cycle\nSI information: OR-operation valid for channels 9 to 16\nSO: 16 bit diagnosis for channels 9 to 16 performed during next chip select cycle\nSI information: AND-operation valid for channels 1 to 8\nSO: 16 bit diagnosis for channels 1 to 8 performed during next chip select cycle\nSI information: AND-operation valid for channels 9 to 16\nSO: 16 bit diagnosis for channels 9 to 16 performed during next chip select cycleTable 10 OR-operation valid for channels 1 to 8\nMSB LSB\nLLHHLLLLLHLHHLLL\nControl Byte Data Byte\nTable 11 OR-operation valid for channels 9 to 16\nMSB LSB\nLLHHHHHHHLHLHLLL\nControl Byte Data Byte\nTable 12 AND-operation valid for channels 1 to 8\nMSB LSB\nHHHHL LLLLHLHHLLL\nControl Byte Data Byte\nTable 13 AND-operation valid channels 9 to 16\nMSB LSB\nHHHHHHHHLHLHHLLL\nControl Byte Data Byte\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nData Sheet 30 Rev.3.3, 2010-02-15\n Diagnosis Read-Out Option 2): Diagnosis only\nSI information: Full diagnosis for channe ls 1 to 8. No change of output states\nSO: 16 bit diagnosis for channels 1 to 8 performed during next chip select cycle\nSI information: Full diagnosis for channels  9 to 16. No change of output states\nSO: 16 bit diagnosis for channels 9 to 16 performed during next chip select cycle\nDiagnosis Read-Out Option 3): Read back of  parallel inputs plus simple diagnosis\nSI information: No change of the output  states. Read back of parallel inputs and 1 bit diagnosis for channels 1 to 8\nSO: State of eight inputs plus 1 bit diagnosis fo r channel 1 to 8 during next chip select cycle\nSI information: No change of the out put states. Read back of parallel inputs and 1 bit diagnosis for channels 9 to 16\nSO: State of eight inputs plus 1 bit diagnosis for channel 9 to 16 during next chip select cycle\nDiagnosis Read-Out Option 4): SPI Echo functionTable 14 diagnosis - No change of output states\nMSB LSB\nLLLLLLLLX XXXXXXX\nControl Byte Data Byte\nTable 15 diagnosis - No change of output states\nMSB LSB\nLLLLHHHHX XXXXXXX\nControl Byte Data Byte\nTable 16 No change of output states - read\nMSB LSB\nHHLLLLLLXXXXXXXX\nControl Byte Data Byte\nTable 17 No change of output states - read\nMSB LSB\nHHLLHHHHX XXXXXXX\nControl Byte Data Byte\nTable 18 No change of output states - Echo\nMSB LSB\nHLHLLLLLXXXXXXXX\nControl Byte Data Byte\n \nData Sheet 31 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nControl of the Device\nSI information: Echo function of SPI interface. No change of the output states\nSO: During next chip select cycle the SI bits clocked in appear directly at SO because of an internal connection\nfor this cycle\nSI information: Echo function of SPI interface. No change of the output states\nSO: During next chip select cycle the SI bits clocked in appear directly at SO because of an internal connection\nfor this cycle\nFigure 22 Serial InterfaceTable 19 No change of output states - Echo\nMSB LSB\nHLHLHHHHX XXXXXXX\nControl Byte Data Byte\n                           C           O         N          T           R         O          L        Byte        7           6           5           4           3          2          1           0\n                         15         14        13         12         11        10          9           8          7           6           5          4          3           2          1         0CS\nSCLK\nSI\nSOMSB LSB\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nApplication Hints\nData Sheet 32 Rev.3.3, 2010-02-15\n 7 Application Hints\nNote: The following information is given as a hint for the implementation of the device only and shall not be \nregarded as a description or warranty of a certain functionality, condition or quality of the device.\n7.1 Application Circuits\nFigure 23 Application CircuitTLE6240GPMicro \nControllerI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nSI\nSO\nCS\nCLKFAULTRESET\nI/OI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nI/O\nSO\nSI\nCS\nCLKPRGVS\nOUTx\nOUTxVBat\nOUTx47nF*\n* Ceramic Capacitor located close to Power Device10K\nApplication Circuit .vsd\n \nData Sheet 33 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nApplication Hints\n7.2 Engine Management Application\nTLE6240GP can be used in combination with  Multichannel Switches for relays and general purpose loads. \nThis arrangement covers the numerous loads to be driven in a modern Engine Management/Powertrain system.\nFrom 28 channels in sum 16 can be contro lled direct in parallel for PWM applications.\nFigure 24 Engine Management ApplicationApplication_Hint_EMS_FLEX.vsd\nTLE\n6240GP\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nApplication Hints\nData Sheet 34 Rev.3.3, 2010-02-15\n 7.3 Daisy Chain Application\nFigure 25 Daisy Chain ApplicationTL6240GP\n16-foldsSI SOCS CLK\nTL6240GP\n16-foldsSI SOCS CLK\nTL6240GP\n16-foldsSI SOCS CLK\nµCPx .1\nPx .2\nMTSR\nMRST\n \nData Sheet 35 Rev.3.3, 2010-02-15\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nPackage Outlines\n8 Package Outlines\nFigure 26 PG-DSO-36  (Plastic Dual Small Outline Package)\nGreen Product (RoHS compliant)\nTo meet the world-wide customer requirements for environmentally friendly products and to be compliant with\ngovernment regulations the device is available as a green product. Green products are RoHS-Compliant (i.e\nPb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).Bottom View\nDoes not include plastic or metal protrusion of 0.15 max. per side1 180.25±0.11.1\n36+0.13\n0.2536x\n19M(Heatslug)15.74\n0.65±0.1\nCAB\n19C3.25\n3.5 MAX.+0.10\n0.1±0.1\n362.8B11±0.151)1.3\n5˚0.25\n±3˚-0.02+0.07\n6.3\n14.2(Mold)\n±0.3B±0.15\n0.25Heatslug\n0.95\nHeatslug\n±0.15.93.2\n(Metal)±0.1\n(Metal)\n13.7\n(Metal)10 1\n-0.2Index Marking\n(Mold)15.91)±0.1A1 x 45˚\n1)\nGPS09181\nYou can find all of our packages, so rts of packing and others in our\nInfineon Internet Page “Products”: http://www.infineon.com/products . Dimensions in mm\n  TLE6240GP\nSmart 16-Channel Low-Side Switch\nRevision History\nData Sheet 36 Rev.3.3, 2010-02-15\n 9 Revision History\nVersion Date Changes\nV3.3, 2010-02-15, up-dateV3.3 2010-02-15 Template up-date\nESD standard up-date\nThermal Resistance parameters up-dateTemperature range for functional range added\nPackage name modified\n \nEdition 2010-02-15\nPublished by\nInfineon Technologies AG\n81726 Munich, Germany\n© Infineon Technologies AG 2010.\nAll Rights Reserved.\nLegal Disclaimer\nThe information given in this docu ment shall in no event be regarded as a guarantee of conditions or \ncharacteristics (“Beschaffenheitsgarantie”). With respect to  any examples or hints given herein, any typical values \nstated herein and/or any information regarding the app lication of the device, Infi neon Technologies hereby \ndisclaims any and all warranties a nd liabilities of any kind, including without limitation warranties of \nnon-infringement of intellectual property rights of any third party.\nInformation\nFor further information on technology , delivery terms and conditions and prices please contact your nearest \nInfineon Technologies Office ( www.infineon.com ).\nWarnings\nDue to technical requirements components may contain da ngerous substances. For information on the types in \nquestion please contact your nearest Infineon Technologies Office.\nInfineon Technologies Components may only be used in life-support devices or systems with the express written \napproval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure \nof that life-support device or system, or to affect the safe ty or effectiveness of that device or system. Life support \ndevices or systems are intended to be implanted in the hu man body, or to support an d/or maintain and sustain \nand/or protect human life. If they fail, it  is reasonable to assume that the health of the user or other persons may \nbe endangered.\n'}]
!==============================================================================!
### Component Summary: TLE6240GPAUMA1 (Infineon Technologies)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VS): 4.5 to 5.5 V
  - Drain-Source Clamping Voltage (VDS(AZ)max): 45 to 60 V

- **Current Ratings:**
  - Nominal Output Current (Channel 1-8): 0.5 A
  - Nominal Output Current (Channel 9-16): 1 A
  - Minimum Output Current Limit (Channel 1-8): 1 A
  - Minimum Output Current Limit (Channel 9-16): 3 A

- **Power Consumption:**
  - Quiescent Current: 51 mA (typical)
  - Standby Current: 10 µA (typical)

- **Operating Temperature Range:**
  - Junction Temperature (Tj): -40 °C to +150 °C
  - Storage Temperature (Tstg): -55 °C to +150 °C

- **Package Type:**
  - PG-DSO-36 (Plastic Dual Small Outline Package)

- **Special Features:**
  - Short Circuit Protection
  - Overtemperature Protection
  - Overvoltage Protection
  - 16-bit Serial Data Input and Diagnostic Output
  - Direct Parallel Control for PWM Applications
  - Low Quiescent Current
  - ESD Protection
  - AEC Qualified (Automotive Electronics Council)

- **Moisture Sensitive Level:**
  - JEDEC J-STD-020E: Level 1

#### Description:
The TLE6240GP is a smart 16-channel low-side switch designed for automotive and industrial applications. It utilizes Smart Power Technology (SPT) and features a Serial Peripheral Interface (SPI) for controlling the output stages. Each of the 16 channels is equipped with DMOS output stages that can handle various loads, including solenoids and relays. The device is protected against common fault conditions such as short circuits, overloads, and overtemperature, ensuring reliable operation in demanding environments.

#### Typical Applications:
- **Automotive Systems:** The TLE6240GP is particularly suitable for engine management and powertrain systems, where it can control various loads such as solenoids and relays.
- **Industrial Applications:** It can be used in industrial control systems to manage resistive loads and other actuators.
- **PWM Applications:** The ability to control channels in parallel makes it ideal for applications requiring pulse-width modulation (PWM) control.
- **Safety and Body Applications:** The device's diagnostic capabilities and fault protection features make it suitable for safety-critical applications in vehicles.

This component is designed to meet the rigorous demands of automotive applications, providing both functionality and reliability in a compact package.