/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [6:0] _04_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [24:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_8z = !(celloutsig_0_2z[5] ? celloutsig_0_2z[5] : celloutsig_0_6z);
  assign celloutsig_0_32z = ~(celloutsig_0_9z[2] | celloutsig_0_16z);
  assign celloutsig_1_17z = ~_00_;
  assign celloutsig_0_5z = ~((in_data[50] | celloutsig_0_4z) & celloutsig_0_2z[1]);
  assign celloutsig_0_27z = ~((celloutsig_0_25z[3] | celloutsig_0_4z) & in_data[92]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[6] | celloutsig_1_11z[2]) & (celloutsig_1_8z | _01_));
  assign celloutsig_0_21z = ~((_02_ | celloutsig_0_0z[8]) & (celloutsig_0_9z[2] | celloutsig_0_20z));
  assign celloutsig_1_18z = celloutsig_1_5z | ~(celloutsig_1_12z[5]);
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[139];
  assign celloutsig_0_36z = ~(celloutsig_0_5z ^ celloutsig_0_8z);
  assign celloutsig_0_6z = ~(in_data[57] ^ celloutsig_0_5z);
  reg [3:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_0_25z[5:4], celloutsig_0_21z, celloutsig_0_6z };
  assign out_data[35:32] = _17_;
  reg [7:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 8'h00;
    else _18_ <= { in_data[104:98], celloutsig_1_3z };
  assign { _03_[7], _01_, _03_[5:2], _00_, _03_[0] } = _18_;
  reg [6:0] _19_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 7'h00;
    else _19_ <= celloutsig_0_0z[14:8];
  assign { _02_, _04_[5:0] } = _19_;
  assign celloutsig_0_19z = { _04_[3:1], celloutsig_0_11z } & { celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[30:14] / { 1'h1, in_data[17:2] };
  assign celloutsig_0_38z = { celloutsig_0_15z, celloutsig_0_33z } / { 1'h1, celloutsig_0_33z[11:0], _02_, _04_[5:0], celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_15z[4:2], celloutsig_0_5z } === { celloutsig_0_0z[12:11], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_24z = { in_data[81:44], celloutsig_0_16z } === { celloutsig_0_7z[10:1], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] && _04_[3:1];
  assign celloutsig_1_3z = { in_data[136:129], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } && { in_data[116:103], celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_13z } && celloutsig_1_9z[11:9];
  assign celloutsig_0_10z = celloutsig_0_2z[4:2] && { celloutsig_0_0z[13:12], celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_7z[8:7], celloutsig_0_8z } && celloutsig_0_7z[9:7];
  assign celloutsig_0_7z = in_data[23:6] % { 1'h1, in_data[24:9], celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_7z[6:4], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[14:13], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_31z = { in_data[80:70], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z } % { 1'h1, celloutsig_0_7z[9:3], celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_26z };
  assign celloutsig_0_33z = { celloutsig_0_31z[11:3], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_21z } % { 1'h1, celloutsig_0_31z[3], celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_47z = { celloutsig_0_28z, celloutsig_0_25z } % { 1'h1, celloutsig_0_38z[9:3] };
  assign celloutsig_1_12z = { in_data[147:142], celloutsig_1_2z } % { 1'h1, _01_, _03_[5:2], _00_ };
  assign celloutsig_1_8z = { in_data[144:140], celloutsig_1_3z } != in_data[157:152];
  assign celloutsig_1_10z = { celloutsig_1_4z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } != { celloutsig_1_4z[1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_16z = { in_data[45:34], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_14z } != { in_data[21:15], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_23z = celloutsig_0_15z[6:4] != { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_19z = - { celloutsig_1_4z[5:3], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_14z = - in_data[82:80];
  assign celloutsig_0_12z = ~ { celloutsig_0_11z, celloutsig_0_6z, _02_, _04_[5:0] };
  assign celloutsig_1_11z = { _03_[7], _01_, _03_[5], celloutsig_1_8z, celloutsig_1_10z } | celloutsig_1_9z[12:8];
  assign celloutsig_0_3z = & { celloutsig_0_2z[5:4], celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[104:98];
  assign celloutsig_1_1z = | in_data[145:121];
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_7z[12:6], celloutsig_0_3z };
  assign celloutsig_0_20z = | { celloutsig_0_12z, _04_[4:0] };
  assign celloutsig_0_28z = | celloutsig_0_18z[10:4];
  assign celloutsig_0_26z = ~^ { celloutsig_0_15z[9:2], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[42:37] >> in_data[92:87];
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_14z } << celloutsig_0_9z[6:0];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } - { in_data[103:98], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[127:126], celloutsig_1_1z } - celloutsig_1_4z[3:1];
  assign celloutsig_1_9z = { _03_[7], _01_, _03_[5:2], _00_, celloutsig_1_7z, celloutsig_1_7z } - { in_data[157:155], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z[9:4], celloutsig_0_5z, celloutsig_0_8z } - { _04_[1], _02_, _04_[5:0] };
  assign celloutsig_0_18z = in_data[54:43] ^ celloutsig_0_15z;
  assign celloutsig_0_13z = ~((celloutsig_0_7z[1] & celloutsig_0_10z) | celloutsig_0_4z);
  assign { _03_[6], _03_[1] } = { _01_, _00_ };
  assign _04_[6] = _02_;
  assign { out_data[128], out_data[106:96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
