#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 04 14:04:25 2016
# Process ID: 4000
# Current directory: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2600 C:\Users\Mike\Documents\osiris-hdl\projects\zybo_linebuffer_test\zybo_linebuffer_test.xpr
# Log file: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/vivado.log
# Journal file: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk/linebuffer_test_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk/linebuffer_test_wrapper.hdf
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.xpr
current_project zybo_linebuffer_test
close_project
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd}
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells dvi2rgb_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.kEmulateDDC {false} CONFIG.kESIDFile {}] [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name dvi2rgb_v1_5_project -directory C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.tmp/dvi2rgb_v1_5_project c:/Users/Mike/Documents/osiris-hdl/hdl/dvi2rgb_v1_5/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/mike/documents/osiris-hdl/hdl/dvi2rgb_v1_5 c:/Users/Mike/Documents/osiris-hdl/hdl} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets hdmi_clk_p_1] [get_bd_nets hdmi_clk_n_1] [get_bd_nets hdmi_d_p_1] [get_bd_nets hdmi_d_n_1] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets dvi2rgb_0_aPixelClkLckd] [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_cells dvi2rgb_0]
undo
delete_bd_objs [get_bd_intf_ports DDC]
report_ip_status -name ip_status 
upgrade_ip -vlnv digilentinc.com:ip:dvi2rgb:1.5 [get_ips  zybo_dvi_input_dvi2rgb_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd}
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.xpr
current_project zybo_dvi_input
close_project
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:test_pattern_generator:1.0 [get_ips  zybo_dvi_output_test_pattern_generator_0_0]
report_ip_status -name ip_status 
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
refresh_hw_server {localhost:3121}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.CLKOUT1_JITTER {150.675} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {109.241} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.CLKOUT1_JITTER {277.027} CONFIG.CLKOUT1_PHASE_ERROR {265.359} CONFIG.CLKOUT2_JITTER {208.542} CONFIG.CLKOUT2_PHASE_ERROR {265.359}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {36.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {261.690} CONFIG.CLKOUT1_PHASE_ERROR {249.865} CONFIG.CLKOUT2_JITTER {198.991} CONFIG.CLKOUT2_PHASE_ERROR {249.865}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
close_project
create_project zybo_receiver C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc
create_bd_design "zybo_receiver"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.xpr
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd}
current_project zybo_receiver
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  C:/Users/Mike/Documents/osiris-hdl/hdl [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.5 dvi2rgb_0
endgroup
set_property -dict [list CONFIG.kEmulateDDC {false}] [get_bd_cells dvi2rgb_0]
startgroup
create_bd_port -dir I hdmi_clk_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_p] [get_bd_ports hdmi_clk_p]
endgroup
startgroup
create_bd_port -dir I hdmi_clk_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_n] [get_bd_ports hdmi_clk_n]
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 hdmi_d_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_p] [get_bd_ports hdmi_d_p]
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 hdmi_d_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_n] [get_bd_ports hdmi_d_n]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
set_property location {0.5 -115 236} [get_bd_cells clk_wiz_0]
set_property name dvi_clk_gen [get_bd_cells clk_wiz_0]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /dvi_clk_gen/clk_in1] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins dvi_clk_gen/clk_out1] [get_bd_pins dvi2rgb_0/RefClk]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {114.829}] [get_bd_cells dvi_clk_gen]
endgroup
set_property location {3 619 -196} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv mikeanthonywild.com:user:i_buf_controller:1.0 i_buf_controller_0
endgroup
connect_bd_net [get_bd_pins i_buf_controller_0/pclk] [get_bd_pins dvi2rgb_0/PixelClk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name GND [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells GND]
connect_bd_net [get_bd_pins GND/dout] [get_bd_pins i_buf_controller_0/reset_n]
set_property name VDD [get_bd_cells GND]
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells VDD]
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVDE] [get_bd_pins i_buf_controller_0/vde]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property name tmds_channel_slice [get_bd_cells xlslice_0]
set_property name rgb_channel_slice [get_bd_cells tmds_channel_slice]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {24} CONFIG.DIN_TO {7} CONFIG.DIN_FROM {7}] [get_bd_cells rgb_channel_slice]
endgroup
connect_bd_net [get_bd_pins rgb_channel_slice/Din] [get_bd_pins dvi2rgb_0/vid_pData]
connect_bd_net [get_bd_pins rgb_channel_slice/Dout] [get_bd_pins i_buf_controller_0/i_data]
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells rgb_channel_slice]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins i_buf_controller_0/hsync]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins i_buf_controller_0/vsync]
set_property name i_buf_controller [get_bd_cells i_buf_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins i_buf_controller/addr]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins blk_mem_gen_0/dinb] [get_bd_pins i_buf_controller/o_data]
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins VDD/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name GND [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells GND]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins GND/dout]
delete_bd_objs [get_bd_nets GND_dout1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name bram_we_concat [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells bram_we_concat]
connect_bd_net [get_bd_pins bram_we_concat/dout] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins i_buf_controller/we] [get_bd_pins bram_we_concat/In0]
connect_bd_net [get_bd_pins bram_we_concat/In1] [get_bd_pins bram_we_concat/In0]
connect_bd_net [get_bd_pins bram_we_concat/In2] [get_bd_pins bram_we_concat/In1]
connect_bd_net [get_bd_pins bram_we_concat/In3] [get_bd_pins bram_we_concat/In2]
regenerate_bd_layout
set_property name i_linebuffer [get_bd_cells blk_mem_gen_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property name i_axi_bram_ctrl [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells i_axi_bram_ctrl]
connect_bd_intf_net [get_bd_intf_pins i_axi_bram_ctrl/BRAM_PORTA] [get_bd_intf_pins i_linebuffer/BRAM_PORTA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {256}] [get_bd_cells axi_cdma_0]
startgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {256} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
set_property name i_axi_cdma [get_bd_cells axi_cdma_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/i_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/i_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins i_axi_bram_ctrl/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins i_axi_cdma/S_AXI_LITE]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_r
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pRed] [get_bd_ports vga_r]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 vga_b
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pGreen] [get_bd_ports vga_b]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_g
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pBlue] [get_bd_ports vga_g]
endgroup
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pBlue]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pGreen]
connect_bd_net [get_bd_ports vga_g] [get_bd_pins rgb2vga_0/vga_pGreen]
connect_bd_net [get_bd_ports vga_b] [get_bd_pins rgb2vga_0/vga_pBlue]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pBlue] [get_bd_ports vga_b]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pGreen] [get_bd_ports vga_g]
startgroup
create_bd_port -dir O -from 5 -to 0 vga_g
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pGreen] [get_bd_ports vga_g]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_b
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pBlue] [get_bd_ports vga_b]
endgroup
startgroup
create_bd_port -dir O vga_hs
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pHSync] [get_bd_ports vga_hs]
endgroup
startgroup
create_bd_port -dir O vga_vs
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pVSync] [get_bd_ports vga_vs]
endgroup
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5}] [get_bd_cells dvi_clk_gen]
endgroup
set_property name ref_clk_gen [get_bd_cells dvi_clk_gen]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rgb2vga_0/PixelClk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_wiz_0/clk_in1]
set_property name vga_clk_gen [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.175} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {36.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.125} CONFIG.CLKOUT1_JITTER {319.783} CONFIG.CLKOUT1_PHASE_ERROR {246.739}] [get_bd_cells vga_clk_gen]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv mikeanthonywild.com:user:o_buf_controller:1.0 o_buf_controller_0
endgroup
connect_bd_net [get_bd_pins o_buf_controller_0/vsync] [get_bd_pins rgb2vga_0/rgb_pHSync]
delete_bd_objs [get_bd_nets o_buf_controller_0_vsync]
connect_bd_net [get_bd_pins o_buf_controller_0/hsync] [get_bd_pins rgb2vga_0/rgb_pHSync]
connect_bd_net [get_bd_pins o_buf_controller_0/vsync] [get_bd_pins rgb2vga_0/rgb_pVSync]
connect_bd_net [get_bd_pins o_buf_controller_0/vde] [get_bd_pins rgb2vga_0/rgb_pVDE]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name vga_concat [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells vga_concat]
connect_bd_net [get_bd_pins o_buf_controller_0/o_data] [get_bd_pins vga_concat/In0]
connect_bd_net [get_bd_pins vga_concat/In1] [get_bd_pins vga_concat/In0]
connect_bd_net [get_bd_pins vga_concat/In2] [get_bd_pins o_buf_controller_0/o_data]
startgroup
endgroup
connect_bd_net [get_bd_pins vga_concat/dout] [get_bd_pins rgb2vga_0/rgb_pData]
connect_bd_net [get_bd_pins o_buf_controller_0/pclk] [get_bd_pins vga_clk_gen/clk_out1]
connect_bd_net [get_bd_pins o_buf_controller_0/reset_n] [get_bd_pins VDD/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property name o_buf_controller [get_bd_cells o_buf_controller_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins o_buf_controller/addr]
connect_bd_net [get_bd_pins o_buf_controller/i_data] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins vga_clk_gen/clk_out1]
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins VDD/dout]
connect_bd_net [get_bd_pins blk_mem_gen_0/web] [get_bd_pins GND/dout]
set_property name o_linebuffer [get_bd_cells blk_mem_gen_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property name o_axi_bram_ctrl [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins o_axi_bram_ctrl/BRAM_PORTA] [get_bd_intf_pins o_linebuffer/BRAM_PORTA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {256} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
set_property name o_axi_cdma [get_bd_cells axi_cdma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/o_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/o_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins o_axi_bram_ctrl/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins o_axi_cdma/S_AXI_LITE]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name irq_concat [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells irq_concat]
connect_bd_net [get_bd_pins irq_concat/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins i_buf_controller/line_valid] [get_bd_pins irq_concat/In0]
connect_bd_net [get_bd_pins i_buf_controller/frame_valid] [get_bd_pins irq_concat/In1]
connect_bd_net [get_bd_pins o_buf_controller/req_line] [get_bd_pins irq_concat/In2]
connect_bd_net [get_bd_pins o_buf_controller/req_frame] [get_bd_pins irq_concat/In3]
save_bd_design
regenerate_bd_layout
set_property range 4K [get_bd_addr_segs {o_axi_cdma/Data/SEG_o_axi_bram_ctrl_Mem0}]
set_property range 4K [get_bd_addr_segs {i_axi_cdma/Data/SEG_i_axi_bram_ctrl_Mem0}]
set_property offset 0xC0001000 [get_bd_addr_segs {o_axi_cdma/Data/SEG_o_axi_bram_ctrl_Mem0}]
save_bd_design
make_wrapper -files [get_files C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd] -top
add_files -norecurse C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells GND]
endgroup
save_bd_design
startgroup
create_bd_port -dir O flash_sync_led
connect_bd_net [get_bd_pins /dvi2rgb_0/flash_sync] [get_bd_ports flash_sync_led]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
delete_bd_objs [get_bd_cells vga_clk_gen]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.175} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {165.419} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells ref_clk_gen]
endgroup
connect_bd_net [get_bd_pins ref_clk_gen/clk_out2] [get_bd_pins rgb2vga_0/PixelClk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project zybo_linebuffer_test
regenerate_bd_layout
close_project
file mkdir C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd}
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
set_property PROGRAM.FILE {C:\Users\Mike\Documents\osiris-hdl\projects\zybo_dvi_output\zybo_dvi_output.runs\impl_1\zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
