+ export MF=/SSD2T/debug/d4_caravel_user_project
+ MF=/SSD2T/debug/d4_caravel_user_project
+ export LF=/SSD2T/debug/d4_caravel_user_project/log
+ LF=/SSD2T/debug/d4_caravel_user_project/log
+ export CLF=/SSD2T/debug/d4_caravel_user_project/caravel-lab
+ CLF=/SSD2T/debug/d4_caravel_user_project/caravel-lab
+ export CUPF=/SSD2T/debug/d4_caravel_user_project/caravel_user_project
+ CUPF=/SSD2T/debug/d4_caravel_user_project/caravel_user_project
+ cd /SSD2T/debug/d4_caravel_user_project
+ '[' '!' -d /SSD2T/debug/d4_caravel_user_project ']'
+ '[' '!' -d /SSD2T/debug/d4_caravel_user_project/log ']'
+ echo '/SSD2T/debug/d4_caravel_user_project/log not exist, create it'
/SSD2T/debug/d4_caravel_user_project/log not exist, create it
+ mkdir /SSD2T/debug/d4_caravel_user_project/log
+ '[' '!' -d /SSD2T/debug/d4_caravel_user_project/caravel-lab ']'
+ echo '/SSD2T/debug/d4_caravel_user_project/caravel-lab not exist, git clone it'
/SSD2T/debug/d4_caravel_user_project/caravel-lab not exist, git clone it
+ git clone https://github.com/bol-edu/caravel-lab
Cloning into 'caravel-lab'...
+ '[' '!' -d /SSD2T/debug/d4_caravel_user_project/caravel_user_project ']'
+ echo '/SSD2T/debug/d4_caravel_user_project/caravel_user_project not exist, git clone it'
/SSD2T/debug/d4_caravel_user_project/caravel_user_project not exist, git clone it
+ git clone -b mpw-8c https://github.com/efabless/caravel_user_project
Cloning into 'caravel_user_project'...
Note: switching to 'bae93e078005210307b7530e53d4a0c060ed5c54'.

You are in 'detached HEAD' state. You can look around, make experimental
changes and commit them, and you can discard any commits you make in this
state without impacting any branches by switching back to a branch.

If you want to create a new branch to retain commits you create, you may
do so (now or later) by using -c with the switch command. Example:

  git switch -c <new-branch-name>

Or undo this operation with:

  git switch -

Turn off this advice by setting config variable advice.detachedHead to false

+ cd /SSD2T/debug/d4_caravel_user_project/caravel_user_project
+ git log -1
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-git-log.log
commit bae93e078005210307b7530e53d4a0c060ed5c54
Author: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
Date:   Fri Nov 25 11:53:53 2022 -0800

    tag = mpw-8c
+ mkdir dependencies
++ pwd
+ export OPENLANE_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ make setup
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-make-steup.log
if [ -d "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel" ]; then\
	echo "Deleting exisiting /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel" && \
	rm -rf /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel && sleep 2;\
fi
echo "Installing caravel-lite.."
Installing caravel-lite..
git clone -b mpw-8c https://github.com/efabless/caravel-lite /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel --depth=1
Cloning into '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel'...
Note: switching to '1e3103fd5ffa56f72e2b38e804c9c7bb2738e32a'.

You are in 'detached HEAD' state. You can look around, make experimental
changes and commit them, and you can discard any commits you make in this
state without impacting any branches by switching back to a branch.

If you want to create a new branch to retain commits you create, you may
do so (now or later) by using -c with the switch command. Example:

  git switch -c <new-branch-name>

Or undo this operation with:

  git switch -

Turn off this advice by setting config variable advice.detachedHead to false

export CARAVEL_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel && make -f /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/Makefile check-env
make[1]: Entering directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project'
make[1]: Nothing to be done for 'check-env'.
make[1]: Leaving directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project'
export CARAVEL_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel && make -f /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/Makefile install_mcw
make[1]: Entering directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project'
if [ -d "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper" ]; then \
	echo "Deleting exisiting /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper" && \
	rm -rf /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper && sleep 2;\
fi
Installing mcw-litex-vexriscv..
Cloning into '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper'...
Note: switching to '453e4cca7d165db005492cd1a93a3a8aed710e2b'.

You are in 'detached HEAD' state. You can look around, make experimental
changes and commit them, and you can discard any commits you make in this
state without impacting any branches by switching back to a branch.

If you want to create a new branch to retain commits you create, you may
do so (now or later) by using -c with the switch command. Example:

  git switch -c <new-branch-name>

Or undo this operation with:

  git switch -

Turn off this advice by setting config variable advice.detachedHead to false

Updating files:  13% (111/794)Updating files:  14% (112/794)Updating files:  15% (120/794)Updating files:  16% (128/794)Updating files:  17% (135/794)Updating files:  18% (143/794)Updating files:  19% (151/794)Updating files:  20% (159/794)Updating files:  21% (167/794)Updating files:  22% (175/794)Updating files:  23% (183/794)Updating files:  24% (191/794)Updating files:  25% (199/794)Updating files:  26% (207/794)Updating files:  26% (213/794)Updating files:  27% (215/794)Updating files:  27% (220/794)Updating files:  28% (223/794)Updating files:  29% (231/794)Updating files:  29% (237/794)Updating files:  30% (239/794)Updating files:  30% (244/794)Updating files:  31% (247/794)Updating files:  31% (250/794)Updating files:  32% (255/794)Updating files:  32% (261/794)Updating files:  33% (263/794)Updating files:  34% (270/794)Updating files:  35% (278/794)Updating files:  36% (286/794)Updating files:  37% (294/794)Updating files:  38% (302/794)Updating files:  39% (310/794)Updating files:  39% (311/794)Updating files:  40% (318/794)Updating files:  40% (320/794)Updating files:  41% (326/794)Updating files:  42% (334/794)Updating files:  43% (342/794)Updating files:  44% (350/794)Updating files:  44% (354/794)Updating files:  45% (358/794)Updating files:  45% (361/794)Updating files:  46% (366/794)Updating files:  46% (373/794)Updating files:  47% (374/794)Updating files:  48% (382/794)Updating files:  48% (384/794)Updating files:  49% (390/794)Updating files:  49% (391/794)Updating files:  50% (397/794)Updating files:  50% (402/794)Updating files:  51% (405/794)Updating files:  51% (407/794)Updating files:  52% (413/794)Updating files:  53% (421/794)Updating files:  54% (429/794)Updating files:  55% (437/794)Updating files:  56% (445/794)Updating files:  57% (453/794)Updating files:  57% (456/794)Updating files:  58% (461/794)Updating files:  59% (469/794)Updating files:  60% (477/794)Updating files:  61% (485/794)Updating files:  62% (493/794)Updating files:  63% (501/794)Updating files:  64% (509/794)Updating files:  65% (517/794)Updating files:  65% (521/794)Updating files:  65% (524/794)Updating files:  66% (525/794)Updating files:  66% (527/794)Updating files:  67% (532/794)Updating files:  68% (540/794)Updating files:  69% (548/794)Updating files:  70% (556/794)Updating files:  71% (564/794)Updating files:  72% (572/794)Updating files:  73% (580/794)Updating files:  74% (588/794)Updating files:  75% (596/794)Updating files:  76% (604/794)Updating files:  77% (612/794)Updating files:  78% (620/794)Updating files:  79% (628/794)Updating files:  80% (636/794)Updating files:  81% (644/794)Updating files:  82% (652/794)Updating files:  83% (660/794)Updating files:  84% (667/794)Updating files:  85% (675/794)Updating files:  86% (683/794)Updating files:  87% (691/794)Updating files:  88% (699/794)Updating files:  89% (707/794)Updating files:  90% (715/794)Updating files:  91% (723/794)Updating files:  92% (731/794)Updating files:  93% (739/794)Updating files:  94% (747/794)Updating files:  95% (755/794)Updating files:  96% (763/794)Updating files:  97% (771/794)Updating files:  98% (779/794)Updating files:  99% (787/794)Updating files:  99% (788/794)Updating files: 100% (794/794)Updating files: 100% (794/794), done.
make[1]: Leaving directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project'
cd openlane && make openlane
make[1]: Entering directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane'
if [ -d "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src" ]; then\
	echo "Deleting exisiting /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src" && \
	rm -rf /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src && sleep 2; \
	fi
git clone https://github.com/The-OpenROAD-Project/OpenLane -b 2022.11.19 --depth=1 /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src && \
	cd /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src && \
	export OPENLANE_IMAGE_NAME=efabless/openlane:2022.11.19 && \
	export IMAGE_NAME=efabless/openlane:2022.11.19 && \
	make pull-openlane
Cloning into '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src'...
Note: switching to 'cb59d1f84deb5cedbb5b0a3e3f3b4129a967c988'.

You are in 'detached HEAD' state. You can look around, make experimental
changes and commit them, and you can discard any commits you make in this
state without impacting any branches by switching back to a branch.

If you want to create a new branch to retain commits you create, you may
do so (now or later) by using -c with the switch command. Example:

  git switch -c <new-branch-name>

Or undo this operation with:

  git switch -

Turn off this advice by setting config variable advice.detachedHead to false

make[2]: Entering directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src'
Makefile:23: warning: undefined variable 'DOCKER_SWAP'
Makefile:26: warning: undefined variable 'DOCKER_MEMORY'
Makefile:42: warning: undefined variable 'ROUTING_CORES'
Makefile:69: warning: undefined variable 'STD_CELL_LIBRARY'
2022.11.19: Pulling from efabless/openlane
Digest: sha256:658754c4b314437f770c0920ec354267317a86bebbf628b7a4b6b8cac95d3cac
Status: Image is up to date for efabless/openlane:2022.11.19
docker.io/efabless/openlane:2022.11.19
make[2]: Leaving directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src'
make[1]: Leaving directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane'
export CARAVEL_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel && make -f /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/Makefile pdk-with-volare
make[1]: Entering directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project'
python3 -m pip install --upgrade volare
Requirement already satisfied: volare in /home/tonyho/miniconda3/lib/python3.9/site-packages (0.12.3)
Requirement already satisfied: pcpp<2,>=1.2 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from volare) (1.30)
Requirement already satisfied: rich<13,>=12 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from volare) (12.6.0)
Requirement already satisfied: pyyaml<7,>=5 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from volare) (6.0)
Requirement already satisfied: requests<3,>=2.27.0 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from volare) (2.28.2)
Requirement already satisfied: zstandard<1,>=0.19.0 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from volare) (0.21.0)
Requirement already satisfied: click<9,>=8.0.0 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from volare) (8.1.3)
Requirement already satisfied: charset-normalizer<4,>=2 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from requests<3,>=2.27.0->volare) (3.0.1)
Requirement already satisfied: certifi>=2017.4.17 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from requests<3,>=2.27.0->volare) (2021.5.30)
Requirement already satisfied: urllib3<1.27,>=1.21.1 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from requests<3,>=2.27.0->volare) (1.26.6)
Requirement already satisfied: idna<4,>=2.5 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from requests<3,>=2.27.0->volare) (2.10)
Requirement already satisfied: pygments<3.0.0,>=2.6.0 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from rich<13,>=12->volare) (2.14.0)
Requirement already satisfied: commonmark<0.10.0,>=0.9.0 in /home/tonyho/miniconda3/lib/python3.9/site-packages (from rich<13,>=12->volare) (0.9.1)
Version 0059588eebfc704681dc2368bd1d33d96281d10f not found locally, attempting to download…
Downloading common.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Downloading sky130_fd_io.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Downloading sky130_fd_pr.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Downloading sky130_fd_sc_hd.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Downloading sky130_fd_sc_hvl.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Downloading sky130_ml_xx_hd.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Downloading sky130_sram_macros.tar.zst… ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 100% 0:00:00
Version 0059588eebfc704681dc2368bd1d33d96281d10f enabled for the sky130 PDK.
make[1]: Leaving directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project'
Cloning into '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts'...
Already up to date.
. ./venv/bin/activate && \
	python3 -m pip install --upgrade pip && \
	python3 -m pip install -r /SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/requirements.txt && \
	deactivate
Requirement already satisfied: pip in ./venv/lib/python3.9/site-packages (21.1.1)
Collecting pip
  Using cached pip-23.2.1-py3-none-any.whl (2.1 MB)
Installing collected packages: pip
  Attempting uninstall: pip
    Found existing installation: pip 21.1.1
    Uninstalling pip-21.1.1:
      Successfully uninstalled pip-21.1.1
Successfully installed pip-23.2.1
Collecting click (from -r /SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/requirements.txt (line 1))
  Obtaining dependency information for click from https://files.pythonhosted.org/packages/00/2e/d53fa4befbf2cfa713304affc7ca780ce4fc1fd8710527771b58311a3229/click-8.1.7-py3-none-any.whl.metadata
  Using cached click-8.1.7-py3-none-any.whl.metadata (3.0 kB)
Using cached click-8.1.7-py3-none-any.whl (97 kB)
Installing collected packages: click
Successfully installed click-8.1.7
+ cp /SSD2T/debug/d4_caravel_user_project/caravel-lab/custom_design/gcd/user_proj_example/user_proj_example.v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/rtl/user_proj_example.v
+ cp /SSD2T/debug/d4_caravel_user_project/caravel-lab/custom_design/gcd/verify-la_test1-rtl/la_test1.c /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/dv/la_test1/la_test1.c
+ cp /SSD2T/debug/d4_caravel_user_project/caravel-lab/custom_design/gcd/verify-la_test1-rtl/la_test1_tb.v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/dv/la_test1/la_test1_tb.v
+ make simenv
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-simenv.log
docker pull efabless/dv:latest
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
+ export SIM=RTL
+ SIM=RTL
+ make verify-la_test1-rtl
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-verify-la_test1-rtl.log
docker pull efabless/dv:latest
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
docker run -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project:/SSD2T/debug/d4_caravel_user_project/caravel_user_project -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel -e TARGET_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project -e PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/SSD2T/debug/d4_caravel_user_project/caravel_user_project -e USER_PROJECT_VERILOG=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog -e MCW_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/dv/la_test1 && export SIM=RTL && make"
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware \
-I/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/generated \
-I/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/ \
-I/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o la_test1.elf /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c la_test1.c
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objcopy -O verilog la_test1.elf la_test1.hex 
# to fix flash base address
sed -ie 's/@10/@00/g' la_test1.hex
iverilog -Ttyp -DFUNCTIONAL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -f/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.rtl.caravel \
        -f/SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project -o la_test1.vvp la_test1_tb.v
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/rtl/caravel.v:363: warning: input port clock is coerced to inout.
vvp  la_test1.vvp
Reading la_test1.hex
la_test1.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
FST info: dumpfile la_test1.vcd opened for output.
LA Test seq_gcd(10312050, 29460792)=138 started
LA Test seq_gcd(10312050, 29460792)=138 passed
LA Test seq_gcd(1993627629, 1177417612)=7 started
LA Test seq_gcd(1993627629, 1177417612)=7 passed
LA Test seq_gcd(2097015289, 3812041926)=1 started
LA Test seq_gcd(2097015289, 3812041926)=1 passed
LA Test seq_gcd(1924134885, 3151131255)=135 started
LA Test seq_gcd(1924134885, 3151131255)=135 passed
LA Test seq_gcd(992211318, 512609597)=1 started
LA Test seq_gcd(992211318, 512609597)=1 passed
la_test1_tb.v:189: $finish called at 2569612500 (1ps)
mv la_test1.vcd RTL-la_test1.vcd
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objdump -d -S la_test1.elf > la_test1.lst
rm la_test1.elf la_test1.vvp
+ cp /SSD2T/debug/d4_caravel_user_project/caravel-lab/custom_design/gcd/user_proj_example/config.json /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/config.json
+ cd openlane
+ make user_proj_example
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-user_proj_example.log
Makefile:73: warning: undefined variable 'CARAVEL_ROOT'
Makefile:73: warning: undefined variable 'CARAVEL_ROOT'
Makefile:73: warning: undefined variable 'CARAVEL_ROOT'
# user_proj_example
mkdir -p ./user_proj_example/runs/23_09_02_12_09 
rm -rf ./user_proj_example/runs/user_proj_example
ln -s $(realpath ./user_proj_example/runs/23_09_02_12_09) ./user_proj_example/runs/user_proj_example
docker run -it -v $(realpath /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/..):$(realpath /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/..) -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -v : -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src:/openlane -e PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -e PDK=sky130A -e MISMATCHES_OK=1 -e CARAVEL_ROOT= -e OPENLANE_RUN_TAG=23_09_02_12_09 -u 1000:1000 \
	efabless/openlane:2022.10.20 sh -c "flow.tcl -design $(realpath ./user_proj_example) -save_path $(realpath ..) -save -tag 23_09_02_12_09 -overwrite -ignore_mismatches"
OpenLane daae2154590cf20e0c20b77e3fc02b6526ad09af
(with mounted scripts from cb59d1f84deb5cedbb5b0a3e3f3b4129a967c988)
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[33m[WARNING]: OpenLane may not function properly: The version of open_pdks used in building the PDK does not match the version OpenLane was tested on (installed: 0059588eebfc704681dc2368bd1d33d96281d10f, tested: 3af133706e554a740cfe60f21e773d9eaa41838c)
This may introduce some issues. You may want to re-install the PDK by invoking `make pdk`.
Tool cvc_rv is required by the flow scripts being used, but appears to not be installed in the environment.
Tool cvc is installed in the environment, but has no corresponding entry in the flow scripts.
The version of netgen installed in the environment does not match the one required by the OpenLane flow scripts (installed: 3aeea9d1642c8d87911ed13626c77e4888caa9eb, expected: 2292ab813b54cc6d6fa41368c4e0e7492fb627c9)
The version of yosys installed in the environment does not match the one required by the OpenLane flow scripts (installed: 6e907acf86d9ff0edd9a1c10274e62690e19e939, expected: f109fa3d4c56fe33bc626c298e04d45ae510dd0e)
The version of openroad_app installed in the environment does not match the one required by the OpenLane flow scripts (installed: 389a1f09821c0f57e3bf8e88f4ab43c76ec5f5c4, expected: 7f00621cb612fd94e15b35790afe744c89d433a7)[39m
[36m[INFO]: Using configuration in '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/config.json'...[39m
[36m[INFO]: PDK Root: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks[39m
[36m[INFO]: Process Design Kit: sky130A[39m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Run Directory: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09[39m
[36m[INFO]: Preparing LEF files for the nom corner...[39m
[36m[INFO]: Preparing LEF files for the min corner...[39m
[36m[INFO]: Preparing LEF files for the max corner...[39m
[STEP 1]
[36m[INFO]: Running Synthesis (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/synthesis/1-synthesis.log)...[39m
[STEP 2]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/synthesis/2-sta.log)...[39m
[STEP 3]
[36m[INFO]: Running Initial Floorplanning (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/floorplan/3-initial_fp.log)...[39m
[36m[INFO]: Floorplanned with width 888.72 and height 576.64.[39m
[STEP 4]
[36m[INFO]: Running IO Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/floorplan/4-place_io.log)...[39m
[STEP 5]
[36m[INFO]: Running Tap/Decap Insertion (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/floorplan/5-tap.log)...[39m
[36m[INFO]: Power planning with power {vccd1} and ground {vssd1}...[39m
[STEP 6]
[36m[INFO]: Generating PDN (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/floorplan/6-pdn.log)...[39m
[STEP 7]
[36m[INFO]: Running Global Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/placement/7-global.log)...[39m
[STEP 8]
[36m[INFO]: Running Placement Resizer Design Optimizations (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/placement/8-resizer.log)...[39m
[STEP 9]
[36m[INFO]: Running Detailed Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/placement/9-detailed.log)...[39m
[STEP 10]
[36m[INFO]: Running Clock Tree Synthesis (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/cts/10-cts.log)...[39m
[STEP 11]
[36m[INFO]: Running Placement Resizer Timing Optimizations (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/cts/11-resizer.log)...[39m
[STEP 12]
[36m[INFO]: Running Global Routing Resizer Timing Optimizations (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/12-resizer.log)...[39m
[STEP 13]
[36m[INFO]: Running Diode Insertion (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/13-diodes.log)...[39m
[STEP 14]
[36m[INFO]: Running Detailed Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/14-diode_legalization.log)...[39m
[STEP 15]
[36m[INFO]: Running Fill Insertion (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/15-fill.log)...[39m
[STEP 16]
[36m[INFO]: Running Global Routing (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/16-global.log)...[39m
[STEP 17]
[36m[INFO]: Writing Verilog (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/16-global_write_netlist.log)...[39m
[STEP 18]
[36m[INFO]: Running Detailed Routing (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/18-detailed.log)...[39m
[36m[INFO]: No DRC violations after detailed routing.[39m
[STEP 19]
[36m[INFO]: Checking Wire Lengths (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/routing/19-wire_lengths.log)...[39m
[STEP 20]
[36m[INFO]: Running SPEF Extraction at the min process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/20-parasitics_extraction.min.log)...[39m
[STEP 21]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/21-rcx_mcsta.min.log)...[39m
[STEP 22]
[36m[INFO]: Running SPEF Extraction at the max process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/22-parasitics_extraction.max.log)...[39m
[STEP 23]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/23-rcx_mcsta.max.log)...[39m
[STEP 24]
[36m[INFO]: Running SPEF Extraction at the nom process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/24-parasitics_extraction.nom.log)...[39m
[STEP 25]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/25-rcx_mcsta.nom.log)...[39m
[STEP 26]
[36m[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/26-rcx_sta.log)...[39m
[STEP 27]
[36m[INFO]: Creating IR Drop Report (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/27-irdrop.log)...[39m
[STEP 28]
[36m[INFO]: Running Magic to generate various views...[39m
[36m[INFO]: Streaming out GDSII with Magic (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/28-gdsii.log)...[39m
[36m[INFO]: Generating MAGLEF views...[39m
[STEP 29]
[36m[INFO]: Streaming out GDSII with KLayout (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/29-gdsii-klayout.log)...[39m
[STEP 30]
[36m[INFO]: Running XOR on the layouts using KLayout (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/30-xor.log)...[39m
[STEP 31]
[36m[INFO]: Running Magic Spice Export from LEF (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/31-spice.log)...[39m
[STEP 32]
[36m[INFO]: Writing Powered Verilog (logs: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/32-write_powered_def.log, ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/32-write_powered_verilog.log)...[39m
[STEP 33]
[36m[INFO]: Writing Verilog (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/32-write_powered_verilog.log)...[39m
[STEP 34]
[36m[INFO]: Running LVS (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/34-lvs.lef.log)...[39m
[STEP 35]
[36m[INFO]: Running Magic DRC (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/35-drc.log)...[39m
[36m[INFO]: Converting Magic DRC database to various tool-readable formats...[39m
[36m[INFO]: No DRC violations after GDS streaming out.[39m
[STEP 36]
[36m[INFO]: Running OpenROAD Antenna Rule Checker (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/logs/signoff/36-antenna.log)...[39m
[36m[INFO]: Saving current set of views in '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/results/final'...[39m
[36m[INFO]: Saving current set of views in '../SSD2T/debug/d4_caravel_user_project/caravel_user_project'...[39m
[36m[INFO]: Saving runtime environment...[39m
[36m[INFO]: Generating final set of reports...[39m
[36m[INFO]: Created manufacturability report at '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/manufacturability.rpt'.[39m
[36m[INFO]: Created metrics report at '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/metrics.csv'.[39m
[33m[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/signoff/26-rcx_sta.slew.rpt'.[39m
[33m[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/signoff/26-rcx_sta.slew.rpt'.[39m
[33m[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/signoff/26-rcx_sta.slew.rpt'.[39m
[36m[INFO]: There are no hold violations in the design at the typical corner.[39m
[36m[INFO]: There are no setup violations in the design at the typical corner.[39m
[32m[SUCCESS]: Flow complete.[39m
[36m[INFO]: Note that the following warnings have been generated:[39m
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/signoff/26-rcx_sta.slew.rpt'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/signoff/26-rcx_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/reports/signoff/26-rcx_sta.slew.rpt'.

+ make user_project_wrapper
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-user_project_wrapper.log
Makefile:73: warning: undefined variable 'CARAVEL_ROOT'
Makefile:73: warning: undefined variable 'CARAVEL_ROOT'
Makefile:73: warning: undefined variable 'CARAVEL_ROOT'
# user_project_wrapper
mkdir -p ./user_project_wrapper/runs/23_09_02_12_29 
rm -rf ./user_project_wrapper/runs/user_project_wrapper
ln -s $(realpath ./user_project_wrapper/runs/23_09_02_12_29) ./user_project_wrapper/runs/user_project_wrapper
docker run -it -v $(realpath /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/..):$(realpath /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/..) -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -v : -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src:/openlane -e PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -e PDK=sky130A -e MISMATCHES_OK=1 -e CARAVEL_ROOT= -e OPENLANE_RUN_TAG=23_09_02_12_29 -u 1000:1000 \
	efabless/openlane:2022.10.20 sh -c "flow.tcl -design $(realpath ./user_project_wrapper) -save_path $(realpath ..) -save -tag 23_09_02_12_29 -overwrite -ignore_mismatches"
OpenLane daae2154590cf20e0c20b77e3fc02b6526ad09af
(with mounted scripts from cb59d1f84deb5cedbb5b0a3e3f3b4129a967c988)
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[33m[WARNING]: OpenLane may not function properly: The version of open_pdks used in building the PDK does not match the version OpenLane was tested on (installed: 0059588eebfc704681dc2368bd1d33d96281d10f, tested: 3af133706e554a740cfe60f21e773d9eaa41838c)
This may introduce some issues. You may want to re-install the PDK by invoking `make pdk`.
Tool cvc_rv is required by the flow scripts being used, but appears to not be installed in the environment.
Tool cvc is installed in the environment, but has no corresponding entry in the flow scripts.
The version of netgen installed in the environment does not match the one required by the OpenLane flow scripts (installed: 3aeea9d1642c8d87911ed13626c77e4888caa9eb, expected: 2292ab813b54cc6d6fa41368c4e0e7492fb627c9)
The version of yosys installed in the environment does not match the one required by the OpenLane flow scripts (installed: 6e907acf86d9ff0edd9a1c10274e62690e19e939, expected: f109fa3d4c56fe33bc626c298e04d45ae510dd0e)
The version of openroad_app installed in the environment does not match the one required by the OpenLane flow scripts (installed: 389a1f09821c0f57e3bf8e88f4ab43c76ec5f5c4, expected: 7f00621cb612fd94e15b35790afe744c89d433a7)[39m
[36m[INFO]: Using configuration in '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/config.json'...[39m
[36m[INFO]: PDK Root: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks[39m
[36m[INFO]: Process Design Kit: sky130A[39m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Run Directory: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29[39m
[36m[INFO]: Preparing LEF files for the nom corner...[39m
[36m[INFO]: Preparing LEF files for the min corner...[39m
[36m[INFO]: Preparing LEF files for the max corner...[39m
[STEP 1]
[36m[INFO]: Running Synthesis (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/synthesis/1-synthesis.log)...[39m
[STEP 2]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/synthesis/2-sta.log)...[39m
[36m[INFO]: Creating a netlist with power/ground pins.[39m
[STEP 3]
[36m[INFO]: Running Initial Floorplanning (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/floorplan/3-initial_fp.log)...[39m
[36m[INFO]: Floorplanned with width 2908.58 and height 3497.92.[39m
[STEP 4]
[36m[INFO]: Running IO Placement...[39m
[36m[INFO]: Applying DEF template...[39m
[STEP 5]
[36m[INFO]: Performing Manual Macro Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/placement/5-macro_placement.log)...[39m
[36m[INFO]: Power planning with power {vccd1 vccd2 vdda1 vdda2} and ground {vssd1 vssd2 vssa1 vssa2}...[39m
[STEP 6]
[36m[INFO]: Generating PDN (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/floorplan/6-pdn.log)...[39m
[STEP 7]
[36m[INFO]: Performing Random Global Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/placement/7-global.log)...[39m
[36m[INFO]: Skipping Placement Resizer Design Optimizations.[39m
[STEP 8]
[36m[INFO]: Running Detailed Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/placement/8-detailed.log)...[39m
[36m[INFO]: Skipping Placement Resizer Timing Optimizations.[39m
[STEP 9]
[36m[INFO]: Running Global Routing Resizer Timing Optimizations (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/routing/9-resizer.log)...[39m
[STEP 10]
[36m[INFO]: Running Detailed Placement (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/routing/10-diode_legalization.log)...[39m
[STEP 11]
[36m[INFO]: Running Global Routing (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/routing/11-global.log)...[39m
[STEP 12]
[36m[INFO]: Writing Verilog (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/routing/11-global_write_netlist.log)...[39m
[STEP 13]
[36m[INFO]: Running Detailed Routing (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/routing/13-detailed.log)...[39m
[36m[INFO]: No DRC violations after detailed routing.[39m
[STEP 14]
[36m[INFO]: Checking Wire Lengths (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/routing/14-wire_lengths.log)...[39m
[STEP 15]
[36m[INFO]: Running SPEF Extraction at the min process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/15-parasitics_extraction.min.log)...[39m
[STEP 16]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/16-rcx_mcsta.min.log)...[39m
[STEP 17]
[36m[INFO]: Running SPEF Extraction at the max process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/17-parasitics_extraction.max.log)...[39m
[STEP 18]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/18-rcx_mcsta.max.log)...[39m
[STEP 19]
[36m[INFO]: Running SPEF Extraction at the nom process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/19-parasitics_extraction.nom.log)...[39m
[STEP 20]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/20-rcx_mcsta.nom.log)...[39m
[STEP 21]
[36m[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/21-rcx_sta.log)...[39m
[STEP 22]
[36m[INFO]: Creating IR Drop Report (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/22-irdrop.log)...[39m
[STEP 23]
[36m[INFO]: Running Magic to generate various views...[39m
[36m[INFO]: Streaming out GDSII with Magic (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/23-gdsii.log)...[39m
[36m[INFO]: Generating MAGLEF views...[39m
[STEP 24]
[36m[INFO]: Streaming out GDSII with KLayout (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/24-gdsii-klayout.log)...[39m
[STEP 25]
[36m[INFO]: Running XOR on the layouts using KLayout (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/25-xor.log)...[39m
[STEP 26]
[36m[INFO]: Running Magic Spice Export from LEF (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/26-spice.log)...[39m
[STEP 27]
[36m[INFO]: Writing Powered Verilog (logs: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/27-write_powered_def.log, ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/27-write_powered_verilog.log)...[39m
[STEP 28]
[36m[INFO]: Writing Verilog (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/27-write_powered_verilog.log)...[39m
[STEP 29]
[36m[INFO]: Running LVS (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/29-lvs.lef.log)...[39m
[STEP 30]
[36m[INFO]: Running Magic DRC (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/30-drc.log)...[39m
[36m[INFO]: Converting Magic DRC database to various tool-readable formats...[39m
[36m[INFO]: No DRC violations after GDS streaming out.[39m
[STEP 31]
[36m[INFO]: Running OpenROAD Antenna Rule Checker (log: ../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/logs/signoff/31-antenna.log)...[39m
[36m[INFO]: Saving current set of views in '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/results/final'...[39m
[36m[INFO]: Saving current set of views in '../SSD2T/debug/d4_caravel_user_project/caravel_user_project'...[39m
[36m[INFO]: Saving runtime environment...[39m
[36m[INFO]: Generating final set of reports...[39m
[36m[INFO]: Created manufacturability report at '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/reports/manufacturability.rpt'.[39m
[36m[INFO]: Created metrics report at '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/reports/metrics.csv'.[39m
[33m[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/reports/signoff/21-rcx_sta.slew.rpt'.[39m
[33m[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/reports/signoff/21-rcx_sta.slew.rpt'.[39m
[36m[INFO]: There are no hold violations in the design at the typical corner.[39m
[36m[INFO]: There are no setup violations in the design at the typical corner.[39m
[32m[SUCCESS]: Flow complete.[39m
[36m[INFO]: Note that the following warnings have been generated:[39m
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/reports/signoff/21-rcx_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/reports/signoff/21-rcx_sta.slew.rpt'.

+ cd ..
+ export SIM=GL
+ SIM=GL
+ make verify-la_test1-gl
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-verify-la_test1-gl.log
docker pull efabless/dv:latest
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
docker run -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project:/SSD2T/debug/d4_caravel_user_project/caravel_user_project -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel -e TARGET_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project -e PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/SSD2T/debug/d4_caravel_user_project/caravel_user_project -e USER_PROJECT_VERILOG=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog -e MCW_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/dv/la_test1 && export SIM=GL && make"
iverilog -Ttyp -DFUNCTIONAL -DGL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -f/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.gl.caravel \
        -f/SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/includes/includes.gl.caravel_user_project -o la_test1.vvp la_test1_tb.v
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v:4988: warning: input port clock is coerced to inout.
vvp  la_test1.vvp
Reading la_test1.hex
la_test1.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
FST info: dumpfile la_test1.vcd opened for output.
LA Test seq_gcd(10312050, 29460792)=138 started
LA Test seq_gcd(10312050, 29460792)=138 passed
LA Test seq_gcd(1993627629, 1177417612)=7 started
LA Test seq_gcd(1993627629, 1177417612)=7 passed
LA Test seq_gcd(2097015289, 3812041926)=1 started
LA Test seq_gcd(2097015289, 3812041926)=1 passed
LA Test seq_gcd(1924134885, 3151131255)=135 started
LA Test seq_gcd(1924134885, 3151131255)=135 passed
LA Test seq_gcd(992211318, 512609597)=1 started
LA Test seq_gcd(992211318, 512609597)=1 passed
la_test1_tb.v:189: $finish called at 2569614500 (1ps)
mv la_test1.vcd GL-la_test1.vcd
rm la_test1.vvp
+ make setup-timing-scripts
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-setup-timing-scripts.log
Already up to date.
. ./venv/bin/activate && \
	python3 -m pip install --upgrade pip && \
	python3 -m pip install -r /SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/requirements.txt && \
	deactivate
Requirement already satisfied: pip in ./venv/lib/python3.9/site-packages (23.2.1)
Requirement already satisfied: click in ./venv/lib/python3.9/site-packages (from -r /SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/requirements.txt (line 1)) (8.1.7)
+ make extract-parasitics
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-extract-parasitics.log
2023-09-02 16:15:45,698 |      get_macros |   INFO | getting pdk macros..
2023-09-02 16:15:45,865 |      get_macros |   INFO | parsing netlist ./verilog/gl/user_project_wrapper.v ..
Traceback (most recent call last):
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/get_macros.py", line 121, in <module>
    main()
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 1157, in __call__
    return self.main(*args, **kwargs)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 1078, in main
    rv = self.invoke(ctx)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 1434, in invoke
    return ctx.invoke(self.callback, **ctx.params)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 783, in invoke
    return __callback(*args, **kwargs)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/get_macros.py", line 71, in main
    for macro in run(input, project_root, pdk_macros, logger, macro_parent):
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/get_macros.py", line 78, in run
    parsed = VerilogParser(input, logger)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/verilog_parser.py", line 11, in __init__
    self.yosys_to_json()
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/verilog_parser.py", line 21, in yosys_to_json
    process = subprocess.run(
  File "/home/tonyho/miniconda3/lib/python3.9/subprocess.py", line 505, in run
    with Popen(*popenargs, **kwargs) as process:
  File "/home/tonyho/miniconda3/lib/python3.9/subprocess.py", line 951, in __init__
    self._execute_child(args, executable, preexec_fn, close_fds,
  File "/home/tonyho/miniconda3/lib/python3.9/subprocess.py", line 1821, in _execute_child
    raise child_exception_type(errno_num, err_msg, err_filename)
FileNotFoundError: [Errno 2] No such file or directory: 'yosys'
make: *** [Makefile:305: extract-parasitics] Error 1
+ make create-spef-mapping
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-create-spef-mapping.log
2023-09-02 16:15:45,993 | generate_spef_mapping | INFO | using project_root /SSD2T/debug/d4_caravel_user_project/caravel_user_project
2023-09-02 16:15:45,993 | generate_spef_mapping | INFO | getting pdk macros ..
2023-09-02 16:15:46,157 | generate_spef_mapping | INFO | parsing netlist ./verilog/gl/user_project_wrapper.v ..
Traceback (most recent call last):
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/generate_spef_mapping.py", line 120, in <module>
    main()
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 1157, in __call__
    return self.main(*args, **kwargs)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 1078, in main
    rv = self.invoke(ctx)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 1434, in invoke
    return ctx.invoke(self.callback, **ctx.params)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click/core.py", line 783, in invoke
    return __callback(*args, **kwargs)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/generate_spef_mapping.py", line 64, in main
    for mapping in run(input, project_root, pdk_macros, logger, macro_parent):
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/generate_spef_mapping.py", line 73, in run
    parsed = VerilogParser(input, logger)
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/verilog_parser.py", line 11, in __init__
    self.yosys_to_json()
  File "/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/verilog_parser.py", line 21, in yosys_to_json
    process = subprocess.run(
  File "/home/tonyho/miniconda3/lib/python3.9/subprocess.py", line 505, in run
    with Popen(*popenargs, **kwargs) as process:
  File "/home/tonyho/miniconda3/lib/python3.9/subprocess.py", line 951, in __init__
    self._execute_child(args, executable, preexec_fn, close_fds,
  File "/home/tonyho/miniconda3/lib/python3.9/subprocess.py", line 1821, in _execute_child
    raise child_exception_type(errno_num, err_msg, err_filename)
FileNotFoundError: [Errno 2] No such file or directory: 'yosys'
make: *** [Makefile:294: create-spef-mapping] Error 1
+ make caravel-sta
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-caravel-sta.log
make[1]: Entering directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts'
mkdir -p /SSD2T/debug/d4_caravel_user_project/caravel_user_project/logs/top
docker run --rm -e PROJECT_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project -e BLOCK=caravel -e PDK=sky130A -e LIB_CORNER=t -e RCX_CORNER=nom -e MCW_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper -e SPEF_OVERWRITE="" -e CUP_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project -e CARAVEL_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel -e TIMING_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts -e PDK_REF_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/ -e PDK_TECH_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.tech/ -e ALLOW_MISSING_SPEF=1 -e TIMING_USER_REPORTS=1 -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project:/SSD2T/debug/d4_caravel_user_project/caravel_user_project -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts -v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel -v /home/tonyho:/home/tonyho -u 1000:1000 efabless/openlane:2022.11.19 bash -c "set -eo pipefail && sta -no_splash -exit /SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/scripts/openroad/timing_top.tcl |& tee /SSD2T/debug/d4_caravel_user_project/caravel_user_project/logs/top/caravel-timing-$(basename t)-nom.log"
pdk(libs) defined as:
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__tt_025C_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__tt_025C_3v30_lv1v80.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_tt_025C_1v80_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_xres4v2_tt_tt_025C_1v80_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_tt_025C_1v80_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_tt_025C_1v80_3v30_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_tt_025C_1v80_3v30.lib
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib
pdk(lefs) defined as:
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hvl/techlef/sky130_fd_sc_hvl__nom.tlef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lef/sky130_fd_io.lef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lef/sky130_ef_io.lef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hvl/lef/sky130_fd_sc_hvl.lef
/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef
verilog exception: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/__user_analog_project_wrapper.v
removing /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/__user_analog_project_wrapper.v from verilogs list
verilog exception: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel-signoff.v
removing /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel-signoff.v from verilogs list
verilog exception: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravan-signoff.v
removing /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravan-signoff.v from verilogs list
verilog exception: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/__user_project_wrapper.v
removing /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/__user_project_wrapper.v from verilogs list
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__tt_025C_3v30.lib
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__tt_025C_3v30_lv1v80.lib
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib line 33, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_tt_025C_1v80_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_tt_025C_1v80_3v30.lib line 43, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_fd_io__top_xres4v2_tt_tt_025C_1v80_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_tt_tt_025C_1v80_3v30.lib line 33, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30.lib line 33, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_tt_025C_1v80_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_tt_025C_1v80_3v30.lib line 43, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_tt_025C_1v80_3v30_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_tt_025C_1v80_3v30_3v30.lib line 42, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_tt_025C_1v80_3v30.lib
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_tt_025C_1v80_3v30.lib line 43, default_fanout_load is 0.0.
exec> read_liberty /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A/libs.ref//sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/gl/RAM128.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/gl/mgmt_core_wrapper.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/gl/RAM256.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/chip_io_alt.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravan.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_logic_high.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/buff_flash_clkrst.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/chip_io.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/mprj_logic_high.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel_clocking.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/mgmt_protect.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_defaults_block.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_defaults_block_1803.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/mprj2_logic_high.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/digital_pll.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_defaults_block_0403.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_signal_buffering.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/spare_logic_block.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_signal_buffering_alt.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/xres_buf.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/constant_block.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_defaults_block_0801.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/gpio_control_block.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/user_id_programming.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/housekeeping.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/mgmt_protect_hv.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_proj_example.nl.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_proj_example.v
exec> read_verilog /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v
exec> link_design caravel
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vccd1 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vccd2 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vdda1 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vdda2 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vssa1 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vssa2 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vssd1 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/verilog/gl/caravel.v line 4958, instance mprj port vssd2 not found.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 47, module sky130_fd_sc_hd__fill_4 not found. Creating black box for FILLER_1_0.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 49, module sky130_fd_sc_hvl__fill_2 not found. Creating black box for FILLER_0_28.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 55, module sky130_fd_sc_hd__fill_8 not found. Creating black box for FILLER_1_8.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 55, module sky130_fd_sc_hvl__fill_1 not found. Creating black box for FILLER_0_30.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 1339, module sky130_ef_io__corner_pad not found. Creating black box for \mgmt_corner[0] .
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 2636, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_66.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 3762, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_11.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 3766, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_14.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 3770, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/gl/user_project_wrapper.nl.v line 5076, module simple_por not found. Creating black box for por.
exec> read_spef /SSD2T/debug/d4_caravel_user_project/caravel_user_project/caravel/signoff/caravel/openlane-signoff/spef/caravel.nom.spef
exec> read_spef -path chip_core/soc.core.RAM128 /SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/signoff/RAM128/openlane-signoff/spef/RAM128.nom.spef
Error: timing_top.tcl line 60, path instance 'chip_core/soc.core.RAM128' not found.
make[1]: *** [/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts/timing.mk:244: caravel-timing-typ-nom] Error 1
make[1]: Leaving directory '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/deps/timing-scripts'
make: *** [Makefile:321: caravel-sta] Error 2
+ cp /SSD2T/debug/d4_caravel_user_project/caravel-lab/custom_design/gcd/mpw_precheck/README.md /SSD2T/debug/d4_caravel_user_project/caravel_user_project/README.md
+ cp /SSD2T/debug/d4_caravel_user_project/caravel-lab/custom_design/gcd/mpw_precheck/user_defines.v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/rtl/user_defines.v
+ make precheck
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-precheck.log
fatal: destination path '/home/tonyho/mpw_precheck' already exists and is not an empty directory.
make: *** [Makefile:216: precheck] Error 128
+ make run-precheck
+ tee /SSD2T/debug/d4_caravel_user_project/log/mpw-8c-run-precheck.log
cd /home/tonyho/mpw_precheck && \
docker run -v /home/tonyho/mpw_precheck:/home/tonyho/mpw_precheck \
-v /SSD2T/debug/d4_caravel_user_project/caravel_user_project:/SSD2T/debug/d4_caravel_user_project/caravel_user_project \
-v /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks:/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks \
-e INPUT_DIRECTORY=/SSD2T/debug/d4_caravel_user_project/caravel_user_project \
-e PDK_PATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A \
-e PDK_ROOT=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks \
-e PDKPATH=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A \
-u 1000:1000 \
efabless/mpw_precheck:latest bash -c "cd /home/tonyho/mpw_precheck ; python3 mpw_precheck.py --input_directory /SSD2T/debug/d4_caravel_user_project/caravel_user_project --pdk_path /SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/pdks/sky130A"
{{EXTRACTING FILES}} Extracting compressed files in: /SSD2T/debug/d4_caravel_user_project/caravel_user_project
{{Project Type Info}} digital
{{Project GDS Info}} user_project_wrapper: b2eececc9c5e6e13216aea52e57eb3a8dbbbda0d
{{Tools Info}} KLayout: v0.27.13 | Magic: v8.3.420
{{PDKs Info}} SKY130A: f70d8ca46961ff92719d8870a18a076370b85f6c | Open PDKs: 0059588eebfc704681dc2368bd1d33d96281d10f
{{START}} Precheck Started, the full log 'precheck.log' will be located in '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs'
{{PRECHECK SEQUENCE}} Precheck will run the following checks: [License, Makefile, Default, Documentation, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea]
{{STEP UPDATE}} Executing Check 1 of 14: License
An approved LICENSE (Apache-2.0) was found in /SSD2T/debug/d4_caravel_user_project/caravel_user_project.
{{MAIN LICENSE CHECK PASSED}} An approved LICENSE was found in project root.
An approved LICENSE (Apache-2.0) was found in /SSD2T/debug/d4_caravel_user_project/caravel_user_project.
An approved LICENSE (Apache-2.0) was found in /SSD2T/debug/d4_caravel_user_project/caravel_user_project.
An approved LICENSE (Apache-2.0) was found in /SSD2T/debug/d4_caravel_user_project/caravel_user_project.
An approved LICENSE (Apache-2.0) was found in /SSD2T/debug/d4_caravel_user_project/caravel_user_project.
An approved LICENSE (Apache-2.0) was found in /SSD2T/debug/d4_caravel_user_project/caravel_user_project.
{{SUBMODULES LICENSE CHECK PASSED}} No prohibited LICENSE file(s) was found in project submodules
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools/gui-64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools/gui-32.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools/cli.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools/cli-64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools/gui.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools/cli-32.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/pip/_vendor/distlib/t64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/pip/_vendor/distlib/w32.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/pip/_vendor/distlib/w64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/pip/_vendor/distlib/t64-arm.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/pip/_vendor/distlib/w64-arm.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/pip/_vendor/distlib/t32.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
SPDX COMPLIANCE SYMLINK FILE NOT FOUND in /SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/bin/python3.9
SPDX COMPLIANCE SYMLINK FILE NOT FOUND in /SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/bin/python
SPDX COMPLIANCE SYMLINK FILE NOT FOUND in /SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/bin/python3
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/9-user_project_wrapper.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/floorplan/4-io.macro_placement.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/floorplan/6-pdn.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/floorplan/3-initial_fp.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/floorplan/4-io.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/routing/11-global.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/routing/diode.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/tmp/placement/7-global.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/results/routing/user_project_wrapper.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_29/results/placement/user_project_wrapper.odb): 'utf-8' codec can't decode byte 0xba in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/12-user_proj_example.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/cts/11-user_proj_example.resized.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/floorplan/6-pdn.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/floorplan/3-initial_fp.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/floorplan/4-io.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/routing/diodes.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/routing/16-global.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/routing/13-diodes.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/routing/15-fill.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/placement/7-global.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/tmp/placement/8-resizer.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/results/cts/user_proj_example.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/results/floorplan/user_proj_example.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/results/routing/user_proj_example.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/openlane/user_proj_example/runs/23_09_02_12_09/results/placement/user_proj_example.odb): 'utf-8' codec can't decode byte 0xb9 in position 16: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/rtl/ibex/sv-source-orig/sv2v): 'utf-8' codec can't decode byte 0xcf in position 0: invalid continuation byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/tests-standalone/spi_master/spi_master.vcd.hier): 'utf-8' codec can't decode byte 0xfc in position 0: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/lvs/utils/vlog2Spice): 'utf-8' codec can't decode byte 0xf8 in position 96: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/mgmt_core_wrapper/lvs/examples/utils/vlog2Spice): 'utf-8' codec can't decode byte 0xf8 in position 96: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src/docs/_static/striVe.jpeg): 'utf-8' codec can't decode byte 0xff in position 0: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src/docs/_static/src/lvs_issue_comparison.xcf): 'utf-8' codec can't decode byte 0x96 in position 29: invalid start byte
SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/SSD2T/debug/d4_caravel_user_project/caravel_user_project/dependencies/openlane_src/docs/_static/src/ring_around_macro.xcf): 'utf-8' codec can't decode byte 0x8d in position 21: invalid start byte
{{SPDX COMPLIANCE CHECK FAILED}} Found 5801 non-compliant file(s) with the SPDX Standard.
SPDX COMPLIANCE: NON-COMPLIANT FILE(S) PREVIEW: ['/SSD2T/debug/d4_caravel_user_project/caravel_user_project/spef/user_project_wrapper.spef', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/spef/user_proj_example.spef', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/spef/multicorner/user_project_wrapper.min.spef', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/spef/multicorner/user_project_wrapper.max.spef', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/spef/multicorner/user_project_wrapper.nom.spef', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/lib/user_project_wrapper.lib', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/lib/user_proj_example.lib', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/distutils-precedence.pth', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click-8.1.7.dist-info/METADATA', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click-8.1.7.dist-info/INSTALLER', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click-8.1.7.dist-info/LICENSE.rst', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click-8.1.7.dist-info/WHEEL', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/click-8.1.7.dist-info/RECORD', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools-56.0.0.dist-info/METADATA', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/venv/lib/python3.9/site-packages/setuptools-56.0.0.dist-info/INSTALLER']
For the full SPDX compliance report check: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/spdx_compliance_report.log
{{STEP UPDATE}} Executing Check 2 of 14: Makefile
{{MAKEFILE CHECK PASSED}} Makefile valid.
{{STEP UPDATE}} Executing Check 3 of 14: Default
{{README DEFAULT CHECK PASSED}} Project 'README.md' was modified and is not identical to the default 'README.md'
{{CONTENT DEFAULT CHECK PASSED}} Project 'gds' was modified and is not identical to the default 'gds'
{{STEP UPDATE}} Executing Check 4 of 14: Documentation
{{DOCUMENTATION CHECK PASSED}} Project documentation is appropriate.
{{STEP UPDATE}} Executing Check 5 of 14: Consistency
Instance caravel_logo isn't connected to any of the nets: ['vccd_core', 'vccd1_core', 'vccd2_core', 'vdda1_core', 'vdda2_core', 'vssa_core', 'vssa1_core', 'vssa2_core', 'vssd_core', 'vssd1_core', 'vssd2_core'] .
POWER CONNECTIONS CHECK FAILED: Not all instances in caravel are connected to power
{{NETLIST CONSISTENCY CHECK FAILED}} caravel netlist failed 1 consistency check(s): ['POWER'].
PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (1 instances). 
MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
{{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
{{CONSISTENCY CHECK FAILED}} The user netlist and the top netlist are not valid.
{{STEP UPDATE}} Executing Check 6 of 14: GPIO-Defines
GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/home/tonyho/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/verilog/rtl/user_defines.v', '/home/tonyho/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
GPIO-DEFINES report path: /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/gpio_defines.report
{{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
{{STEP UPDATE}} Executing Check 7 of 14: XOR
{{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/user_project_wrapper.xor.gds
{{XOR CHECK PASSED}} The GDS file has no XOR violations.
{{STEP UPDATE}} Executing Check 8 of 14: Magic DRC
Found 0 violations
0 DRC violations
{{MAGIC DRC CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{STEP UPDATE}} Executing Check 9 of 14: Klayout FEOL
in CUSTOM klayout_gds_drc_check
run: klayout -b -r /home/tonyho/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/klayout_feol_check.xml -rd feol=true >& /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/klayout_feol_check.log
No DRC Violations found
{{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{STEP UPDATE}} Executing Check 10 of 14: Klayout BEOL
in CUSTOM klayout_gds_drc_check
run: klayout -b -r /home/tonyho/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/klayout_beol_check.xml -rd beol=true >& /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/klayout_beol_check.log
No DRC Violations found
{{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{STEP UPDATE}} Executing Check 11 of 14: Klayout Offgrid
in CUSTOM klayout_gds_drc_check
run: klayout -b -r /home/tonyho/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/klayout_offgrid_check.xml -rd offgrid=true >& /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/klayout_offgrid_check.log
No DRC Violations found
{{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{STEP UPDATE}} Executing Check 12 of 14: Klayout Metal Minimum Clear Area Density
in CUSTOM klayout_gds_drc_check
run: klayout -b -r /home/tonyho/mpw_precheck/checks/drc_checks/klayout/met_min_ca_density.lydrc -rd input=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/klayout_met_min_ca_density_check.xml >& /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/klayout_met_min_ca_density_check.log
No DRC Violations found
{{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{STEP UPDATE}} Executing Check 13 of 14: Klayout Pin Label Purposes Overlapping Drawing
in CUSTOM klayout_gds_drc_check
run: klayout -b -r /home/tonyho/mpw_precheck/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc -rd input=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml -rd top_cell_name=user_project_wrapper >& /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
No DRC Violations found
{{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{STEP UPDATE}} Executing Check 14 of 14: Klayout ZeroArea
in CUSTOM klayout_gds_drc_check
run: klayout -b -r /home/tonyho/mpw_precheck/checks/drc_checks/klayout/zeroarea.rb.drc -rd input=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/reports/klayout_zeroarea_check.xml -rd cleaned_output=/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/outputs/user_project_wrapper_no_zero_areas.gds >& /SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs/klayout_zeroarea_check.log
No DRC Violations found
{{Klayout ZeroArea CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
{{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '/SSD2T/debug/d4_caravel_user_project/caravel_user_project/precheck_results/02_SEP_2023___08_15_51/logs'
{{FAILURE}} 1 Check(s) Failed: ['Consistency'] !!!
Generating LALR tables
WARNING: 183 shift/reduce conflicts
make: *** [Makefile:222: run-precheck] Error 2
+ /home/tonyho
./run_clone_d4_caravel_user_project: line 66: /home/tonyho: Is a directory
