[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefPack/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 107
LIB: work
FILE: ${SURELOG_DIR}/tests/TypedefPack/dut.sv
n<> u<106> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<106> s<105> l<1:1>
  n<> u<105> t<Source_text> p<106> c<44> l<1:1> el<15:27>
    n<> u<44> t<Description> p<105> c<43> s<104> l<1:1> el<8:25>
      n<> u<43> t<Package_declaration> p<44> c<2> l<1:1> el<8:25>
        n<> u<2> t<PACKAGE> p<43> s<3> l<1:1> el<1:8>
        n<lc_ctrl_pkg> u<3> t<STRING_CONST> p<43> s<33> l<1:9> el<1:20>
        n<> u<33> t<Package_item> p<43> c<32> s<40> l<2:3> el<5:13>
          n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:3> el<5:13>
            n<> u<31> t<Data_declaration> p<32> c<30> l<2:3> el<5:13>
              n<> u<30> t<Type_declaration> p<31> c<28> l<2:3> el<5:13>
                n<> u<28> t<Data_type> p<30> c<15> s<29> l<2:11> el<5:4>
                  n<> u<15> t<Enum_base_type> p<28> c<4> s<21> l<2:16> el<2:27>
                    n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:16> el<2:21>
                    n<> u<14> t<Packed_dimension> p<15> c<13> l<2:22> el<2:27>
                      n<> u<13> t<Constant_range> p<14> c<8> l<2:23> el<2:26>
                        n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:23> el<2:24>
                          n<> u<7> t<Constant_primary> p<8> c<6> l<2:23> el<2:24>
                            n<> u<6> t<Primary_literal> p<7> c<5> l<2:23> el<2:24>
                              n<3> u<5> t<INT_CONST> p<6> l<2:23> el<2:24>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
                              n<0> u<9> t<INT_CONST> p<10> l<2:25> el<2:26>
                  n<> u<21> t<Enum_name_declaration> p<28> c<16> s<27> l<3:5> el<3:18>
                    n<On> u<16> t<STRING_CONST> p<21> s<20> l<3:5> el<3:7>
                    n<> u<20> t<Constant_expression> p<21> c<19> l<3:11> el<3:18>
                      n<> u<19> t<Constant_primary> p<20> c<18> l<3:11> el<3:18>
                        n<> u<18> t<Primary_literal> p<19> c<17> l<3:11> el<3:18>
                          n<4'b1010> u<17> t<INT_CONST> p<18> l<3:11> el<3:18>
                  n<> u<27> t<Enum_name_declaration> p<28> c<22> l<4:5> el<4:18>
                    n<Off> u<22> t<STRING_CONST> p<27> s<26> l<4:5> el<4:8>
                    n<> u<26> t<Constant_expression> p<27> c<25> l<4:11> el<4:18>
                      n<> u<25> t<Constant_primary> p<26> c<24> l<4:11> el<4:18>
                        n<> u<24> t<Primary_literal> p<25> c<23> l<4:11> el<4:18>
                          n<4'b0101> u<23> t<INT_CONST> p<24> l<4:11> el<4:18>
                n<lc_tx_e> u<29> t<STRING_CONST> p<30> l<5:5> el<5:12>
        n<> u<40> t<Package_item> p<43> c<39> s<42> l<7:3> el<7:27>
          n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<7:3> el<7:27>
            n<> u<38> t<Data_declaration> p<39> c<37> l<7:3> el<7:27>
              n<> u<37> t<Type_declaration> p<38> c<35> l<7:3> el<7:27>
                n<lc_tx_e> u<35> t<Data_type> p<37> c<34> s<36> l<7:11> el<7:18>
                  n<lc_tx_e> u<34> t<STRING_CONST> p<35> l<7:11> el<7:18>
                n<lc_tx_t> u<36> t<STRING_CONST> p<37> l<7:19> el<7:26>
        n<> u<42> t<ENDPACKAGE> p<43> s<41> l<8:1> el<8:11>
        n<lc_ctrl_pkg> u<41> t<STRING_CONST> p<43> l<8:14> el<8:25>
    n<> u<104> t<Description> p<105> c<103> l<10:1> el<15:27>
      n<> u<103> t<Module_declaration> p<104> c<76> l<10:1> el<15:27>
        n<> u<76> t<Module_ansi_header> p<103> c<45> s<100> l<10:1> el<13:3>
          n<module> u<45> t<Module_keyword> p<76> s<46> l<10:1> el<10:7>
          n<prim_lc_sender> u<46> t<STRING_CONST> p<76> s<47> l<10:8> el<10:22>
          n<> u<47> t<Package_import_declaration_list> p<76> s<75> l<10:23> el<10:23>
          n<> u<75> t<Port_declaration_list> p<76> c<63> l<10:23> el<13:2>
            n<> u<63> t<Ansi_port_declaration> p<75> c<61> s<74> l<11:3> el<11:23>
              n<> u<61> t<Net_port_header> p<63> c<48> s<62> l<11:3> el<11:15>
                n<> u<48> t<PortDir_Inp> p<61> s<60> l<11:3> el<11:8>
                n<> u<60> t<Net_port_type> p<61> c<59> l<11:10> el<11:15>
                  n<> u<59> t<Data_type_or_implicit> p<60> c<58> l<11:10> el<11:15>
                    n<> u<58> t<Packed_dimension> p<59> c<57> l<11:10> el<11:15>
                      n<> u<57> t<Constant_range> p<58> c<52> l<11:11> el<11:14>
                        n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<11:11> el<11:12>
                          n<> u<51> t<Constant_primary> p<52> c<50> l<11:11> el<11:12>
                            n<> u<50> t<Primary_literal> p<51> c<49> l<11:11> el<11:12>
                              n<3> u<49> t<INT_CONST> p<50> l<11:11> el<11:12>
                        n<> u<56> t<Constant_expression> p<57> c<55> l<11:13> el<11:14>
                          n<> u<55> t<Constant_primary> p<56> c<54> l<11:13> el<11:14>
                            n<> u<54> t<Primary_literal> p<55> c<53> l<11:13> el<11:14>
                              n<0> u<53> t<INT_CONST> p<54> l<11:13> el<11:14>
              n<lc_en_i> u<62> t<STRING_CONST> p<63> l<11:16> el<11:23>
            n<> u<74> t<Ansi_port_declaration> p<75> c<72> l<12:3> el<12:38>
              n<> u<72> t<Net_port_header> p<74> c<64> s<73> l<12:3> el<12:30>
                n<> u<64> t<PortDir_Out> p<72> s<71> l<12:3> el<12:9>
                n<> u<71> t<Net_port_type> p<72> c<70> l<12:10> el<12:30>
                  n<> u<70> t<Data_type_or_implicit> p<71> c<69> l<12:10> el<12:30>
                    n<lc_ctrl_pkg::lc_tx_t> u<69> t<Data_type> p<70> c<67> l<12:10> el<12:30>
                      n<> u<67> t<Class_scope> p<69> c<66> s<68> l<12:10> el<12:23>
                        n<> u<66> t<Class_type> p<67> c<65> l<12:10> el<12:21>
                          n<lc_ctrl_pkg> u<65> t<STRING_CONST> p<66> l<12:10> el<12:21>
                      n<lc_tx_t> u<68> t<STRING_CONST> p<69> l<12:23> el<12:30>
              n<lc_en_o> u<73> t<STRING_CONST> p<74> l<12:31> el<12:38>
        n<> u<100> t<Non_port_module_item> p<103> c<99> s<102> l<14:3> el<14:51>
          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<14:3> el<14:51>
            n<> u<98> t<Module_common_item> p<99> c<97> l<14:3> el<14:51>
              n<> u<97> t<Continuous_assign> p<98> c<96> l<14:3> el<14:51>
                n<> u<96> t<Net_assignment_list> p<97> c<95> l<14:10> el<14:50>
                  n<> u<95> t<Net_assignment> p<96> c<81> l<14:10> el<14:50>
                    n<> u<81> t<Net_lvalue> p<95> c<78> s<94> l<14:10> el<14:17>
                      n<> u<78> t<Ps_or_hierarchical_identifier> p<81> c<77> s<80> l<14:10> el<14:17>
                        n<lc_en_o> u<77> t<STRING_CONST> p<78> l<14:10> el<14:17>
                      n<> u<80> t<Constant_select> p<81> c<79> l<14:18> el<14:18>
                        n<> u<79> t<Constant_bit_select> p<80> l<14:18> el<14:18>
                    n<> u<94> t<Expression> p<95> c<93> l<14:20> el<14:50>
                      n<> u<93> t<Primary> p<94> c<92> l<14:20> el<14:50>
                        n<> u<92> t<Cast> p<93> c<87> l<14:20> el<14:50>
                          n<> u<87> t<Casting_type> p<92> c<86> s<91> l<14:20> el<14:40>
                            n<lc_ctrl_pkg::lc_tx_t> u<86> t<Simple_type> p<87> c<85> l<14:20> el<14:40>
                              n<> u<85> t<Ps_type_identifier> p<86> c<83> l<14:20> el<14:40>
                                n<> u<83> t<Package_scope> p<85> c<82> s<84> l<14:20> el<14:33>
                                  n<lc_ctrl_pkg> u<82> t<STRING_CONST> p<83> l<14:20> el<14:31>
                                n<lc_tx_t> u<84> t<STRING_CONST> p<85> l<14:33> el<14:40>
                          n<> u<91> t<Expression> p<92> c<90> l<14:42> el<14:49>
                            n<> u<90> t<Primary> p<91> c<89> l<14:42> el<14:49>
                              n<> u<89> t<Primary_literal> p<90> c<88> l<14:42> el<14:49>
                                n<lc_en_i> u<88> t<STRING_CONST> p<89> l<14:42> el<14:49>
        n<> u<102> t<ENDMODULE> p<103> s<101> l<15:1> el<15:10>
        n<prim_lc_sender> u<101> t<STRING_CONST> p<103> l<15:13> el<15:27>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefPack/dut.sv:1:1: No timescale set for "lc_ctrl_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefPack/dut.sv:10:1: No timescale set for "prim_lc_sender".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/TypedefPack/dut.sv:1:1: Compile package "lc_ctrl_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/TypedefPack/dut.sv:10:1: Compile module "work@prim_lc_sender".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              12
ContAssign                                             1
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
Identifier                                             4
IntTypespec                                            6
LogicTypespec                                          9
Module                                                 2
ModuleTypespec                                         1
Net                                                    2
Operation                                              1
Package                                                1
Port                                                   2
Range                                                  3
RefObj                                                 2
RefTypespec                                           20
SourceFile                                             1
TypedefTypespec                                        2
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                74
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefPack/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: lc_ctrl_pkg (lc_ctrl_pkg), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:1:1, endln:8:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (lc_ctrl_pkg), line:1:9, endln:1:20
    |vpiParent:
    \_Package: lc_ctrl_pkg (lc_ctrl_pkg), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:1:1, endln:8:25
    |vpiName:lc_ctrl_pkg
  |vpiTypespec:
  \_EnumTypespec: , line:2:11, endln:5:12
    |vpiParent:
    \_Package: lc_ctrl_pkg (lc_ctrl_pkg), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:1:1, endln:8:25
    |vpiBaseTypespec:
    \_RefTypespec: (lc_ctrl_pkg), line:2:16, endln:2:27
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:5:12
      |vpiFullName:lc_ctrl_pkg
      |vpiActual:
      \_LogicTypespec: , line:2:16, endln:2:21
    |vpiEnumConst:
    \_EnumConst: (On), line:3:5, endln:3:18
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:5:12
      |vpiName:On
      |vpiValue:
      \_Constant: 
        |vpiParent:
        \_EnumConst: (On), line:3:5, endln:3:18
        |vpiTypespec:
        \_RefTypespec: (lc_ctrl_pkg::On), line:3:11, endln:3:18
          |vpiParent:
          \_Constant: 
          |vpiFullName:lc_ctrl_pkg::On
          |vpiActual:
          \_LogicTypespec: 
        |vpiConstType:3
        |vpiSize:4
        |vpiDecompile:4'b1010
        |vpiValue:1010
    |vpiEnumConst:
    \_EnumConst: (Off), line:4:5, endln:4:18
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:5:12
      |vpiName:Off
      |vpiValue:
      \_Constant: 
        |vpiParent:
        \_EnumConst: (Off), line:4:5, endln:4:18
        |vpiTypespec:
        \_RefTypespec: (lc_ctrl_pkg::Off), line:4:11, endln:4:18
          |vpiParent:
          \_Constant: 
          |vpiFullName:lc_ctrl_pkg::Off
          |vpiActual:
          \_LogicTypespec: 
        |vpiConstType:3
        |vpiSize:4
        |vpiDecompile:4'b0101
        |vpiValue:0101
  |vpiTypespec:
  \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_e), line:5:5, endln:5:12
    |vpiParent:
    \_Package: lc_ctrl_pkg (lc_ctrl_pkg), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:1:1, endln:8:25
    |vpiName:
    \_Identifier: (lc_ctrl_pkg::lc_tx_e), line:5:5, endln:5:12
      |vpiParent:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_e), line:5:5, endln:5:12
      |vpiName:lc_ctrl_pkg::lc_tx_e
    |vpiTypedefAlias:
    \_RefTypespec: (lc_ctrl_pkg::lc_tx_e), line:2:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_e), line:5:5, endln:5:12
      |vpiFullName:lc_ctrl_pkg::lc_tx_e
      |vpiActual:
      \_EnumTypespec: , line:2:11, endln:5:12
  |vpiTypespec:
  \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
    |vpiParent:
    \_Package: lc_ctrl_pkg (lc_ctrl_pkg), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:1:1, endln:8:25
    |vpiName:
    \_Identifier: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
      |vpiParent:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
      |vpiName:lc_ctrl_pkg::lc_tx_t
    |vpiTypedefAlias:
    \_RefTypespec: (lc_ctrl_pkg::lc_tx_t::lc_tx_e), line:7:11, endln:7:18
      |vpiParent:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
      |vpiName:lc_tx_e
      |vpiFullName:lc_ctrl_pkg::lc_tx_t::lc_tx_e
      |vpiActual:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_e), line:5:5, endln:5:12
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:11, endln:5:12
  |vpiImportTypespec:
  \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_e), line:5:5, endln:5:12
  |vpiImportTypespec:
  \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
  |vpiDefName:lc_ctrl_pkg
  |vpiEndLabel:lc_ctrl_pkg
|vpiAllModules:
\_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_lc_sender), line:10:8, endln:10:22
    |vpiParent:
    \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
    |vpiName:work@prim_lc_sender
  |vpiImportTypespec:
  \_Net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23
    |vpiParent:
    \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
    |vpiTypespec:
    \_RefTypespec: (work@prim_lc_sender.lc_en_i), line:11:10, endln:11:15
      |vpiParent:
      \_Net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23
      |vpiFullName:work@prim_lc_sender.lc_en_i
      |vpiActual:
      \_LogicTypespec: , line:2:16, endln:2:21
    |vpiName:lc_en_i
    |vpiFullName:work@prim_lc_sender.lc_en_i
  |vpiImportTypespec:
  \_Net: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38
    |vpiParent:
    \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
    |vpiTypespec:
    \_RefTypespec: (work@prim_lc_sender.lc_en_o.lc_ctrl_pkg::lc_tx_t), line:12:10, endln:12:30
      |vpiParent:
      \_Net: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38
      |vpiName:lc_ctrl_pkg::lc_tx_t
      |vpiFullName:work@prim_lc_sender.lc_en_o.lc_ctrl_pkg::lc_tx_t
      |vpiActual:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
    |vpiName:lc_en_o
    |vpiFullName:work@prim_lc_sender.lc_en_o
  |vpiDefName:work@prim_lc_sender
  |vpiNet:
  \_Net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23
  |vpiNet:
  \_Net: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38
  |vpiPort:
  \_Port: (lc_en_i), line:11:16, endln:11:23
    |vpiParent:
    \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
    |vpiName:lc_en_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_lc_sender.lc_en_i), line:11:10, endln:11:15
      |vpiParent:
      \_Port: (lc_en_i), line:11:16, endln:11:23
      |vpiFullName:work@prim_lc_sender.lc_en_i
      |vpiActual:
      \_LogicTypespec: , line:2:16, endln:2:21
  |vpiPort:
  \_Port: (lc_en_o), line:12:31, endln:12:38
    |vpiParent:
    \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
    |vpiName:lc_en_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@prim_lc_sender.lc_en_o.lc_ctrl_pkg::lc_tx_t), line:12:10, endln:12:30
      |vpiParent:
      \_Port: (lc_en_o), line:12:31, endln:12:38
      |vpiName:lc_ctrl_pkg::lc_tx_t
      |vpiFullName:work@prim_lc_sender.lc_en_o.lc_ctrl_pkg::lc_tx_t
      |vpiActual:
      \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
  |vpiContAssign:
  \_ContAssign: , line:14:10, endln:14:50
    |vpiParent:
    \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
    |vpiLhs:
    \_RefObj: (work@prim_lc_sender.lc_en_o), line:14:10, endln:14:17
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:50
      |vpiName:lc_en_o
      |vpiFullName:work@prim_lc_sender.lc_en_o
      |vpiActual:
      \_Net: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38
    |vpiRhs:
    \_Operation: , line:14:20, endln:14:50
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:50
      |vpiTypespec:
      \_RefTypespec: (work@prim_lc_sender.lc_ctrl_pkg::lc_tx_t), line:14:20, endln:14:40
        |vpiParent:
        \_Operation: , line:14:20, endln:14:50
        |vpiName:lc_ctrl_pkg::lc_tx_t
        |vpiFullName:work@prim_lc_sender.lc_ctrl_pkg::lc_tx_t
        |vpiActual:
        \_TypedefTypespec: (lc_ctrl_pkg::lc_tx_t), line:7:19, endln:7:26
      |vpiOpType:67
      |vpiOperand:
      \_RefObj: (work@prim_lc_sender.lc_en_i), line:14:42, endln:14:49
        |vpiParent:
        \_Operation: , line:14:20, endln:14:50
        |vpiName:lc_en_i
        |vpiFullName:work@prim_lc_sender.lc_en_i
        |vpiActual:
        \_Net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23
  |vpiEndLabel:prim_lc_sender
|vpiTypespec:
\_LogicTypespec: , line:2:16, endln:2:21
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:2:22, endln:2:27
    |vpiParent:
    \_LogicTypespec: , line:2:16, endln:2:21
    |vpiLeftRange:
    \_Constant: , line:2:23, endln:2:24
      |vpiParent:
      \_Range: , line:2:22, endln:2:27
      |vpiTypespec:
      \_RefTypespec: , line:2:23, endln:2:24
        |vpiParent:
        \_Constant: , line:2:23, endln:2:24
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:3
      |vpiValue:3
    |vpiRightRange:
    \_Constant: , line:2:25, endln:2:26
      |vpiParent:
      \_Range: , line:2:22, endln:2:27
      |vpiTypespec:
      \_RefTypespec: , line:2:25, endln:2:26
        |vpiParent:
        \_Constant: , line:2:25, endln:2:26
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
|vpiTypespec:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypespec:
\_LogicTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_ModuleTypespec: (work@prim_lc_sender)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@prim_lc_sender
  |vpiModule:
  \_Module: work@prim_lc_sender (work@prim_lc_sender), file:${SURELOG_DIR}/tests/TypedefPack/dut.sv, line:10:1, endln:15:27
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/TypedefPack/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/TypedefPack/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              42      42       0         0
----------------------------------------------------------------
                                    42      42       0         0
===================== END REDUCTION RESULT =====================
