// Seed: 3259481971
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    input tri0 id_8,
    input wire id_9
);
  wire id_11 = id_5;
  assign module_1._id_8 = 0;
  assign id_4 = -1 - id_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd0,
    parameter id_8  = 32'd46
) (
    output tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 _id_8,
    input supply0 id_9,
    input wire id_10,
    output wire id_11
);
  integer id_13, id_14;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_1,
      id_4,
      id_11,
      id_9,
      id_9,
      id_6,
      id_10,
      id_7
  );
  parameter id_15 = 1;
  assign id_13 = -1;
  assign id_0  = id_7;
  wire id_16 = id_15;
  wire id_17 = id_13;
  wire id_18 = id_14;
  wire [~  (  id_8  ) : id_8] id_19 = id_2;
  defparam id_15.id_15 = id_15;
  logic id_20 = -1;
endmodule
