
SeniorDesign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007734  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08007938  08007938  00017938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cd4  08007cd4  00020314  2**0
                  CONTENTS
  4 .ARM          00000008  08007cd4  08007cd4  00017cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cdc  08007cdc  00020314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cdc  08007cdc  00017cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ce0  08007ce0  00017ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d4  08007eb8  000201d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000274  08007f58  00020274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000854  20000314  08007ff8  00020314  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000b68  08007ff8  00020b68  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  00020342  2**0
                  CONTENTS, READONLY
 15 .debug_info   00014d1e  00000000  00000000  00020385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002c98  00000000  00000000  000350a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001010  00000000  00000000  00037d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000c49  00000000  00000000  00038d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002ab5d  00000000  00000000  00039999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0001406c  00000000  00000000  000644f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001033ef  00000000  00000000  00078562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00005200  00000000  00000000  0017b954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000073  00000000  00000000  00180b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000314 	.word	0x20000314
 800021c:	00000000 	.word	0x00000000
 8000220:	0800791c 	.word	0x0800791c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000318 	.word	0x20000318
 800023c:	0800791c 	.word	0x0800791c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	0000      	movs	r0, r0
	...

080005f0 <adcGet>:
	dacBitVal = (volts/3.3)*4095;
	HAL_DAC_SetValue(dac, channel, DAC_ALIGN_12B_R, dacBitVal);
}


float adcGet(ADC_HandleTypeDef *hadc1){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc1);
 80005f8:	6878      	ldr	r0, [r7, #4]
 80005fa:	f000 ff0d 	bl	8001418 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1, 1000);
 80005fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000602:	6878      	ldr	r0, [r7, #4]
 8000604:	f001 f80a 	bl	800161c <HAL_ADC_PollForConversion>
	adcBitVal = HAL_ADC_GetValue(hadc1);
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f001 f892 	bl	8001732 <HAL_ADC_GetValue>
 800060e:	4603      	mov	r3, r0
 8000610:	b29a      	uxth	r2, r3
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <adcGet+0x70>)
 8000614:	801a      	strh	r2, [r3, #0]
	adcVolts = (float)adcBitVal/4095 * 3.3;
 8000616:	4b12      	ldr	r3, [pc, #72]	; (8000660 <adcGet+0x70>)
 8000618:	881b      	ldrh	r3, [r3, #0]
 800061a:	ee07 3a90 	vmov	s15, r3
 800061e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000622:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000664 <adcGet+0x74>
 8000626:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800062a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800062e:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 8000658 <adcGet+0x68>
 8000632:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000636:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800063a:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <adcGet+0x78>)
 800063c:	edc3 7a00 	vstr	s15, [r3]
	HAL_ADC_Stop(hadc1);
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f000 ffb7 	bl	80015b4 <HAL_ADC_Stop>
	return adcVolts;
 8000646:	4b08      	ldr	r3, [pc, #32]	; (8000668 <adcGet+0x78>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	ee07 3a90 	vmov	s15, r3
}
 800064e:	eeb0 0a67 	vmov.f32	s0, s15
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	66666666 	.word	0x66666666
 800065c:	400a6666 	.word	0x400a6666
 8000660:	20000330 	.word	0x20000330
 8000664:	457ff000 	.word	0x457ff000
 8000668:	20000334 	.word	0x20000334

0800066c <printMsg>:
	//adcVolts =roundf(arr[2] *100.0)/100;
	adcVolts = arr[2];
	return adcVolts;
}

void printMsg(char * str, UART_HandleTypeDef *huart2){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	6039      	str	r1, [r7, #0]
	// sprintf(msg, "Volts: %.2f V\r\n", volts);
	// HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
	HAL_UART_Transmit(huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f7ff fe32 	bl	80002e0 <strlen>
 800067c:	4603      	mov	r3, r0
 800067e:	b29a      	uxth	r2, r3
 8000680:	f04f 33ff 	mov.w	r3, #4294967295
 8000684:	6879      	ldr	r1, [r7, #4]
 8000686:	6838      	ldr	r0, [r7, #0]
 8000688:	f003 fbe4 	bl	8003e54 <HAL_UART_Transmit>
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}

08000694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	; 0x28
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069a:	f000 fdf8 	bl	800128e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069e:	f000 f831 	bl	8000704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a2:	f000 f9b1 	bl	8000a08 <MX_GPIO_Init>
  MX_ETH_Init();
 80006a6:	f000 f903 	bl	80008b0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80006aa:	f000 f94f 	bl	800094c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006ae:	f000 f97d 	bl	80009ac <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 80006b2:	f000 f899 	bl	80007e8 <MX_ADC1_Init>
  MX_DAC_Init();
 80006b6:	f000 f8d1 	bl	800085c <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  // dacSet(&hdac, DAC_CHANNEL_1, 2.5);
  float volts = 0;
 80006ba:	f04f 0300 	mov.w	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  //flowControllerADC();
	  vacuumGaugeADC();
 80006c0:	f000 fa44 	bl	8000b4c <vacuumGaugeADC>
	  volts = adcGet(&hadc1);
 80006c4:	480c      	ldr	r0, [pc, #48]	; (80006f8 <main+0x64>)
 80006c6:	f7ff ff93 	bl	80005f0 <adcGet>
 80006ca:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	  sprintf(msg, "Volts: %.2f V\r\n", volts);
 80006ce:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80006d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006d6:	1d38      	adds	r0, r7, #4
 80006d8:	ec53 2b17 	vmov	r2, r3, d7
 80006dc:	4907      	ldr	r1, [pc, #28]	; (80006fc <main+0x68>)
 80006de:	f005 f847 	bl	8005770 <siprintf>
	  printMsg(msg, &huart3);
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	4906      	ldr	r1, [pc, #24]	; (8000700 <main+0x6c>)
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ffc0 	bl	800066c <printMsg>
	  HAL_Delay(1000);
 80006ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006f0:	f000 fe2a 	bl	8001348 <HAL_Delay>
	  vacuumGaugeADC();
 80006f4:	e7e4      	b.n	80006c0 <main+0x2c>
 80006f6:	bf00      	nop
 80006f8:	20000370 	.word	0x20000370
 80006fc:	08007938 	.word	0x08007938
 8000700:	2000047c 	.word	0x2000047c

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b094      	sub	sp, #80	; 0x50
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2234      	movs	r2, #52	; 0x34
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f005 f88f 	bl	8005836 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000728:	f002 f9ea 	bl	8002b00 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800072c:	4b2c      	ldr	r3, [pc, #176]	; (80007e0 <SystemClock_Config+0xdc>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	4a2b      	ldr	r2, [pc, #172]	; (80007e0 <SystemClock_Config+0xdc>)
 8000732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000736:	6413      	str	r3, [r2, #64]	; 0x40
 8000738:	4b29      	ldr	r3, [pc, #164]	; (80007e0 <SystemClock_Config+0xdc>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000744:	4b27      	ldr	r3, [pc, #156]	; (80007e4 <SystemClock_Config+0xe0>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800074c:	4a25      	ldr	r2, [pc, #148]	; (80007e4 <SystemClock_Config+0xe0>)
 800074e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b23      	ldr	r3, [pc, #140]	; (80007e4 <SystemClock_Config+0xe0>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000760:	2301      	movs	r3, #1
 8000762:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000764:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000768:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076a:	2302      	movs	r3, #2
 800076c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000772:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000774:	2304      	movs	r3, #4
 8000776:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000778:	2360      	movs	r3, #96	; 0x60
 800077a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800077c:	2302      	movs	r3, #2
 800077e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000780:	2304      	movs	r3, #4
 8000782:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000784:	2302      	movs	r3, #2
 8000786:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000788:	f107 031c 	add.w	r3, r7, #28
 800078c:	4618      	mov	r0, r3
 800078e:	f002 fa17 	bl	8002bc0 <HAL_RCC_OscConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000798:	f000 f9f8 	bl	8000b8c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800079c:	f002 f9c0 	bl	8002b20 <HAL_PWREx_EnableOverDrive>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007a6:	f000 f9f1 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007aa:	230f      	movs	r3, #15
 80007ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ae:	2302      	movs	r3, #2
 80007b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007bc:	2300      	movs	r3, #0
 80007be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007c0:	f107 0308 	add.w	r3, r7, #8
 80007c4:	2103      	movs	r1, #3
 80007c6:	4618      	mov	r0, r3
 80007c8:	f002 fca8 	bl	800311c <HAL_RCC_ClockConfig>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007d2:	f000 f9db 	bl	8000b8c <Error_Handler>
  }
}
 80007d6:	bf00      	nop
 80007d8:	3750      	adds	r7, #80	; 0x50
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40007000 	.word	0x40007000

080007e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007ec:	4b18      	ldr	r3, [pc, #96]	; (8000850 <MX_ADC1_Init+0x68>)
 80007ee:	4a19      	ldr	r2, [pc, #100]	; (8000854 <MX_ADC1_Init+0x6c>)
 80007f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007f2:	4b17      	ldr	r3, [pc, #92]	; (8000850 <MX_ADC1_Init+0x68>)
 80007f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <MX_ADC1_Init+0x68>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000800:	4b13      	ldr	r3, [pc, #76]	; (8000850 <MX_ADC1_Init+0x68>)
 8000802:	2201      	movs	r2, #1
 8000804:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000806:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_ADC1_Init+0x68>)
 8000808:	2201      	movs	r2, #1
 800080a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800080c:	4b10      	ldr	r3, [pc, #64]	; (8000850 <MX_ADC1_Init+0x68>)
 800080e:	2200      	movs	r2, #0
 8000810:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000814:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_ADC1_Init+0x68>)
 8000816:	2200      	movs	r2, #0
 8000818:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800081a:	4b0d      	ldr	r3, [pc, #52]	; (8000850 <MX_ADC1_Init+0x68>)
 800081c:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <MX_ADC1_Init+0x70>)
 800081e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000820:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_ADC1_Init+0x68>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000826:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <MX_ADC1_Init+0x68>)
 8000828:	2201      	movs	r2, #1
 800082a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_ADC1_Init+0x68>)
 800082e:	2200      	movs	r2, #0
 8000830:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_ADC1_Init+0x68>)
 8000836:	2201      	movs	r2, #1
 8000838:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_ADC1_Init+0x68>)
 800083c:	f000 fda8 	bl	8001390 <HAL_ADC_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8000846:	f000 f9a1 	bl	8000b8c <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000370 	.word	0x20000370
 8000854:	40012000 	.word	0x40012000
 8000858:	0f000001 	.word	0x0f000001

0800085c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000862:	463b      	mov	r3, r7
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_DAC_Init+0x4c>)
 800086c:	4a0f      	ldr	r2, [pc, #60]	; (80008ac <MX_DAC_Init+0x50>)
 800086e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000870:	480d      	ldr	r0, [pc, #52]	; (80008a8 <MX_DAC_Init+0x4c>)
 8000872:	f001 faa0 	bl	8001db6 <HAL_DAC_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800087c:	f000 f986 	bl	8000b8c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000880:	2300      	movs	r3, #0
 8000882:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000884:	2300      	movs	r3, #0
 8000886:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000888:	463b      	mov	r3, r7
 800088a:	2200      	movs	r2, #0
 800088c:	4619      	mov	r1, r3
 800088e:	4806      	ldr	r0, [pc, #24]	; (80008a8 <MX_DAC_Init+0x4c>)
 8000890:	f001 fab3 	bl	8001dfa <HAL_DAC_ConfigChannel>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800089a:	f000 f977 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	200003b8 	.word	0x200003b8
 80008ac:	40007400 	.word	0x40007400

080008b0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008b4:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <MX_ETH_Init+0x84>)
 80008b6:	4a20      	ldr	r2, [pc, #128]	; (8000938 <MX_ETH_Init+0x88>)
 80008b8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008ba:	4b20      	ldr	r3, [pc, #128]	; (800093c <MX_ETH_Init+0x8c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008c0:	4b1e      	ldr	r3, [pc, #120]	; (800093c <MX_ETH_Init+0x8c>)
 80008c2:	2280      	movs	r2, #128	; 0x80
 80008c4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	; (800093c <MX_ETH_Init+0x8c>)
 80008c8:	22e1      	movs	r2, #225	; 0xe1
 80008ca:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	; (800093c <MX_ETH_Init+0x8c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <MX_ETH_Init+0x8c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <MX_ETH_Init+0x8c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008de:	4b15      	ldr	r3, [pc, #84]	; (8000934 <MX_ETH_Init+0x84>)
 80008e0:	4a16      	ldr	r2, [pc, #88]	; (800093c <MX_ETH_Init+0x8c>)
 80008e2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008e4:	4b13      	ldr	r3, [pc, #76]	; (8000934 <MX_ETH_Init+0x84>)
 80008e6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80008ea:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008ec:	4b11      	ldr	r3, [pc, #68]	; (8000934 <MX_ETH_Init+0x84>)
 80008ee:	4a14      	ldr	r2, [pc, #80]	; (8000940 <MX_ETH_Init+0x90>)
 80008f0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <MX_ETH_Init+0x84>)
 80008f4:	4a13      	ldr	r2, [pc, #76]	; (8000944 <MX_ETH_Init+0x94>)
 80008f6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008f8:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <MX_ETH_Init+0x84>)
 80008fa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008fe:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000900:	480c      	ldr	r0, [pc, #48]	; (8000934 <MX_ETH_Init+0x84>)
 8000902:	f001 fac9 	bl	8001e98 <HAL_ETH_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800090c:	f000 f93e 	bl	8000b8c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000910:	2238      	movs	r2, #56	; 0x38
 8000912:	2100      	movs	r1, #0
 8000914:	480c      	ldr	r0, [pc, #48]	; (8000948 <MX_ETH_Init+0x98>)
 8000916:	f004 ff8e 	bl	8005836 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800091a:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <MX_ETH_Init+0x98>)
 800091c:	2221      	movs	r2, #33	; 0x21
 800091e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000920:	4b09      	ldr	r3, [pc, #36]	; (8000948 <MX_ETH_Init+0x98>)
 8000922:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000926:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000928:	4b07      	ldr	r3, [pc, #28]	; (8000948 <MX_ETH_Init+0x98>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200003cc 	.word	0x200003cc
 8000938:	40028000 	.word	0x40028000
 800093c:	20000a0c 	.word	0x20000a0c
 8000940:	20000274 	.word	0x20000274
 8000944:	200001d4 	.word	0x200001d4
 8000948:	20000338 	.word	0x20000338

0800094c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000950:	4b14      	ldr	r3, [pc, #80]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000952:	4a15      	ldr	r2, [pc, #84]	; (80009a8 <MX_USART3_UART_Init+0x5c>)
 8000954:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000956:	4b13      	ldr	r3, [pc, #76]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000958:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800095c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800095e:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000964:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000966:	2200      	movs	r2, #0
 8000968:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800096a:	4b0e      	ldr	r3, [pc, #56]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 800096c:	2200      	movs	r2, #0
 800096e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000970:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000972:	220c      	movs	r2, #12
 8000974:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000976:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000978:	2200      	movs	r2, #0
 800097a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800097c:	4b09      	ldr	r3, [pc, #36]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 800097e:	2200      	movs	r2, #0
 8000980:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000982:	4b08      	ldr	r3, [pc, #32]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000984:	2200      	movs	r2, #0
 8000986:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 800098a:	2200      	movs	r2, #0
 800098c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800098e:	4805      	ldr	r0, [pc, #20]	; (80009a4 <MX_USART3_UART_Init+0x58>)
 8000990:	f003 fa12 	bl	8003db8 <HAL_UART_Init>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800099a:	f000 f8f7 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	2000047c 	.word	0x2000047c
 80009a8:	40004800 	.word	0x40004800

080009ac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009b0:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009b8:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ba:	2206      	movs	r2, #6
 80009bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009be:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c0:	2202      	movs	r2, #2
 80009c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009c4:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009cc:	2202      	movs	r2, #2
 80009ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009dc:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009e2:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009e8:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	; (8000a04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f0:	f001 ff3d 	bl	800286e <HAL_PCD_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009fa:	f000 f8c7 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000504 	.word	0x20000504

08000a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08c      	sub	sp, #48	; 0x30
 8000a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	4b47      	ldr	r3, [pc, #284]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	4a46      	ldr	r2, [pc, #280]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a24:	f043 0304 	orr.w	r3, r3, #4
 8000a28:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2a:	4b44      	ldr	r3, [pc, #272]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	f003 0304 	and.w	r3, r3, #4
 8000a32:	61bb      	str	r3, [r7, #24]
 8000a34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a36:	4b41      	ldr	r3, [pc, #260]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a40      	ldr	r2, [pc, #256]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b3e      	ldr	r3, [pc, #248]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	4b3b      	ldr	r3, [pc, #236]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	4a3a      	ldr	r2, [pc, #232]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5a:	4b38      	ldr	r3, [pc, #224]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	4b35      	ldr	r3, [pc, #212]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	4a34      	ldr	r2, [pc, #208]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	6313      	str	r3, [r2, #48]	; 0x30
 8000a72:	4b32      	ldr	r3, [pc, #200]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	f003 0302 	and.w	r3, r3, #2
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a7e:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a2e      	ldr	r2, [pc, #184]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a84:	f043 0308 	orr.w	r3, r3, #8
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b2c      	ldr	r3, [pc, #176]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0308 	and.w	r3, r3, #8
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a96:	4b29      	ldr	r3, [pc, #164]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a28      	ldr	r2, [pc, #160]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b26      	ldr	r3, [pc, #152]	; (8000b3c <MX_GPIO_Init+0x134>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ab4:	4822      	ldr	r0, [pc, #136]	; (8000b40 <MX_GPIO_Init+0x138>)
 8000ab6:	f001 fec1 	bl	800283c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2140      	movs	r1, #64	; 0x40
 8000abe:	4821      	ldr	r0, [pc, #132]	; (8000b44 <MX_GPIO_Init+0x13c>)
 8000ac0:	f001 febc 	bl	800283c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ac4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 031c 	add.w	r3, r7, #28
 8000ad8:	4619      	mov	r1, r3
 8000ada:	481b      	ldr	r0, [pc, #108]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000adc:	f001 fd02 	bl	80024e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ae0:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	4619      	mov	r1, r3
 8000af8:	4811      	ldr	r0, [pc, #68]	; (8000b40 <MX_GPIO_Init+0x138>)
 8000afa:	f001 fcf3 	bl	80024e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000afe:	2340      	movs	r3, #64	; 0x40
 8000b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	4619      	mov	r1, r3
 8000b14:	480b      	ldr	r0, [pc, #44]	; (8000b44 <MX_GPIO_Init+0x13c>)
 8000b16:	f001 fce5 	bl	80024e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b1a:	2380      	movs	r3, #128	; 0x80
 8000b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4805      	ldr	r0, [pc, #20]	; (8000b44 <MX_GPIO_Init+0x13c>)
 8000b2e:	f001 fcd9 	bl	80024e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b32:	bf00      	nop
 8000b34:	3730      	adds	r7, #48	; 0x30
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40020400 	.word	0x40020400
 8000b44:	40021800 	.word	0x40021800
 8000b48:	40020800 	.word	0x40020800

08000b4c <vacuumGaugeADC>:
	{
	  Error_Handler();
	}
	return;
}
void vacuumGaugeADC(void){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000b52:	463b      	mov	r3, r7
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_6;
 8000b5e:	2306      	movs	r3, #6
 8000b60:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b62:	2301      	movs	r3, #1
 8000b64:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000b66:	2301      	movs	r3, #1
 8000b68:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b6a:	463b      	mov	r3, r7
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4806      	ldr	r0, [pc, #24]	; (8000b88 <vacuumGaugeADC+0x3c>)
 8000b70:	f000 fdec 	bl	800174c <HAL_ADC_ConfigChannel>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d002      	beq.n	8000b80 <vacuumGaugeADC+0x34>
	{
	  Error_Handler();
 8000b7a:	f000 f807 	bl	8000b8c <Error_Handler>
	}
	return;
 8000b7e:	bf00      	nop
 8000b80:	bf00      	nop
}
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000370 	.word	0x20000370

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b90:	b672      	cpsid	i
}
 8000b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <Error_Handler+0x8>
	...

08000b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <HAL_MspInit+0x44>)
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba2:	4a0e      	ldr	r2, [pc, #56]	; (8000bdc <HAL_MspInit+0x44>)
 8000ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <HAL_MspInit+0x44>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <HAL_MspInit+0x44>)
 8000bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bba:	4a08      	ldr	r2, [pc, #32]	; (8000bdc <HAL_MspInit+0x44>)
 8000bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <HAL_MspInit+0x44>)
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bca:	603b      	str	r3, [r7, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	40023800 	.word	0x40023800

08000be0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	; 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a21      	ldr	r2, [pc, #132]	; (8000c84 <HAL_ADC_MspInit+0xa4>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d13b      	bne.n	8000c7a <HAL_ADC_MspInit+0x9a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c02:	4b21      	ldr	r3, [pc, #132]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c06:	4a20      	ldr	r2, [pc, #128]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c0e:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c16:	613b      	str	r3, [r7, #16]
 8000c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1a:	4b1b      	ldr	r3, [pc, #108]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	4a1a      	ldr	r2, [pc, #104]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	; 0x30
 8000c26:	4b18      	ldr	r3, [pc, #96]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	4b15      	ldr	r3, [pc, #84]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <HAL_ADC_MspInit+0xa8>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	60bb      	str	r3, [r7, #8]
 8000c48:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c4a:	2360      	movs	r3, #96	; 0x60
 8000c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	480b      	ldr	r0, [pc, #44]	; (8000c8c <HAL_ADC_MspInit+0xac>)
 8000c5e:	f001 fc41 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c62:	2302      	movs	r3, #2
 8000c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c66:	2303      	movs	r3, #3
 8000c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6e:	f107 0314 	add.w	r3, r7, #20
 8000c72:	4619      	mov	r1, r3
 8000c74:	4806      	ldr	r0, [pc, #24]	; (8000c90 <HAL_ADC_MspInit+0xb0>)
 8000c76:	f001 fc35 	bl	80024e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c7a:	bf00      	nop
 8000c7c:	3728      	adds	r7, #40	; 0x28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40012000 	.word	0x40012000
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40020000 	.word	0x40020000
 8000c90:	40020400 	.word	0x40020400

08000c94 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08a      	sub	sp, #40	; 0x28
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9c:	f107 0314 	add.w	r3, r7, #20
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a15      	ldr	r2, [pc, #84]	; (8000d08 <HAL_DAC_MspInit+0x74>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d123      	bne.n	8000cfe <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <HAL_DAC_MspInit+0x78>)
 8000cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cba:	4a14      	ldr	r2, [pc, #80]	; (8000d0c <HAL_DAC_MspInit+0x78>)
 8000cbc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8000cc2:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <HAL_DAC_MspInit+0x78>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000cca:	613b      	str	r3, [r7, #16]
 8000ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <HAL_DAC_MspInit+0x78>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	4a0e      	ldr	r2, [pc, #56]	; (8000d0c <HAL_DAC_MspInit+0x78>)
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <HAL_DAC_MspInit+0x78>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cea:	2303      	movs	r3, #3
 8000cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4805      	ldr	r0, [pc, #20]	; (8000d10 <HAL_DAC_MspInit+0x7c>)
 8000cfa:	f001 fbf3 	bl	80024e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000cfe:	bf00      	nop
 8000d00:	3728      	adds	r7, #40	; 0x28
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40007400 	.word	0x40007400
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40020000 	.word	0x40020000

08000d14 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08e      	sub	sp, #56	; 0x38
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	609a      	str	r2, [r3, #8]
 8000d28:	60da      	str	r2, [r3, #12]
 8000d2a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a4e      	ldr	r2, [pc, #312]	; (8000e6c <HAL_ETH_MspInit+0x158>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	f040 8096 	bne.w	8000e64 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000d38:	4b4d      	ldr	r3, [pc, #308]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3c:	4a4c      	ldr	r2, [pc, #304]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d3e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d42:	6313      	str	r3, [r2, #48]	; 0x30
 8000d44:	4b4a      	ldr	r3, [pc, #296]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d4c:	623b      	str	r3, [r7, #32]
 8000d4e:	6a3b      	ldr	r3, [r7, #32]
 8000d50:	4b47      	ldr	r3, [pc, #284]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d54:	4a46      	ldr	r2, [pc, #280]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d56:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5c:	4b44      	ldr	r3, [pc, #272]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d64:	61fb      	str	r3, [r7, #28]
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	4b41      	ldr	r3, [pc, #260]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6c:	4a40      	ldr	r2, [pc, #256]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d6e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000d72:	6313      	str	r3, [r2, #48]	; 0x30
 8000d74:	4b3e      	ldr	r3, [pc, #248]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000d7c:	61bb      	str	r3, [r7, #24]
 8000d7e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d80:	4b3b      	ldr	r3, [pc, #236]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d84:	4a3a      	ldr	r2, [pc, #232]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d86:	f043 0304 	orr.w	r3, r3, #4
 8000d8a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8c:	4b38      	ldr	r3, [pc, #224]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d98:	4b35      	ldr	r3, [pc, #212]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9c:	4a34      	ldr	r2, [pc, #208]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6313      	str	r3, [r2, #48]	; 0x30
 8000da4:	4b32      	ldr	r3, [pc, #200]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	613b      	str	r3, [r7, #16]
 8000dae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db0:	4b2f      	ldr	r3, [pc, #188]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	4a2e      	ldr	r2, [pc, #184]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000db6:	f043 0302 	orr.w	r3, r3, #2
 8000dba:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbc:	4b2c      	ldr	r3, [pc, #176]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc0:	f003 0302 	and.w	r3, r3, #2
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dc8:	4b29      	ldr	r3, [pc, #164]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dcc:	4a28      	ldr	r2, [pc, #160]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dd2:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd4:	4b26      	ldr	r3, [pc, #152]	; (8000e70 <HAL_ETH_MspInit+0x15c>)
 8000dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000de0:	2332      	movs	r3, #50	; 0x32
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000df0:	230b      	movs	r3, #11
 8000df2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df8:	4619      	mov	r1, r3
 8000dfa:	481e      	ldr	r0, [pc, #120]	; (8000e74 <HAL_ETH_MspInit+0x160>)
 8000dfc:	f001 fb72 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e00:	2386      	movs	r3, #134	; 0x86
 8000e02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e04:	2302      	movs	r3, #2
 8000e06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e10:	230b      	movs	r3, #11
 8000e12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4817      	ldr	r0, [pc, #92]	; (8000e78 <HAL_ETH_MspInit+0x164>)
 8000e1c:	f001 fb62 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e26:	2302      	movs	r3, #2
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e32:	230b      	movs	r3, #11
 8000e34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	480f      	ldr	r0, [pc, #60]	; (8000e7c <HAL_ETH_MspInit+0x168>)
 8000e3e:	f001 fb51 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e42:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000e46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e50:	2303      	movs	r3, #3
 8000e52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e54:	230b      	movs	r3, #11
 8000e56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4808      	ldr	r0, [pc, #32]	; (8000e80 <HAL_ETH_MspInit+0x16c>)
 8000e60:	f001 fb40 	bl	80024e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000e64:	bf00      	nop
 8000e66:	3738      	adds	r7, #56	; 0x38
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40028000 	.word	0x40028000
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020800 	.word	0x40020800
 8000e78:	40020000 	.word	0x40020000
 8000e7c:	40020400 	.word	0x40020400
 8000e80:	40021800 	.word	0x40021800

08000e84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b0ae      	sub	sp, #184	; 0xb8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	2290      	movs	r2, #144	; 0x90
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f004 fcc6 	bl	8005836 <memset>
  if(huart->Instance==USART3)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a22      	ldr	r2, [pc, #136]	; (8000f38 <HAL_UART_MspInit+0xb4>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d13c      	bne.n	8000f2e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000eb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eb8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f002 fb50 	bl	8003568 <HAL_RCCEx_PeriphCLKConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ece:	f7ff fe5d 	bl	8000b8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ed2:	4b1a      	ldr	r3, [pc, #104]	; (8000f3c <HAL_UART_MspInit+0xb8>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed6:	4a19      	ldr	r2, [pc, #100]	; (8000f3c <HAL_UART_MspInit+0xb8>)
 8000ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000edc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ede:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <HAL_UART_MspInit+0xb8>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eea:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <HAL_UART_MspInit+0xb8>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	4a13      	ldr	r2, [pc, #76]	; (8000f3c <HAL_UART_MspInit+0xb8>)
 8000ef0:	f043 0308 	orr.w	r3, r3, #8
 8000ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef6:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <HAL_UART_MspInit+0xb8>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	f003 0308 	and.w	r3, r3, #8
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f16:	2303      	movs	r3, #3
 8000f18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f1c:	2307      	movs	r3, #7
 8000f1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f22:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f26:	4619      	mov	r1, r3
 8000f28:	4805      	ldr	r0, [pc, #20]	; (8000f40 <HAL_UART_MspInit+0xbc>)
 8000f2a:	f001 fadb 	bl	80024e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f2e:	bf00      	nop
 8000f30:	37b8      	adds	r7, #184	; 0xb8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40004800 	.word	0x40004800
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020c00 	.word	0x40020c00

08000f44 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b0ae      	sub	sp, #184	; 0xb8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	2290      	movs	r2, #144	; 0x90
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f004 fc66 	bl	8005836 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f72:	d159      	bne.n	8001028 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000f74:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000f78:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4618      	mov	r0, r3
 8000f86:	f002 faef 	bl	8003568 <HAL_RCCEx_PeriphCLKConfig>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000f90:	f7ff fdfc 	bl	8000b8c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f94:	4b26      	ldr	r3, [pc, #152]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8000f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f98:	4a25      	ldr	r2, [pc, #148]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa0:	4b23      	ldr	r3, [pc, #140]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8000fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa4:	f003 0301 	and.w	r3, r3, #1
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000fac:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000fb0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fc6:	230a      	movs	r3, #10
 8000fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fcc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4818      	ldr	r0, [pc, #96]	; (8001034 <HAL_PCD_MspInit+0xf0>)
 8000fd4:	f001 fa86 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000fd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000fec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4810      	ldr	r0, [pc, #64]	; (8001034 <HAL_PCD_MspInit+0xf0>)
 8000ff4:	f001 fa76 	bl	80024e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000ff8:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8000ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffc:	4a0c      	ldr	r2, [pc, #48]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8000ffe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001002:	6353      	str	r3, [r2, #52]	; 0x34
 8001004:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8001006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	4b07      	ldr	r3, [pc, #28]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8001012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001014:	4a06      	ldr	r2, [pc, #24]	; (8001030 <HAL_PCD_MspInit+0xec>)
 8001016:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800101a:	6453      	str	r3, [r2, #68]	; 0x44
 800101c:	4b04      	ldr	r3, [pc, #16]	; (8001030 <HAL_PCD_MspInit+0xec>)
 800101e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001020:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001028:	bf00      	nop
 800102a:	37b8      	adds	r7, #184	; 0xb8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40023800 	.word	0x40023800
 8001034:	40020000 	.word	0x40020000

08001038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800103c:	e7fe      	b.n	800103c <NMI_Handler+0x4>

0800103e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001042:	e7fe      	b.n	8001042 <HardFault_Handler+0x4>

08001044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001048:	e7fe      	b.n	8001048 <MemManage_Handler+0x4>

0800104a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800104e:	e7fe      	b.n	800104e <BusFault_Handler+0x4>

08001050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001054:	e7fe      	b.n	8001054 <UsageFault_Handler+0x4>

08001056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001084:	f000 f940 	bl	8001308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}

0800108c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return 1;
 8001090:	2301      	movs	r3, #1
}
 8001092:	4618      	mov	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <_kill>:

int _kill(int pid, int sig)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010a6:	f004 fc19 	bl	80058dc <__errno>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2216      	movs	r2, #22
 80010ae:	601a      	str	r2, [r3, #0]
  return -1;
 80010b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <_exit>:

void _exit (int status)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010c4:	f04f 31ff 	mov.w	r1, #4294967295
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ffe7 	bl	800109c <_kill>
  while (1) {}    /* Make sure we hang here */
 80010ce:	e7fe      	b.n	80010ce <_exit+0x12>

080010d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010dc:	2300      	movs	r3, #0
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	e00a      	b.n	80010f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010e2:	f3af 8000 	nop.w
 80010e6:	4601      	mov	r1, r0
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	1c5a      	adds	r2, r3, #1
 80010ec:	60ba      	str	r2, [r7, #8]
 80010ee:	b2ca      	uxtb	r2, r1
 80010f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	3301      	adds	r3, #1
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	dbf0      	blt.n	80010e2 <_read+0x12>
  }

  return len;
 8001100:	687b      	ldr	r3, [r7, #4]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3718      	adds	r7, #24
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b086      	sub	sp, #24
 800110e:	af00      	add	r7, sp, #0
 8001110:	60f8      	str	r0, [r7, #12]
 8001112:	60b9      	str	r1, [r7, #8]
 8001114:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	e009      	b.n	8001130 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	1c5a      	adds	r2, r3, #1
 8001120:	60ba      	str	r2, [r7, #8]
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	3301      	adds	r3, #1
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	429a      	cmp	r2, r3
 8001136:	dbf1      	blt.n	800111c <_write+0x12>
  }
  return len;
 8001138:	687b      	ldr	r3, [r7, #4]
}
 800113a:	4618      	mov	r0, r3
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <_close>:

int _close(int file)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800115a:	b480      	push	{r7}
 800115c:	b083      	sub	sp, #12
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
 8001162:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800116a:	605a      	str	r2, [r3, #4]
  return 0;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr

0800117a <_isatty>:

int _isatty(int file)
{
 800117a:	b480      	push	{r7}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001182:	2301      	movs	r3, #1
}
 8001184:	4618      	mov	r0, r3
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3714      	adds	r7, #20
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b4:	4a14      	ldr	r2, [pc, #80]	; (8001208 <_sbrk+0x5c>)
 80011b6:	4b15      	ldr	r3, [pc, #84]	; (800120c <_sbrk+0x60>)
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c0:	4b13      	ldr	r3, [pc, #76]	; (8001210 <_sbrk+0x64>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d102      	bne.n	80011ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <_sbrk+0x64>)
 80011ca:	4a12      	ldr	r2, [pc, #72]	; (8001214 <_sbrk+0x68>)
 80011cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d207      	bcs.n	80011ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011dc:	f004 fb7e 	bl	80058dc <__errno>
 80011e0:	4603      	mov	r3, r0
 80011e2:	220c      	movs	r2, #12
 80011e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	e009      	b.n	8001200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011f2:	4b07      	ldr	r3, [pc, #28]	; (8001210 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <_sbrk+0x64>)
 80011fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011fe:	68fb      	ldr	r3, [r7, #12]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20080000 	.word	0x20080000
 800120c:	00000400 	.word	0x00000400
 8001210:	20000a14 	.word	0x20000a14
 8001214:	20000b68 	.word	0x20000b68

08001218 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <SystemInit+0x20>)
 800121e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001222:	4a05      	ldr	r2, [pc, #20]	; (8001238 <SystemInit+0x20>)
 8001224:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001228:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800123c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001274 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001240:	480d      	ldr	r0, [pc, #52]	; (8001278 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001242:	490e      	ldr	r1, [pc, #56]	; (800127c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001244:	4a0e      	ldr	r2, [pc, #56]	; (8001280 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001248:	e002      	b.n	8001250 <LoopCopyDataInit>

0800124a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800124c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124e:	3304      	adds	r3, #4

08001250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001254:	d3f9      	bcc.n	800124a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001256:	4a0b      	ldr	r2, [pc, #44]	; (8001284 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001258:	4c0b      	ldr	r4, [pc, #44]	; (8001288 <LoopFillZerobss+0x26>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800125c:	e001      	b.n	8001262 <LoopFillZerobss>

0800125e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001260:	3204      	adds	r2, #4

08001262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001264:	d3fb      	bcc.n	800125e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001266:	f7ff ffd7 	bl	8001218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800126a:	f004 fb3d 	bl	80058e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800126e:	f7ff fa11 	bl	8000694 <main>
  bx  lr    
 8001272:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001274:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800127c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001280:	08007ce4 	.word	0x08007ce4
  ldr r2, =_sbss
 8001284:	20000314 	.word	0x20000314
  ldr r4, =_ebss
 8001288:	20000b68 	.word	0x20000b68

0800128c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC_IRQHandler>

0800128e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001292:	2003      	movs	r0, #3
 8001294:	f000 fd5c 	bl	8001d50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001298:	2000      	movs	r0, #0
 800129a:	f000 f805 	bl	80012a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800129e:	f7ff fc7b 	bl	8000b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b0:	4b12      	ldr	r3, [pc, #72]	; (80012fc <HAL_InitTick+0x54>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <HAL_InitTick+0x58>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012be:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 fd69 	bl	8001d9e <HAL_SYSTICK_Config>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00e      	b.n	80012f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b0f      	cmp	r3, #15
 80012da:	d80a      	bhi.n	80012f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012dc:	2200      	movs	r2, #0
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f000 fd3f 	bl	8001d66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012e8:	4a06      	ldr	r2, [pc, #24]	; (8001304 <HAL_InitTick+0x5c>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e000      	b.n	80012f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000000 	.word	0x20000000
 8001300:	20000008 	.word	0x20000008
 8001304:	20000004 	.word	0x20000004

08001308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800130c:	4b06      	ldr	r3, [pc, #24]	; (8001328 <HAL_IncTick+0x20>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <HAL_IncTick+0x24>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4413      	add	r3, r2
 8001318:	4a04      	ldr	r2, [pc, #16]	; (800132c <HAL_IncTick+0x24>)
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000008 	.word	0x20000008
 800132c:	20000a18 	.word	0x20000a18

08001330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return uwTick;
 8001334:	4b03      	ldr	r3, [pc, #12]	; (8001344 <HAL_GetTick+0x14>)
 8001336:	681b      	ldr	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000a18 	.word	0x20000a18

08001348 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001350:	f7ff ffee 	bl	8001330 <HAL_GetTick>
 8001354:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001360:	d005      	beq.n	800136e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001362:	4b0a      	ldr	r3, [pc, #40]	; (800138c <HAL_Delay+0x44>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4413      	add	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800136e:	bf00      	nop
 8001370:	f7ff ffde 	bl	8001330 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	429a      	cmp	r2, r3
 800137e:	d8f7      	bhi.n	8001370 <HAL_Delay+0x28>
  {
  }
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000008 	.word	0x20000008

08001390 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001398:	2300      	movs	r3, #0
 800139a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e031      	b.n	800140a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d109      	bne.n	80013c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fc16 	bl	8000be0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	f003 0310 	and.w	r3, r3, #16
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d116      	bne.n	80013fc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013d2:	4b10      	ldr	r3, [pc, #64]	; (8001414 <HAL_ADC_Init+0x84>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	f043 0202 	orr.w	r2, r3, #2
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f000 fb0a 	bl	80019f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ee:	f023 0303 	bic.w	r3, r3, #3
 80013f2:	f043 0201 	orr.w	r2, r3, #1
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	641a      	str	r2, [r3, #64]	; 0x40
 80013fa:	e001      	b.n	8001400 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	ffffeefd 	.word	0xffffeefd

08001418 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800142a:	2b01      	cmp	r3, #1
 800142c:	d101      	bne.n	8001432 <HAL_ADC_Start+0x1a>
 800142e:	2302      	movs	r3, #2
 8001430:	e0ad      	b.n	800158e <HAL_ADC_Start+0x176>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2201      	movs	r2, #1
 8001436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b01      	cmp	r3, #1
 8001446:	d018      	beq.n	800147a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689a      	ldr	r2, [r3, #8]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f042 0201 	orr.w	r2, r2, #1
 8001456:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001458:	4b50      	ldr	r3, [pc, #320]	; (800159c <HAL_ADC_Start+0x184>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a50      	ldr	r2, [pc, #320]	; (80015a0 <HAL_ADC_Start+0x188>)
 800145e:	fba2 2303 	umull	r2, r3, r2, r3
 8001462:	0c9a      	lsrs	r2, r3, #18
 8001464:	4613      	mov	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4413      	add	r3, r2
 800146a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800146c:	e002      	b.n	8001474 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	3b01      	subs	r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f9      	bne.n	800146e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	2b01      	cmp	r3, #1
 8001486:	d175      	bne.n	8001574 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800148c:	4b45      	ldr	r3, [pc, #276]	; (80015a4 <HAL_ADC_Start+0x18c>)
 800148e:	4013      	ands	r3, r2
 8001490:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d007      	beq.n	80014b6 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014c2:	d106      	bne.n	80014d2 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c8:	f023 0206 	bic.w	r2, r3, #6
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	645a      	str	r2, [r3, #68]	; 0x44
 80014d0:	e002      	b.n	80014d8 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80014e8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80014ea:	4b2f      	ldr	r3, [pc, #188]	; (80015a8 <HAL_ADC_Start+0x190>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 031f 	and.w	r3, r3, #31
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10f      	bne.n	8001516 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d143      	bne.n	800158c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	e03a      	b.n	800158c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a24      	ldr	r2, [pc, #144]	; (80015ac <HAL_ADC_Start+0x194>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d10e      	bne.n	800153e <HAL_ADC_Start+0x126>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d107      	bne.n	800153e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800153c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800153e:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <HAL_ADC_Start+0x190>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f003 0310 	and.w	r3, r3, #16
 8001546:	2b00      	cmp	r3, #0
 8001548:	d120      	bne.n	800158c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a18      	ldr	r2, [pc, #96]	; (80015b0 <HAL_ADC_Start+0x198>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d11b      	bne.n	800158c <HAL_ADC_Start+0x174>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d114      	bne.n	800158c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	e00b      	b.n	800158c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001578:	f043 0210 	orr.w	r2, r3, #16
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001584:	f043 0201 	orr.w	r2, r3, #1
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3714      	adds	r7, #20
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000000 	.word	0x20000000
 80015a0:	431bde83 	.word	0x431bde83
 80015a4:	fffff8fe 	.word	0xfffff8fe
 80015a8:	40012300 	.word	0x40012300
 80015ac:	40012000 	.word	0x40012000
 80015b0:	40012200 	.word	0x40012200

080015b4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d101      	bne.n	80015ca <HAL_ADC_Stop+0x16>
 80015c6:	2302      	movs	r3, #2
 80015c8:	e01f      	b.n	800160a <HAL_ADC_Stop+0x56>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	689a      	ldr	r2, [r3, #8]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f022 0201 	bic.w	r2, r2, #1
 80015e0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d107      	bne.n	8001600 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015f4:	4b08      	ldr	r3, [pc, #32]	; (8001618 <HAL_ADC_Stop+0x64>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	f043 0201 	orr.w	r2, r3, #1
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	ffffeefe 	.word	0xffffeefe

0800161c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001634:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001638:	d113      	bne.n	8001662 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001644:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001648:	d10b      	bne.n	8001662 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f043 0220 	orr.w	r2, r3, #32
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e063      	b.n	800172a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001662:	f7ff fe65 	bl	8001330 <HAL_GetTick>
 8001666:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001668:	e021      	b.n	80016ae <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001670:	d01d      	beq.n	80016ae <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d007      	beq.n	8001688 <HAL_ADC_PollForConversion+0x6c>
 8001678:	f7ff fe5a 	bl	8001330 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	d212      	bcs.n	80016ae <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b02      	cmp	r3, #2
 8001694:	d00b      	beq.n	80016ae <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f043 0204 	orr.w	r2, r3, #4
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e03d      	b.n	800172a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d1d6      	bne.n	800166a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f06f 0212 	mvn.w	r2, #18
 80016c4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d123      	bne.n	8001728 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d11f      	bne.n	8001728 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d006      	beq.n	8001704 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001700:	2b00      	cmp	r3, #0
 8001702:	d111      	bne.n	8001728 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001714:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d105      	bne.n	8001728 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001720:	f043 0201 	orr.w	r2, r3, #1
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001760:	2b01      	cmp	r3, #1
 8001762:	d101      	bne.n	8001768 <HAL_ADC_ConfigChannel+0x1c>
 8001764:	2302      	movs	r3, #2
 8001766:	e136      	b.n	80019d6 <HAL_ADC_ConfigChannel+0x28a>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b09      	cmp	r3, #9
 8001776:	d93a      	bls.n	80017ee <HAL_ADC_ConfigChannel+0xa2>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001780:	d035      	beq.n	80017ee <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	68d9      	ldr	r1, [r3, #12]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	b29b      	uxth	r3, r3
 800178e:	461a      	mov	r2, r3
 8001790:	4613      	mov	r3, r2
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4413      	add	r3, r2
 8001796:	3b1e      	subs	r3, #30
 8001798:	2207      	movs	r2, #7
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43da      	mvns	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	400a      	ands	r2, r1
 80017a6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a8d      	ldr	r2, [pc, #564]	; (80019e4 <HAL_ADC_ConfigChannel+0x298>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d10a      	bne.n	80017c8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68d9      	ldr	r1, [r3, #12]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	061a      	lsls	r2, r3, #24
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	430a      	orrs	r2, r1
 80017c4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017c6:	e035      	b.n	8001834 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	68d9      	ldr	r1, [r3, #12]
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	689a      	ldr	r2, [r3, #8]
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4618      	mov	r0, r3
 80017da:	4603      	mov	r3, r0
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4403      	add	r3, r0
 80017e0:	3b1e      	subs	r3, #30
 80017e2:	409a      	lsls	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	430a      	orrs	r2, r1
 80017ea:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017ec:	e022      	b.n	8001834 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6919      	ldr	r1, [r3, #16]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	4613      	mov	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4413      	add	r3, r2
 8001802:	2207      	movs	r2, #7
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43da      	mvns	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	400a      	ands	r2, r1
 8001810:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6919      	ldr	r1, [r3, #16]
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	b29b      	uxth	r3, r3
 8001822:	4618      	mov	r0, r3
 8001824:	4603      	mov	r3, r0
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	4403      	add	r3, r0
 800182a:	409a      	lsls	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	430a      	orrs	r2, r1
 8001832:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b06      	cmp	r3, #6
 800183a:	d824      	bhi.n	8001886 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4413      	add	r3, r2
 800184c:	3b05      	subs	r3, #5
 800184e:	221f      	movs	r2, #31
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	43da      	mvns	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	400a      	ands	r2, r1
 800185c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	b29b      	uxth	r3, r3
 800186a:	4618      	mov	r0, r3
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685a      	ldr	r2, [r3, #4]
 8001870:	4613      	mov	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	3b05      	subs	r3, #5
 8001878:	fa00 f203 	lsl.w	r2, r0, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	430a      	orrs	r2, r1
 8001882:	635a      	str	r2, [r3, #52]	; 0x34
 8001884:	e04c      	b.n	8001920 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b0c      	cmp	r3, #12
 800188c:	d824      	bhi.n	80018d8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685a      	ldr	r2, [r3, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	3b23      	subs	r3, #35	; 0x23
 80018a0:	221f      	movs	r2, #31
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43da      	mvns	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	400a      	ands	r2, r1
 80018ae:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	4618      	mov	r0, r3
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	3b23      	subs	r3, #35	; 0x23
 80018ca:	fa00 f203 	lsl.w	r2, r0, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	430a      	orrs	r2, r1
 80018d4:	631a      	str	r2, [r3, #48]	; 0x30
 80018d6:	e023      	b.n	8001920 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	3b41      	subs	r3, #65	; 0x41
 80018ea:	221f      	movs	r2, #31
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43da      	mvns	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	400a      	ands	r2, r1
 80018f8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	b29b      	uxth	r3, r3
 8001906:	4618      	mov	r0, r3
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	4613      	mov	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	3b41      	subs	r3, #65	; 0x41
 8001914:	fa00 f203 	lsl.w	r2, r0, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	430a      	orrs	r2, r1
 800191e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a30      	ldr	r2, [pc, #192]	; (80019e8 <HAL_ADC_ConfigChannel+0x29c>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d10a      	bne.n	8001940 <HAL_ADC_ConfigChannel+0x1f4>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001932:	d105      	bne.n	8001940 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001934:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	4a2c      	ldr	r2, [pc, #176]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 800193a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800193e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a28      	ldr	r2, [pc, #160]	; (80019e8 <HAL_ADC_ConfigChannel+0x29c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d10f      	bne.n	800196a <HAL_ADC_ConfigChannel+0x21e>
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2b12      	cmp	r3, #18
 8001950:	d10b      	bne.n	800196a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001952:	4b26      	ldr	r3, [pc, #152]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	4a25      	ldr	r2, [pc, #148]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001958:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800195c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800195e:	4b23      	ldr	r3, [pc, #140]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	4a22      	ldr	r2, [pc, #136]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001964:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001968:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a1e      	ldr	r2, [pc, #120]	; (80019e8 <HAL_ADC_ConfigChannel+0x29c>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d12b      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x280>
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a1a      	ldr	r2, [pc, #104]	; (80019e4 <HAL_ADC_ConfigChannel+0x298>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d003      	beq.n	8001986 <HAL_ADC_ConfigChannel+0x23a>
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b11      	cmp	r3, #17
 8001984:	d122      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001986:	4b19      	ldr	r3, [pc, #100]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4a18      	ldr	r2, [pc, #96]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 800198c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001990:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	4a15      	ldr	r2, [pc, #84]	; (80019ec <HAL_ADC_ConfigChannel+0x2a0>)
 8001998:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800199c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a10      	ldr	r2, [pc, #64]	; (80019e4 <HAL_ADC_ConfigChannel+0x298>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d111      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <HAL_ADC_ConfigChannel+0x2a4>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a11      	ldr	r2, [pc, #68]	; (80019f4 <HAL_ADC_ConfigChannel+0x2a8>)
 80019ae:	fba2 2303 	umull	r2, r3, r2, r3
 80019b2:	0c9a      	lsrs	r2, r3, #18
 80019b4:	4613      	mov	r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	4413      	add	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019be:	e002      	b.n	80019c6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1f9      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	10000012 	.word	0x10000012
 80019e8:	40012000 	.word	0x40012000
 80019ec:	40012300 	.word	0x40012300
 80019f0:	20000000 	.word	0x20000000
 80019f4:	431bde83 	.word	0x431bde83

080019f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001a00:	4b78      	ldr	r3, [pc, #480]	; (8001be4 <ADC_Init+0x1ec>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	4a77      	ldr	r2, [pc, #476]	; (8001be4 <ADC_Init+0x1ec>)
 8001a06:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a0a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001a0c:	4b75      	ldr	r3, [pc, #468]	; (8001be4 <ADC_Init+0x1ec>)
 8001a0e:	685a      	ldr	r2, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	4973      	ldr	r1, [pc, #460]	; (8001be4 <ADC_Init+0x1ec>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6859      	ldr	r1, [r3, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	021a      	lsls	r2, r3, #8
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6859      	ldr	r1, [r3, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6899      	ldr	r1, [r3, #8]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68da      	ldr	r2, [r3, #12]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a86:	4a58      	ldr	r2, [pc, #352]	; (8001be8 <ADC_Init+0x1f0>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d022      	beq.n	8001ad2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a9a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6899      	ldr	r1, [r3, #8]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001abc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	6899      	ldr	r1, [r3, #8]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	e00f      	b.n	8001af2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ae0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001af0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0202 	bic.w	r2, r2, #2
 8001b00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6899      	ldr	r1, [r3, #8]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	005a      	lsls	r2, r3, #1
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	430a      	orrs	r2, r1
 8001b14:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d01b      	beq.n	8001b58 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b2e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b3e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6859      	ldr	r1, [r3, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	035a      	lsls	r2, r3, #13
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	430a      	orrs	r2, r1
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	e007      	b.n	8001b68 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b66:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	051a      	lsls	r2, r3, #20
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	689a      	ldr	r2, [r3, #8]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6899      	ldr	r1, [r3, #8]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001baa:	025a      	lsls	r2, r3, #9
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6899      	ldr	r1, [r3, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	029a      	lsls	r2, r3, #10
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	609a      	str	r2, [r3, #8]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	40012300 	.word	0x40012300
 8001be8:	0f000001 	.word	0x0f000001

08001bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	; (8001c2c <__NVIC_SetPriorityGrouping+0x40>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c02:	68ba      	ldr	r2, [r7, #8]
 8001c04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c08:	4013      	ands	r3, r2
 8001c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <__NVIC_SetPriorityGrouping+0x44>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <__NVIC_SetPriorityGrouping+0x40>)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	60d3      	str	r3, [r2, #12]
}
 8001c20:	bf00      	nop
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000ed00 	.word	0xe000ed00
 8001c30:	05fa0000 	.word	0x05fa0000

08001c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c38:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <__NVIC_GetPriorityGrouping+0x18>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	f003 0307 	and.w	r3, r3, #7
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	e000ed00 	.word	0xe000ed00

08001c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	6039      	str	r1, [r7, #0]
 8001c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	db0a      	blt.n	8001c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	490c      	ldr	r1, [pc, #48]	; (8001c9c <__NVIC_SetPriority+0x4c>)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	0112      	lsls	r2, r2, #4
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	440b      	add	r3, r1
 8001c74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c78:	e00a      	b.n	8001c90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4908      	ldr	r1, [pc, #32]	; (8001ca0 <__NVIC_SetPriority+0x50>)
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	f003 030f 	and.w	r3, r3, #15
 8001c86:	3b04      	subs	r3, #4
 8001c88:	0112      	lsls	r2, r2, #4
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	761a      	strb	r2, [r3, #24]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	e000e100 	.word	0xe000e100
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b089      	sub	sp, #36	; 0x24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f1c3 0307 	rsb	r3, r3, #7
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	bf28      	it	cs
 8001cc2:	2304      	movcs	r3, #4
 8001cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	2b06      	cmp	r3, #6
 8001ccc:	d902      	bls.n	8001cd4 <NVIC_EncodePriority+0x30>
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	3b03      	subs	r3, #3
 8001cd2:	e000      	b.n	8001cd6 <NVIC_EncodePriority+0x32>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43da      	mvns	r2, r3
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cec:	f04f 31ff 	mov.w	r1, #4294967295
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	43d9      	mvns	r1, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cfc:	4313      	orrs	r3, r2
         );
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3724      	adds	r7, #36	; 0x24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
	...

08001d0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d1c:	d301      	bcc.n	8001d22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e00f      	b.n	8001d42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d22:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <SysTick_Config+0x40>)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d2a:	210f      	movs	r1, #15
 8001d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d30:	f7ff ff8e 	bl	8001c50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d34:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <SysTick_Config+0x40>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d3a:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <SysTick_Config+0x40>)
 8001d3c:	2207      	movs	r2, #7
 8001d3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	e000e010 	.word	0xe000e010

08001d50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff ff47 	bl	8001bec <__NVIC_SetPriorityGrouping>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b086      	sub	sp, #24
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	60b9      	str	r1, [r7, #8]
 8001d70:	607a      	str	r2, [r7, #4]
 8001d72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d74:	2300      	movs	r3, #0
 8001d76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d78:	f7ff ff5c 	bl	8001c34 <__NVIC_GetPriorityGrouping>
 8001d7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	6978      	ldr	r0, [r7, #20]
 8001d84:	f7ff ff8e 	bl	8001ca4 <NVIC_EncodePriority>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d8e:	4611      	mov	r1, r2
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff5d 	bl	8001c50 <__NVIC_SetPriority>
}
 8001d96:	bf00      	nop
 8001d98:	3718      	adds	r7, #24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ffb0 	bl	8001d0c <SysTick_Config>
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e014      	b.n	8001df2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	791b      	ldrb	r3, [r3, #4]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d105      	bne.n	8001dde <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f7fe ff5b 	bl	8000c94 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2202      	movs	r2, #2
 8001de2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b087      	sub	sp, #28
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	60f8      	str	r0, [r7, #12]
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	795b      	ldrb	r3, [r3, #5]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_DAC_ConfigChannel+0x18>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e03c      	b.n	8001e8c <HAL_DAC_ConfigChannel+0x92>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2201      	movs	r2, #1
 8001e16:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f003 0310 	and.w	r3, r3, #16
 8001e2c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f003 0310 	and.w	r3, r3, #16
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6819      	ldr	r1, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f003 0310 	and.w	r3, r3, #16
 8001e6e:	22c0      	movs	r2, #192	; 0xc0
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43da      	mvns	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	400a      	ands	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2201      	movs	r2, #1
 8001e82:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2200      	movs	r2, #0
 8001e88:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	371c      	adds	r7, #28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e06a      	b.n	8001f80 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d106      	bne.n	8001ec2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2223      	movs	r2, #35	; 0x23
 8001eb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7fe ff29 	bl	8000d14 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec2:	4b31      	ldr	r3, [pc, #196]	; (8001f88 <HAL_ETH_Init+0xf0>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	4a30      	ldr	r2, [pc, #192]	; (8001f88 <HAL_ETH_Init+0xf0>)
 8001ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ece:	4b2e      	ldr	r3, [pc, #184]	; (8001f88 <HAL_ETH_Init+0xf0>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001eda:	4b2c      	ldr	r3, [pc, #176]	; (8001f8c <HAL_ETH_Init+0xf4>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	4a2b      	ldr	r2, [pc, #172]	; (8001f8c <HAL_ETH_Init+0xf4>)
 8001ee0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001ee4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001ee6:	4b29      	ldr	r3, [pc, #164]	; (8001f8c <HAL_ETH_Init+0xf4>)
 8001ee8:	685a      	ldr	r2, [r3, #4]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	4927      	ldr	r1, [pc, #156]	; (8001f8c <HAL_ETH_Init+0xf4>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001ef4:	4b25      	ldr	r3, [pc, #148]	; (8001f8c <HAL_ETH_Init+0xf4>)
 8001ef6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6812      	ldr	r2, [r2, #0]
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001f0e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f10:	f7ff fa0e 	bl	8001330 <HAL_GetTick>
 8001f14:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f16:	e011      	b.n	8001f3c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001f18:	f7ff fa0a 	bl	8001330 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f26:	d909      	bls.n	8001f3c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	22e0      	movs	r2, #224	; 0xe0
 8001f34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e021      	b.n	8001f80 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1e4      	bne.n	8001f18 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f958 	bl	8002204 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f000 f9ff 	bl	8002358 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 fa55 	bl	800240a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	461a      	mov	r2, r3
 8001f66:	2100      	movs	r1, #0
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 f9bd 	bl	80022e8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2210      	movs	r2, #16
 8001f7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40013800 	.word	0x40013800

08001f90 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	4b51      	ldr	r3, [pc, #324]	; (80020ec <ETH_SetMACConfig+0x15c>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	7c1b      	ldrb	r3, [r3, #16]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d102      	bne.n	8001fb8 <ETH_SetMACConfig+0x28>
 8001fb2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001fb6:	e000      	b.n	8001fba <ETH_SetMACConfig+0x2a>
 8001fb8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	7c5b      	ldrb	r3, [r3, #17]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d102      	bne.n	8001fc8 <ETH_SetMACConfig+0x38>
 8001fc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fc6:	e000      	b.n	8001fca <ETH_SetMACConfig+0x3a>
 8001fc8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001fca:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001fd0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	7fdb      	ldrb	r3, [r3, #31]
 8001fd6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001fd8:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001fde:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	7f92      	ldrb	r2, [r2, #30]
 8001fe4:	2a00      	cmp	r2, #0
 8001fe6:	d102      	bne.n	8001fee <ETH_SetMACConfig+0x5e>
 8001fe8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fec:	e000      	b.n	8001ff0 <ETH_SetMACConfig+0x60>
 8001fee:	2200      	movs	r2, #0
                        macconf->Speed |
 8001ff0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	7f1b      	ldrb	r3, [r3, #28]
 8001ff6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001ff8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001ffe:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	791b      	ldrb	r3, [r3, #4]
 8002004:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002006:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800200e:	2a00      	cmp	r2, #0
 8002010:	d102      	bne.n	8002018 <ETH_SetMACConfig+0x88>
 8002012:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002016:	e000      	b.n	800201a <ETH_SetMACConfig+0x8a>
 8002018:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800201a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	7bdb      	ldrb	r3, [r3, #15]
 8002020:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002022:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002028:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002030:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002032:	4313      	orrs	r3, r2
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800204a:	2001      	movs	r0, #1
 800204c:	f7ff f97c 	bl	8001348 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68fa      	ldr	r2, [r7, #12]
 8002056:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002066:	4013      	ands	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800206e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002076:	2a00      	cmp	r2, #0
 8002078:	d101      	bne.n	800207e <ETH_SetMACConfig+0xee>
 800207a:	2280      	movs	r2, #128	; 0x80
 800207c:	e000      	b.n	8002080 <ETH_SetMACConfig+0xf0>
 800207e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002080:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002086:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800208e:	2a01      	cmp	r2, #1
 8002090:	d101      	bne.n	8002096 <ETH_SetMACConfig+0x106>
 8002092:	2208      	movs	r2, #8
 8002094:	e000      	b.n	8002098 <ETH_SetMACConfig+0x108>
 8002096:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002098:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80020a0:	2a01      	cmp	r2, #1
 80020a2:	d101      	bne.n	80020a8 <ETH_SetMACConfig+0x118>
 80020a4:	2204      	movs	r2, #4
 80020a6:	e000      	b.n	80020aa <ETH_SetMACConfig+0x11a>
 80020a8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80020aa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80020b2:	2a01      	cmp	r2, #1
 80020b4:	d101      	bne.n	80020ba <ETH_SetMACConfig+0x12a>
 80020b6:	2202      	movs	r2, #2
 80020b8:	e000      	b.n	80020bc <ETH_SetMACConfig+0x12c>
 80020ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020bc:	4313      	orrs	r3, r2
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020d4:	2001      	movs	r0, #1
 80020d6:	f7ff f937 	bl	8001348 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	619a      	str	r2, [r3, #24]
}
 80020e2:	bf00      	nop
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	ff20810f 	.word	0xff20810f

080020f0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	4b3d      	ldr	r3, [pc, #244]	; (8002200 <ETH_SetDMAConfig+0x110>)
 800210a:	4013      	ands	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	7b1b      	ldrb	r3, [r3, #12]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d102      	bne.n	800211c <ETH_SetDMAConfig+0x2c>
 8002116:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800211a:	e000      	b.n	800211e <ETH_SetDMAConfig+0x2e>
 800211c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	7b5b      	ldrb	r3, [r3, #13]
 8002122:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002124:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	7f52      	ldrb	r2, [r2, #29]
 800212a:	2a00      	cmp	r2, #0
 800212c:	d102      	bne.n	8002134 <ETH_SetDMAConfig+0x44>
 800212e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002132:	e000      	b.n	8002136 <ETH_SetDMAConfig+0x46>
 8002134:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002136:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	7b9b      	ldrb	r3, [r3, #14]
 800213c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800213e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002144:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	7f1b      	ldrb	r3, [r3, #28]
 800214a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800214c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	7f9b      	ldrb	r3, [r3, #30]
 8002152:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002154:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800215a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002162:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002164:	4313      	orrs	r3, r2
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	4313      	orrs	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002174:	461a      	mov	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002186:	2001      	movs	r0, #1
 8002188:	f7ff f8de 	bl	8001348 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002194:	461a      	mov	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	791b      	ldrb	r3, [r3, #4]
 800219e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80021a4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80021aa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80021b0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80021b8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80021ba:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80021c2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80021c8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	6812      	ldr	r2, [r2, #0]
 80021ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80021d6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80021e4:	2001      	movs	r0, #1
 80021e6:	f7ff f8af 	bl	8001348 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6013      	str	r3, [r2, #0]
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	f8de3f23 	.word	0xf8de3f23

08002204 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b0a6      	sub	sp, #152	; 0x98
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800220c:	2301      	movs	r3, #1
 800220e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002212:	2301      	movs	r3, #1
 8002214:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002218:	2300      	movs	r3, #0
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002222:	2301      	movs	r3, #1
 8002224:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002228:	2300      	movs	r3, #0
 800222a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800222e:	2301      	movs	r3, #1
 8002230:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002234:	2300      	movs	r3, #0
 8002236:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800223a:	2300      	movs	r3, #0
 800223c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002240:	2300      	movs	r3, #0
 8002242:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002244:	2300      	movs	r3, #0
 8002246:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800224a:	2300      	movs	r3, #0
 800224c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002254:	2300      	movs	r3, #0
 8002256:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800225a:	2300      	movs	r3, #0
 800225c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002260:	2300      	movs	r3, #0
 8002262:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002266:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800226a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800226c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002270:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002272:	2300      	movs	r3, #0
 8002274:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002278:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff fe86 	bl	8001f90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002284:	2301      	movs	r3, #1
 8002286:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002288:	2301      	movs	r3, #1
 800228a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800228c:	2301      	movs	r3, #1
 800228e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002292:	2301      	movs	r3, #1
 8002294:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800229a:	2300      	movs	r3, #0
 800229c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80022a6:	2300      	movs	r3, #0
 80022a8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80022aa:	2301      	movs	r3, #1
 80022ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80022b0:	2301      	movs	r3, #1
 80022b2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80022b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022b8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80022ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022be:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80022c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022c4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80022c6:	2301      	movs	r3, #1
 80022c8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80022cc:	2300      	movs	r3, #0
 80022ce:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80022d0:	2300      	movs	r3, #0
 80022d2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80022d4:	f107 0308 	add.w	r3, r7, #8
 80022d8:	4619      	mov	r1, r3
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7ff ff08 	bl	80020f0 <ETH_SetDMAConfig>
}
 80022e0:	bf00      	nop
 80022e2:	3798      	adds	r7, #152	; 0x98
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3305      	adds	r3, #5
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	021b      	lsls	r3, r3, #8
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	3204      	adds	r2, #4
 8002300:	7812      	ldrb	r2, [r2, #0]
 8002302:	4313      	orrs	r3, r2
 8002304:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	4b11      	ldr	r3, [pc, #68]	; (8002350 <ETH_MACAddressConfig+0x68>)
 800230a:	4413      	add	r3, r2
 800230c:	461a      	mov	r2, r3
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3303      	adds	r3, #3
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	061a      	lsls	r2, r3, #24
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	3302      	adds	r3, #2
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	041b      	lsls	r3, r3, #16
 8002322:	431a      	orrs	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3301      	adds	r3, #1
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	4313      	orrs	r3, r2
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	7812      	ldrb	r2, [r2, #0]
 8002332:	4313      	orrs	r3, r2
 8002334:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <ETH_MACAddressConfig+0x6c>)
 800233a:	4413      	add	r3, r2
 800233c:	461a      	mov	r2, r3
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	6013      	str	r3, [r2, #0]
}
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40028040 	.word	0x40028040
 8002354:	40028044 	.word	0x40028044

08002358 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	e03e      	b.n	80023e4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68d9      	ldr	r1, [r3, #12]
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	440b      	add	r3, r1
 8002376:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2200      	movs	r2, #0
 8002382:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	2200      	movs	r2, #0
 800238e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002390:	68b9      	ldr	r1, [r7, #8]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	3206      	adds	r2, #6
 8002398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d80c      	bhi.n	80023c8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68d9      	ldr	r1, [r3, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	440b      	add	r3, r1
 80023c0:	461a      	mov	r2, r3
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	60da      	str	r2, [r3, #12]
 80023c6:	e004      	b.n	80023d2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	461a      	mov	r2, r3
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	3301      	adds	r3, #1
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d9bd      	bls.n	8002366 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023fc:	611a      	str	r2, [r3, #16]
}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800240a:	b480      	push	{r7}
 800240c:	b085      	sub	sp, #20
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	e046      	b.n	80024a6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6919      	ldr	r1, [r3, #16]
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	440b      	add	r3, r1
 8002428:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2200      	movs	r2, #0
 8002434:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2200      	movs	r2, #0
 800243a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2200      	movs	r2, #0
 8002440:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2200      	movs	r2, #0
 8002446:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2200      	movs	r2, #0
 800244c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002454:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800245c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800246a:	68b9      	ldr	r1, [r7, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	3212      	adds	r2, #18
 8002472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2b02      	cmp	r3, #2
 800247a:	d80c      	bhi.n	8002496 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6919      	ldr	r1, [r3, #16]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	1c5a      	adds	r2, r3, #1
 8002484:	4613      	mov	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	440b      	add	r3, r1
 800248e:	461a      	mov	r2, r3
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	e004      	b.n	80024a0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	461a      	mov	r2, r3
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	3301      	adds	r3, #1
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2b03      	cmp	r3, #3
 80024aa:	d9b5      	bls.n	8002418 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024d6:	60da      	str	r2, [r3, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b089      	sub	sp, #36	; 0x24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]
 8002502:	e175      	b.n	80027f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002504:	2201      	movs	r2, #1
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	429a      	cmp	r2, r3
 800251e:	f040 8164 	bne.w	80027ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d005      	beq.n	800253a <HAL_GPIO_Init+0x56>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d130      	bne.n	800259c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4013      	ands	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002570:	2201      	movs	r2, #1
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	091b      	lsrs	r3, r3, #4
 8002586:	f003 0201 	and.w	r2, r3, #1
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4313      	orrs	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d017      	beq.n	80025d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	2203      	movs	r2, #3
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0303 	and.w	r3, r3, #3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d123      	bne.n	800262c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	08da      	lsrs	r2, r3, #3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3208      	adds	r2, #8
 80025ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	220f      	movs	r2, #15
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	08da      	lsrs	r2, r3, #3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	3208      	adds	r2, #8
 8002626:	69b9      	ldr	r1, [r7, #24]
 8002628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	2203      	movs	r2, #3
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f003 0203 	and.w	r2, r3, #3
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80be 	beq.w	80027ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266e:	4b66      	ldr	r3, [pc, #408]	; (8002808 <HAL_GPIO_Init+0x324>)
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	4a65      	ldr	r2, [pc, #404]	; (8002808 <HAL_GPIO_Init+0x324>)
 8002674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002678:	6453      	str	r3, [r2, #68]	; 0x44
 800267a:	4b63      	ldr	r3, [pc, #396]	; (8002808 <HAL_GPIO_Init+0x324>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002686:	4a61      	ldr	r2, [pc, #388]	; (800280c <HAL_GPIO_Init+0x328>)
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	089b      	lsrs	r3, r3, #2
 800268c:	3302      	adds	r3, #2
 800268e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	220f      	movs	r2, #15
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a58      	ldr	r2, [pc, #352]	; (8002810 <HAL_GPIO_Init+0x32c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d037      	beq.n	8002722 <HAL_GPIO_Init+0x23e>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a57      	ldr	r2, [pc, #348]	; (8002814 <HAL_GPIO_Init+0x330>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d031      	beq.n	800271e <HAL_GPIO_Init+0x23a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a56      	ldr	r2, [pc, #344]	; (8002818 <HAL_GPIO_Init+0x334>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d02b      	beq.n	800271a <HAL_GPIO_Init+0x236>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a55      	ldr	r2, [pc, #340]	; (800281c <HAL_GPIO_Init+0x338>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d025      	beq.n	8002716 <HAL_GPIO_Init+0x232>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a54      	ldr	r2, [pc, #336]	; (8002820 <HAL_GPIO_Init+0x33c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d01f      	beq.n	8002712 <HAL_GPIO_Init+0x22e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a53      	ldr	r2, [pc, #332]	; (8002824 <HAL_GPIO_Init+0x340>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d019      	beq.n	800270e <HAL_GPIO_Init+0x22a>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a52      	ldr	r2, [pc, #328]	; (8002828 <HAL_GPIO_Init+0x344>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d013      	beq.n	800270a <HAL_GPIO_Init+0x226>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a51      	ldr	r2, [pc, #324]	; (800282c <HAL_GPIO_Init+0x348>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00d      	beq.n	8002706 <HAL_GPIO_Init+0x222>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a50      	ldr	r2, [pc, #320]	; (8002830 <HAL_GPIO_Init+0x34c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d007      	beq.n	8002702 <HAL_GPIO_Init+0x21e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a4f      	ldr	r2, [pc, #316]	; (8002834 <HAL_GPIO_Init+0x350>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_GPIO_Init+0x21a>
 80026fa:	2309      	movs	r3, #9
 80026fc:	e012      	b.n	8002724 <HAL_GPIO_Init+0x240>
 80026fe:	230a      	movs	r3, #10
 8002700:	e010      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002702:	2308      	movs	r3, #8
 8002704:	e00e      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002706:	2307      	movs	r3, #7
 8002708:	e00c      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800270a:	2306      	movs	r3, #6
 800270c:	e00a      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800270e:	2305      	movs	r3, #5
 8002710:	e008      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002712:	2304      	movs	r3, #4
 8002714:	e006      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002716:	2303      	movs	r3, #3
 8002718:	e004      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800271a:	2302      	movs	r3, #2
 800271c:	e002      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800271e:	2301      	movs	r3, #1
 8002720:	e000      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002722:	2300      	movs	r3, #0
 8002724:	69fa      	ldr	r2, [r7, #28]
 8002726:	f002 0203 	and.w	r2, r2, #3
 800272a:	0092      	lsls	r2, r2, #2
 800272c:	4093      	lsls	r3, r2
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4313      	orrs	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002734:	4935      	ldr	r1, [pc, #212]	; (800280c <HAL_GPIO_Init+0x328>)
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	089b      	lsrs	r3, r3, #2
 800273a:	3302      	adds	r3, #2
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002742:	4b3d      	ldr	r3, [pc, #244]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002766:	4a34      	ldr	r2, [pc, #208]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800276c:	4b32      	ldr	r3, [pc, #200]	; (8002838 <HAL_GPIO_Init+0x354>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d003      	beq.n	8002790 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002790:	4a29      	ldr	r2, [pc, #164]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002796:	4b28      	ldr	r3, [pc, #160]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	43db      	mvns	r3, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4013      	ands	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d003      	beq.n	80027ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027ba:	4a1f      	ldr	r2, [pc, #124]	; (8002838 <HAL_GPIO_Init+0x354>)
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027c0:	4b1d      	ldr	r3, [pc, #116]	; (8002838 <HAL_GPIO_Init+0x354>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	43db      	mvns	r3, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4013      	ands	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027e4:	4a14      	ldr	r2, [pc, #80]	; (8002838 <HAL_GPIO_Init+0x354>)
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	3301      	adds	r3, #1
 80027ee:	61fb      	str	r3, [r7, #28]
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	2b0f      	cmp	r3, #15
 80027f4:	f67f ae86 	bls.w	8002504 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	3724      	adds	r7, #36	; 0x24
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40013800 	.word	0x40013800
 8002810:	40020000 	.word	0x40020000
 8002814:	40020400 	.word	0x40020400
 8002818:	40020800 	.word	0x40020800
 800281c:	40020c00 	.word	0x40020c00
 8002820:	40021000 	.word	0x40021000
 8002824:	40021400 	.word	0x40021400
 8002828:	40021800 	.word	0x40021800
 800282c:	40021c00 	.word	0x40021c00
 8002830:	40022000 	.word	0x40022000
 8002834:	40022400 	.word	0x40022400
 8002838:	40013c00 	.word	0x40013c00

0800283c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	460b      	mov	r3, r1
 8002846:	807b      	strh	r3, [r7, #2]
 8002848:	4613      	mov	r3, r2
 800284a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800284c:	787b      	ldrb	r3, [r7, #1]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002852:	887a      	ldrh	r2, [r7, #2]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002858:	e003      	b.n	8002862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800285a:	887b      	ldrh	r3, [r7, #2]
 800285c:	041a      	lsls	r2, r3, #16
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	619a      	str	r2, [r3, #24]
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800286e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002870:	b08f      	sub	sp, #60	; 0x3c
 8002872:	af0a      	add	r7, sp, #40	; 0x28
 8002874:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e116      	b.n	8002aae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d106      	bne.n	80028a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7fe fb52 	bl	8000f44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2203      	movs	r2, #3
 80028a4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d102      	bne.n	80028ba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f001 ffbe 	bl	8004840 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	603b      	str	r3, [r7, #0]
 80028ca:	687e      	ldr	r6, [r7, #4]
 80028cc:	466d      	mov	r5, sp
 80028ce:	f106 0410 	add.w	r4, r6, #16
 80028d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80028de:	e885 0003 	stmia.w	r5, {r0, r1}
 80028e2:	1d33      	adds	r3, r6, #4
 80028e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028e6:	6838      	ldr	r0, [r7, #0]
 80028e8:	f001 ff52 	bl	8004790 <USB_CoreInit>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d005      	beq.n	80028fe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2202      	movs	r2, #2
 80028f6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e0d7      	b.n	8002aae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2100      	movs	r1, #0
 8002904:	4618      	mov	r0, r3
 8002906:	f001 ffac 	bl	8004862 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800290a:	2300      	movs	r3, #0
 800290c:	73fb      	strb	r3, [r7, #15]
 800290e:	e04a      	b.n	80029a6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002910:	7bfa      	ldrb	r2, [r7, #15]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	333d      	adds	r3, #61	; 0x3d
 8002920:	2201      	movs	r2, #1
 8002922:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002924:	7bfa      	ldrb	r2, [r7, #15]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	333c      	adds	r3, #60	; 0x3c
 8002934:	7bfa      	ldrb	r2, [r7, #15]
 8002936:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002938:	7bfa      	ldrb	r2, [r7, #15]
 800293a:	7bfb      	ldrb	r3, [r7, #15]
 800293c:	b298      	uxth	r0, r3
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	4613      	mov	r3, r2
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	4413      	add	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	440b      	add	r3, r1
 800294a:	3344      	adds	r3, #68	; 0x44
 800294c:	4602      	mov	r2, r0
 800294e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002950:	7bfa      	ldrb	r2, [r7, #15]
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	4413      	add	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	3340      	adds	r3, #64	; 0x40
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002964:	7bfa      	ldrb	r2, [r7, #15]
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	4613      	mov	r3, r2
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	4413      	add	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	440b      	add	r3, r1
 8002972:	3348      	adds	r3, #72	; 0x48
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002978:	7bfa      	ldrb	r2, [r7, #15]
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	4413      	add	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	334c      	adds	r3, #76	; 0x4c
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800298c:	7bfa      	ldrb	r2, [r7, #15]
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	4613      	mov	r3, r2
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	4413      	add	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	3354      	adds	r3, #84	; 0x54
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
 80029a2:	3301      	adds	r3, #1
 80029a4:	73fb      	strb	r3, [r7, #15]
 80029a6:	7bfa      	ldrb	r2, [r7, #15]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d3af      	bcc.n	8002910 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029b0:	2300      	movs	r3, #0
 80029b2:	73fb      	strb	r3, [r7, #15]
 80029b4:	e044      	b.n	8002a40 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029b6:	7bfa      	ldrb	r2, [r7, #15]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80029cc:	7bfa      	ldrb	r2, [r7, #15]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80029de:	7bfa      	ldrb	r2, [r7, #15]
 80029e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029e2:	7bfa      	ldrb	r2, [r7, #15]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	4413      	add	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80029f4:	2200      	movs	r2, #0
 80029f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029f8:	7bfa      	ldrb	r2, [r7, #15]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4413      	add	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a0e:	7bfa      	ldrb	r2, [r7, #15]
 8002a10:	6879      	ldr	r1, [r7, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	00db      	lsls	r3, r3, #3
 8002a16:	4413      	add	r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a24:	7bfa      	ldrb	r2, [r7, #15]
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	4413      	add	r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a3a:	7bfb      	ldrb	r3, [r7, #15]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	73fb      	strb	r3, [r7, #15]
 8002a40:	7bfa      	ldrb	r2, [r7, #15]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d3b5      	bcc.n	80029b6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	687e      	ldr	r6, [r7, #4]
 8002a52:	466d      	mov	r5, sp
 8002a54:	f106 0410 	add.w	r4, r6, #16
 8002a58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a60:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a64:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a68:	1d33      	adds	r3, r6, #4
 8002a6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a6c:	6838      	ldr	r0, [r7, #0]
 8002a6e:	f001 ff45 	bl	80048fc <USB_DevInit>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e014      	b.n	8002aae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d102      	bne.n	8002aa2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 f80b 	bl	8002ab8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f002 f903 	bl	8004cb2 <USB_DevDisconnect>

  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002ab8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <HAL_PCDEx_ActivateLPM+0x44>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	10000003 	.word	0x10000003

08002b00 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b04:	4b05      	ldr	r3, [pc, #20]	; (8002b1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a04      	ldr	r2, [pc, #16]	; (8002b1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b0e:	6013      	str	r3, [r2, #0]
}
 8002b10:	bf00      	nop
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	40007000 	.word	0x40007000

08002b20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b2a:	4b23      	ldr	r3, [pc, #140]	; (8002bb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	4a22      	ldr	r2, [pc, #136]	; (8002bb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b34:	6413      	str	r3, [r2, #64]	; 0x40
 8002b36:	4b20      	ldr	r3, [pc, #128]	; (8002bb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002b42:	4b1e      	ldr	r3, [pc, #120]	; (8002bbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1d      	ldr	r2, [pc, #116]	; (8002bbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b4c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b4e:	f7fe fbef 	bl	8001330 <HAL_GetTick>
 8002b52:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b54:	e009      	b.n	8002b6a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b56:	f7fe fbeb 	bl	8001330 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b64:	d901      	bls.n	8002b6a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e022      	b.n	8002bb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b6a:	4b14      	ldr	r3, [pc, #80]	; (8002bbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b76:	d1ee      	bne.n	8002b56 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002b78:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0f      	ldr	r2, [pc, #60]	; (8002bbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b82:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b84:	f7fe fbd4 	bl	8001330 <HAL_GetTick>
 8002b88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b8a:	e009      	b.n	8002ba0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b8c:	f7fe fbd0 	bl	8001330 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b9a:	d901      	bls.n	8002ba0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e007      	b.n	8002bb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ba0:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bac:	d1ee      	bne.n	8002b8c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	40007000 	.word	0x40007000

08002bc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e29b      	b.n	800310e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8087 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002be4:	4b96      	ldr	r3, [pc, #600]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d00c      	beq.n	8002c0a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bf0:	4b93      	ldr	r3, [pc, #588]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 030c 	and.w	r3, r3, #12
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d112      	bne.n	8002c22 <HAL_RCC_OscConfig+0x62>
 8002bfc:	4b90      	ldr	r3, [pc, #576]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c08:	d10b      	bne.n	8002c22 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c0a:	4b8d      	ldr	r3, [pc, #564]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d06c      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x130>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d168      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e275      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c2a:	d106      	bne.n	8002c3a <HAL_RCC_OscConfig+0x7a>
 8002c2c:	4b84      	ldr	r3, [pc, #528]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a83      	ldr	r2, [pc, #524]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	e02e      	b.n	8002c98 <HAL_RCC_OscConfig+0xd8>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x9c>
 8002c42:	4b7f      	ldr	r3, [pc, #508]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a7e      	ldr	r2, [pc, #504]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	4b7c      	ldr	r3, [pc, #496]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a7b      	ldr	r2, [pc, #492]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	e01d      	b.n	8002c98 <HAL_RCC_OscConfig+0xd8>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c64:	d10c      	bne.n	8002c80 <HAL_RCC_OscConfig+0xc0>
 8002c66:	4b76      	ldr	r3, [pc, #472]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a75      	ldr	r2, [pc, #468]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	4b73      	ldr	r3, [pc, #460]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a72      	ldr	r2, [pc, #456]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	e00b      	b.n	8002c98 <HAL_RCC_OscConfig+0xd8>
 8002c80:	4b6f      	ldr	r3, [pc, #444]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a6e      	ldr	r2, [pc, #440]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c8a:	6013      	str	r3, [r2, #0]
 8002c8c:	4b6c      	ldr	r3, [pc, #432]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a6b      	ldr	r2, [pc, #428]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca0:	f7fe fb46 	bl	8001330 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7fe fb42 	bl	8001330 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b64      	cmp	r3, #100	; 0x64
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e229      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cba:	4b61      	ldr	r3, [pc, #388]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0f0      	beq.n	8002ca8 <HAL_RCC_OscConfig+0xe8>
 8002cc6:	e014      	b.n	8002cf2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fb32 	bl	8001330 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd0:	f7fe fb2e 	bl	8001330 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b64      	cmp	r3, #100	; 0x64
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e215      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ce2:	4b57      	ldr	r3, [pc, #348]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x110>
 8002cee:	e000      	b.n	8002cf2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d069      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cfe:	4b50      	ldr	r3, [pc, #320]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d0a:	4b4d      	ldr	r3, [pc, #308]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 030c 	and.w	r3, r3, #12
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d11c      	bne.n	8002d50 <HAL_RCC_OscConfig+0x190>
 8002d16:	4b4a      	ldr	r3, [pc, #296]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d116      	bne.n	8002d50 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d22:	4b47      	ldr	r3, [pc, #284]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <HAL_RCC_OscConfig+0x17a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d001      	beq.n	8002d3a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e1e9      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3a:	4b41      	ldr	r3, [pc, #260]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	493d      	ldr	r1, [pc, #244]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d4e:	e040      	b.n	8002dd2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d023      	beq.n	8002da0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d58:	4b39      	ldr	r3, [pc, #228]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a38      	ldr	r2, [pc, #224]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d5e:	f043 0301 	orr.w	r3, r3, #1
 8002d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7fe fae4 	bl	8001330 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d6c:	f7fe fae0 	bl	8001330 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e1c7      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d7e:	4b30      	ldr	r3, [pc, #192]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8a:	4b2d      	ldr	r3, [pc, #180]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	4929      	ldr	r1, [pc, #164]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	600b      	str	r3, [r1, #0]
 8002d9e:	e018      	b.n	8002dd2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002da0:	4b27      	ldr	r3, [pc, #156]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a26      	ldr	r2, [pc, #152]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002da6:	f023 0301 	bic.w	r3, r3, #1
 8002daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fe fac0 	bl	8001330 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db4:	f7fe fabc 	bl	8001330 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e1a3      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc6:	4b1e      	ldr	r3, [pc, #120]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0308 	and.w	r3, r3, #8
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d038      	beq.n	8002e50 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d019      	beq.n	8002e1a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002de6:	4b16      	ldr	r3, [pc, #88]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002de8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dea:	4a15      	ldr	r2, [pc, #84]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df2:	f7fe fa9d 	bl	8001330 <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dfa:	f7fe fa99 	bl	8001330 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e180      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e0c:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0f0      	beq.n	8002dfa <HAL_RCC_OscConfig+0x23a>
 8002e18:	e01a      	b.n	8002e50 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e1a:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e1e:	4a08      	ldr	r2, [pc, #32]	; (8002e40 <HAL_RCC_OscConfig+0x280>)
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7fe fa83 	bl	8001330 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e2c:	e00a      	b.n	8002e44 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e2e:	f7fe fa7f 	bl	8001330 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d903      	bls.n	8002e44 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e166      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
 8002e40:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e44:	4b92      	ldr	r3, [pc, #584]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002e46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1ee      	bne.n	8002e2e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 80a4 	beq.w	8002fa6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5e:	4b8c      	ldr	r3, [pc, #560]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10d      	bne.n	8002e86 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6a:	4b89      	ldr	r3, [pc, #548]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	4a88      	ldr	r2, [pc, #544]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e74:	6413      	str	r3, [r2, #64]	; 0x40
 8002e76:	4b86      	ldr	r3, [pc, #536]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e82:	2301      	movs	r3, #1
 8002e84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e86:	4b83      	ldr	r3, [pc, #524]	; (8003094 <HAL_RCC_OscConfig+0x4d4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d118      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002e92:	4b80      	ldr	r3, [pc, #512]	; (8003094 <HAL_RCC_OscConfig+0x4d4>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a7f      	ldr	r2, [pc, #508]	; (8003094 <HAL_RCC_OscConfig+0x4d4>)
 8002e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e9e:	f7fe fa47 	bl	8001330 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ea4:	e008      	b.n	8002eb8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea6:	f7fe fa43 	bl	8001330 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b64      	cmp	r3, #100	; 0x64
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e12a      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eb8:	4b76      	ldr	r3, [pc, #472]	; (8003094 <HAL_RCC_OscConfig+0x4d4>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0f0      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d106      	bne.n	8002eda <HAL_RCC_OscConfig+0x31a>
 8002ecc:	4b70      	ldr	r3, [pc, #448]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed0:	4a6f      	ldr	r2, [pc, #444]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002ed2:	f043 0301 	orr.w	r3, r3, #1
 8002ed6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ed8:	e02d      	b.n	8002f36 <HAL_RCC_OscConfig+0x376>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10c      	bne.n	8002efc <HAL_RCC_OscConfig+0x33c>
 8002ee2:	4b6b      	ldr	r3, [pc, #428]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ee6:	4a6a      	ldr	r2, [pc, #424]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002ee8:	f023 0301 	bic.w	r3, r3, #1
 8002eec:	6713      	str	r3, [r2, #112]	; 0x70
 8002eee:	4b68      	ldr	r3, [pc, #416]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ef2:	4a67      	ldr	r2, [pc, #412]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002ef4:	f023 0304 	bic.w	r3, r3, #4
 8002ef8:	6713      	str	r3, [r2, #112]	; 0x70
 8002efa:	e01c      	b.n	8002f36 <HAL_RCC_OscConfig+0x376>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	2b05      	cmp	r3, #5
 8002f02:	d10c      	bne.n	8002f1e <HAL_RCC_OscConfig+0x35e>
 8002f04:	4b62      	ldr	r3, [pc, #392]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f08:	4a61      	ldr	r2, [pc, #388]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f0a:	f043 0304 	orr.w	r3, r3, #4
 8002f0e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f10:	4b5f      	ldr	r3, [pc, #380]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f14:	4a5e      	ldr	r2, [pc, #376]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f1c:	e00b      	b.n	8002f36 <HAL_RCC_OscConfig+0x376>
 8002f1e:	4b5c      	ldr	r3, [pc, #368]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f22:	4a5b      	ldr	r2, [pc, #364]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f24:	f023 0301 	bic.w	r3, r3, #1
 8002f28:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2a:	4b59      	ldr	r3, [pc, #356]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2e:	4a58      	ldr	r2, [pc, #352]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f30:	f023 0304 	bic.w	r3, r3, #4
 8002f34:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d015      	beq.n	8002f6a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3e:	f7fe f9f7 	bl	8001330 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f44:	e00a      	b.n	8002f5c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f46:	f7fe f9f3 	bl	8001330 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e0d8      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f5c:	4b4c      	ldr	r3, [pc, #304]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0ee      	beq.n	8002f46 <HAL_RCC_OscConfig+0x386>
 8002f68:	e014      	b.n	8002f94 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6a:	f7fe f9e1 	bl	8001330 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f70:	e00a      	b.n	8002f88 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f72:	f7fe f9dd 	bl	8001330 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e0c2      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f88:	4b41      	ldr	r3, [pc, #260]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1ee      	bne.n	8002f72 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f94:	7dfb      	ldrb	r3, [r7, #23]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d105      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9a:	4b3d      	ldr	r3, [pc, #244]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	4a3c      	ldr	r2, [pc, #240]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002fa0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fa4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 80ae 	beq.w	800310c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fb0:	4b37      	ldr	r3, [pc, #220]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 030c 	and.w	r3, r3, #12
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d06d      	beq.n	8003098 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d14b      	bne.n	800305c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc4:	4b32      	ldr	r3, [pc, #200]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a31      	ldr	r2, [pc, #196]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002fca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd0:	f7fe f9ae 	bl	8001330 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd8:	f7fe f9aa 	bl	8001330 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e091      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fea:	4b29      	ldr	r3, [pc, #164]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1f0      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69da      	ldr	r2, [r3, #28]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	019b      	lsls	r3, r3, #6
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300c:	085b      	lsrs	r3, r3, #1
 800300e:	3b01      	subs	r3, #1
 8003010:	041b      	lsls	r3, r3, #16
 8003012:	431a      	orrs	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003018:	061b      	lsls	r3, r3, #24
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003020:	071b      	lsls	r3, r3, #28
 8003022:	491b      	ldr	r1, [pc, #108]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003028:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a18      	ldr	r2, [pc, #96]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 800302e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003034:	f7fe f97c 	bl	8001330 <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800303c:	f7fe f978 	bl	8001330 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e05f      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304e:	4b10      	ldr	r3, [pc, #64]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0x47c>
 800305a:	e057      	b.n	800310c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800305c:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a0b      	ldr	r2, [pc, #44]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8003062:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003066:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7fe f962 	bl	8001330 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003070:	f7fe f95e 	bl	8001330 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e045      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003082:	4b03      	ldr	r3, [pc, #12]	; (8003090 <HAL_RCC_OscConfig+0x4d0>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0x4b0>
 800308e:	e03d      	b.n	800310c <HAL_RCC_OscConfig+0x54c>
 8003090:	40023800 	.word	0x40023800
 8003094:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003098:	4b1f      	ldr	r3, [pc, #124]	; (8003118 <HAL_RCC_OscConfig+0x558>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d030      	beq.n	8003108 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d129      	bne.n	8003108 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030be:	429a      	cmp	r2, r3
 80030c0:	d122      	bne.n	8003108 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030c8:	4013      	ands	r3, r2
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d119      	bne.n	8003108 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030de:	085b      	lsrs	r3, r3, #1
 80030e0:	3b01      	subs	r3, #1
 80030e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d10f      	bne.n	8003108 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d107      	bne.n	8003108 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003104:	429a      	cmp	r2, r3
 8003106:	d001      	beq.n	800310c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e000      	b.n	800310e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800

0800311c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d101      	bne.n	8003134 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0d0      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003134:	4b6a      	ldr	r3, [pc, #424]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 030f 	and.w	r3, r3, #15
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	429a      	cmp	r2, r3
 8003140:	d910      	bls.n	8003164 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003142:	4b67      	ldr	r3, [pc, #412]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f023 020f 	bic.w	r2, r3, #15
 800314a:	4965      	ldr	r1, [pc, #404]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	4313      	orrs	r3, r2
 8003150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003152:	4b63      	ldr	r3, [pc, #396]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	429a      	cmp	r2, r3
 800315e:	d001      	beq.n	8003164 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e0b8      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d020      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d005      	beq.n	8003188 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800317c:	4b59      	ldr	r3, [pc, #356]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	4a58      	ldr	r2, [pc, #352]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003182:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003186:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b00      	cmp	r3, #0
 8003192:	d005      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003194:	4b53      	ldr	r3, [pc, #332]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	4a52      	ldr	r2, [pc, #328]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 800319a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800319e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031a0:	4b50      	ldr	r3, [pc, #320]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	494d      	ldr	r1, [pc, #308]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d040      	beq.n	8003240 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d107      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c6:	4b47      	ldr	r3, [pc, #284]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d115      	bne.n	80031fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e07f      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d107      	bne.n	80031ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031de:	4b41      	ldr	r3, [pc, #260]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d109      	bne.n	80031fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e073      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ee:	4b3d      	ldr	r3, [pc, #244]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e06b      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031fe:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f023 0203 	bic.w	r2, r3, #3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	4936      	ldr	r1, [pc, #216]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 800320c:	4313      	orrs	r3, r2
 800320e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003210:	f7fe f88e 	bl	8001330 <HAL_GetTick>
 8003214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003216:	e00a      	b.n	800322e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003218:	f7fe f88a 	bl	8001330 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	f241 3288 	movw	r2, #5000	; 0x1388
 8003226:	4293      	cmp	r3, r2
 8003228:	d901      	bls.n	800322e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e053      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800322e:	4b2d      	ldr	r3, [pc, #180]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 020c 	and.w	r2, r3, #12
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	429a      	cmp	r2, r3
 800323e:	d1eb      	bne.n	8003218 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003240:	4b27      	ldr	r3, [pc, #156]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 030f 	and.w	r3, r3, #15
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	429a      	cmp	r2, r3
 800324c:	d210      	bcs.n	8003270 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800324e:	4b24      	ldr	r3, [pc, #144]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f023 020f 	bic.w	r2, r3, #15
 8003256:	4922      	ldr	r1, [pc, #136]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	4313      	orrs	r3, r2
 800325c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800325e:	4b20      	ldr	r3, [pc, #128]	; (80032e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e032      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d008      	beq.n	800328e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800327c:	4b19      	ldr	r3, [pc, #100]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4916      	ldr	r1, [pc, #88]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 800328a:	4313      	orrs	r3, r2
 800328c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d009      	beq.n	80032ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800329a:	4b12      	ldr	r3, [pc, #72]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	490e      	ldr	r1, [pc, #56]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ae:	f000 f821 	bl	80032f4 <HAL_RCC_GetSysClockFreq>
 80032b2:	4602      	mov	r2, r0
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_RCC_ClockConfig+0x1c8>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	091b      	lsrs	r3, r3, #4
 80032ba:	f003 030f 	and.w	r3, r3, #15
 80032be:	490a      	ldr	r1, [pc, #40]	; (80032e8 <HAL_RCC_ClockConfig+0x1cc>)
 80032c0:	5ccb      	ldrb	r3, [r1, r3]
 80032c2:	fa22 f303 	lsr.w	r3, r2, r3
 80032c6:	4a09      	ldr	r2, [pc, #36]	; (80032ec <HAL_RCC_ClockConfig+0x1d0>)
 80032c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032ca:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <HAL_RCC_ClockConfig+0x1d4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fd ffea 	bl	80012a8 <HAL_InitTick>

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40023c00 	.word	0x40023c00
 80032e4:	40023800 	.word	0x40023800
 80032e8:	08007948 	.word	0x08007948
 80032ec:	20000000 	.word	0x20000000
 80032f0:	20000004 	.word	0x20000004

080032f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032f8:	b094      	sub	sp, #80	; 0x50
 80032fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80032fc:	2300      	movs	r3, #0
 80032fe:	647b      	str	r3, [r7, #68]	; 0x44
 8003300:	2300      	movs	r3, #0
 8003302:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003304:	2300      	movs	r3, #0
 8003306:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003308:	2300      	movs	r3, #0
 800330a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800330c:	4b79      	ldr	r3, [pc, #484]	; (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 030c 	and.w	r3, r3, #12
 8003314:	2b08      	cmp	r3, #8
 8003316:	d00d      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x40>
 8003318:	2b08      	cmp	r3, #8
 800331a:	f200 80e1 	bhi.w	80034e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800331e:	2b00      	cmp	r3, #0
 8003320:	d002      	beq.n	8003328 <HAL_RCC_GetSysClockFreq+0x34>
 8003322:	2b04      	cmp	r3, #4
 8003324:	d003      	beq.n	800332e <HAL_RCC_GetSysClockFreq+0x3a>
 8003326:	e0db      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003328:	4b73      	ldr	r3, [pc, #460]	; (80034f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800332a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800332c:	e0db      	b.n	80034e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800332e:	4b73      	ldr	r3, [pc, #460]	; (80034fc <HAL_RCC_GetSysClockFreq+0x208>)
 8003330:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003332:	e0d8      	b.n	80034e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003334:	4b6f      	ldr	r3, [pc, #444]	; (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800333c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800333e:	4b6d      	ldr	r3, [pc, #436]	; (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d063      	beq.n	8003412 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800334a:	4b6a      	ldr	r3, [pc, #424]	; (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	099b      	lsrs	r3, r3, #6
 8003350:	2200      	movs	r2, #0
 8003352:	63bb      	str	r3, [r7, #56]	; 0x38
 8003354:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800335c:	633b      	str	r3, [r7, #48]	; 0x30
 800335e:	2300      	movs	r3, #0
 8003360:	637b      	str	r3, [r7, #52]	; 0x34
 8003362:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003366:	4622      	mov	r2, r4
 8003368:	462b      	mov	r3, r5
 800336a:	f04f 0000 	mov.w	r0, #0
 800336e:	f04f 0100 	mov.w	r1, #0
 8003372:	0159      	lsls	r1, r3, #5
 8003374:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003378:	0150      	lsls	r0, r2, #5
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	4621      	mov	r1, r4
 8003380:	1a51      	subs	r1, r2, r1
 8003382:	6139      	str	r1, [r7, #16]
 8003384:	4629      	mov	r1, r5
 8003386:	eb63 0301 	sbc.w	r3, r3, r1
 800338a:	617b      	str	r3, [r7, #20]
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	f04f 0300 	mov.w	r3, #0
 8003394:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003398:	4659      	mov	r1, fp
 800339a:	018b      	lsls	r3, r1, #6
 800339c:	4651      	mov	r1, sl
 800339e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033a2:	4651      	mov	r1, sl
 80033a4:	018a      	lsls	r2, r1, #6
 80033a6:	4651      	mov	r1, sl
 80033a8:	ebb2 0801 	subs.w	r8, r2, r1
 80033ac:	4659      	mov	r1, fp
 80033ae:	eb63 0901 	sbc.w	r9, r3, r1
 80033b2:	f04f 0200 	mov.w	r2, #0
 80033b6:	f04f 0300 	mov.w	r3, #0
 80033ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033c6:	4690      	mov	r8, r2
 80033c8:	4699      	mov	r9, r3
 80033ca:	4623      	mov	r3, r4
 80033cc:	eb18 0303 	adds.w	r3, r8, r3
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	462b      	mov	r3, r5
 80033d4:	eb49 0303 	adc.w	r3, r9, r3
 80033d8:	60fb      	str	r3, [r7, #12]
 80033da:	f04f 0200 	mov.w	r2, #0
 80033de:	f04f 0300 	mov.w	r3, #0
 80033e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033e6:	4629      	mov	r1, r5
 80033e8:	024b      	lsls	r3, r1, #9
 80033ea:	4621      	mov	r1, r4
 80033ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033f0:	4621      	mov	r1, r4
 80033f2:	024a      	lsls	r2, r1, #9
 80033f4:	4610      	mov	r0, r2
 80033f6:	4619      	mov	r1, r3
 80033f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033fa:	2200      	movs	r2, #0
 80033fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80033fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003400:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003404:	f7fc ff74 	bl	80002f0 <__aeabi_uldivmod>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4613      	mov	r3, r2
 800340e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003410:	e058      	b.n	80034c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003412:	4b38      	ldr	r3, [pc, #224]	; (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	2200      	movs	r2, #0
 800341a:	4618      	mov	r0, r3
 800341c:	4611      	mov	r1, r2
 800341e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003422:	623b      	str	r3, [r7, #32]
 8003424:	2300      	movs	r3, #0
 8003426:	627b      	str	r3, [r7, #36]	; 0x24
 8003428:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800342c:	4642      	mov	r2, r8
 800342e:	464b      	mov	r3, r9
 8003430:	f04f 0000 	mov.w	r0, #0
 8003434:	f04f 0100 	mov.w	r1, #0
 8003438:	0159      	lsls	r1, r3, #5
 800343a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800343e:	0150      	lsls	r0, r2, #5
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4641      	mov	r1, r8
 8003446:	ebb2 0a01 	subs.w	sl, r2, r1
 800344a:	4649      	mov	r1, r9
 800344c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800345c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003460:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003464:	ebb2 040a 	subs.w	r4, r2, sl
 8003468:	eb63 050b 	sbc.w	r5, r3, fp
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	00eb      	lsls	r3, r5, #3
 8003476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347a:	00e2      	lsls	r2, r4, #3
 800347c:	4614      	mov	r4, r2
 800347e:	461d      	mov	r5, r3
 8003480:	4643      	mov	r3, r8
 8003482:	18e3      	adds	r3, r4, r3
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	464b      	mov	r3, r9
 8003488:	eb45 0303 	adc.w	r3, r5, r3
 800348c:	607b      	str	r3, [r7, #4]
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	f04f 0300 	mov.w	r3, #0
 8003496:	e9d7 4500 	ldrd	r4, r5, [r7]
 800349a:	4629      	mov	r1, r5
 800349c:	028b      	lsls	r3, r1, #10
 800349e:	4621      	mov	r1, r4
 80034a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034a4:	4621      	mov	r1, r4
 80034a6:	028a      	lsls	r2, r1, #10
 80034a8:	4610      	mov	r0, r2
 80034aa:	4619      	mov	r1, r3
 80034ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034ae:	2200      	movs	r2, #0
 80034b0:	61bb      	str	r3, [r7, #24]
 80034b2:	61fa      	str	r2, [r7, #28]
 80034b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034b8:	f7fc ff1a 	bl	80002f0 <__aeabi_uldivmod>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	4613      	mov	r3, r2
 80034c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80034c4:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	3301      	adds	r3, #1
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80034d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034de:	e002      	b.n	80034e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034e0:	4b05      	ldr	r3, [pc, #20]	; (80034f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80034e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3750      	adds	r7, #80	; 0x50
 80034ec:	46bd      	mov	sp, r7
 80034ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034f2:	bf00      	nop
 80034f4:	40023800 	.word	0x40023800
 80034f8:	00f42400 	.word	0x00f42400
 80034fc:	007a1200 	.word	0x007a1200

08003500 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003504:	4b03      	ldr	r3, [pc, #12]	; (8003514 <HAL_RCC_GetHCLKFreq+0x14>)
 8003506:	681b      	ldr	r3, [r3, #0]
}
 8003508:	4618      	mov	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000000 	.word	0x20000000

08003518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800351c:	f7ff fff0 	bl	8003500 <HAL_RCC_GetHCLKFreq>
 8003520:	4602      	mov	r2, r0
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	0a9b      	lsrs	r3, r3, #10
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	4903      	ldr	r1, [pc, #12]	; (800353c <HAL_RCC_GetPCLK1Freq+0x24>)
 800352e:	5ccb      	ldrb	r3, [r1, r3]
 8003530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003534:	4618      	mov	r0, r3
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40023800 	.word	0x40023800
 800353c:	08007958 	.word	0x08007958

08003540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003544:	f7ff ffdc 	bl	8003500 <HAL_RCC_GetHCLKFreq>
 8003548:	4602      	mov	r2, r0
 800354a:	4b05      	ldr	r3, [pc, #20]	; (8003560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	0b5b      	lsrs	r3, r3, #13
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	4903      	ldr	r1, [pc, #12]	; (8003564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003556:	5ccb      	ldrb	r3, [r1, r3]
 8003558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800355c:	4618      	mov	r0, r3
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40023800 	.word	0x40023800
 8003564:	08007958 	.word	0x08007958

08003568 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003578:	2300      	movs	r3, #0
 800357a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003580:	2300      	movs	r3, #0
 8003582:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d012      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003590:	4b69      	ldr	r3, [pc, #420]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	4a68      	ldr	r2, [pc, #416]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003596:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800359a:	6093      	str	r3, [r2, #8]
 800359c:	4b66      	ldr	r3, [pc, #408]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a4:	4964      	ldr	r1, [pc, #400]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80035b2:	2301      	movs	r3, #1
 80035b4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d017      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035c2:	4b5d      	ldr	r3, [pc, #372]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d0:	4959      	ldr	r1, [pc, #356]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035e0:	d101      	bne.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80035e2:	2301      	movs	r3, #1
 80035e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80035ee:	2301      	movs	r3, #1
 80035f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d017      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80035fe:	4b4e      	ldr	r3, [pc, #312]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003604:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360c:	494a      	ldr	r1, [pc, #296]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800360e:	4313      	orrs	r3, r2
 8003610:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003618:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800361c:	d101      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800361e:	2301      	movs	r3, #1
 8003620:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800362a:	2301      	movs	r3, #1
 800362c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800363a:	2301      	movs	r3, #1
 800363c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0320 	and.w	r3, r3, #32
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 808b 	beq.w	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800364c:	4b3a      	ldr	r3, [pc, #232]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003650:	4a39      	ldr	r2, [pc, #228]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003656:	6413      	str	r3, [r2, #64]	; 0x40
 8003658:	4b37      	ldr	r3, [pc, #220]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003664:	4b35      	ldr	r3, [pc, #212]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a34      	ldr	r2, [pc, #208]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800366a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003670:	f7fd fe5e 	bl	8001330 <HAL_GetTick>
 8003674:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003676:	e008      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003678:	f7fd fe5a 	bl	8001330 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b64      	cmp	r3, #100	; 0x64
 8003684:	d901      	bls.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e38f      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800368a:	4b2c      	ldr	r3, [pc, #176]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d0f0      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003696:	4b28      	ldr	r3, [pc, #160]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800369e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d035      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d02e      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036b4:	4b20      	ldr	r3, [pc, #128]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036bc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036be:	4b1e      	ldr	r3, [pc, #120]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c2:	4a1d      	ldr	r2, [pc, #116]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036ca:	4b1b      	ldr	r3, [pc, #108]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ce:	4a1a      	ldr	r2, [pc, #104]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80036d6:	4a18      	ldr	r2, [pc, #96]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036dc:	4b16      	ldr	r3, [pc, #88]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d114      	bne.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e8:	f7fd fe22 	bl	8001330 <HAL_GetTick>
 80036ec:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ee:	e00a      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036f0:	f7fd fe1e 	bl	8001330 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e351      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003706:	4b0c      	ldr	r3, [pc, #48]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0ee      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800371a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800371e:	d111      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003720:	4b05      	ldr	r3, [pc, #20]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800372c:	4b04      	ldr	r3, [pc, #16]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800372e:	400b      	ands	r3, r1
 8003730:	4901      	ldr	r1, [pc, #4]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003732:	4313      	orrs	r3, r2
 8003734:	608b      	str	r3, [r1, #8]
 8003736:	e00b      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003738:	40023800 	.word	0x40023800
 800373c:	40007000 	.word	0x40007000
 8003740:	0ffffcff 	.word	0x0ffffcff
 8003744:	4bac      	ldr	r3, [pc, #688]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4aab      	ldr	r2, [pc, #684]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800374a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800374e:	6093      	str	r3, [r2, #8]
 8003750:	4ba9      	ldr	r3, [pc, #676]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003752:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375c:	49a6      	ldr	r1, [pc, #664]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800375e:	4313      	orrs	r3, r2
 8003760:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	d010      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800376e:	4ba2      	ldr	r3, [pc, #648]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003770:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003774:	4aa0      	ldr	r2, [pc, #640]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003776:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800377a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800377e:	4b9e      	ldr	r3, [pc, #632]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003780:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003788:	499b      	ldr	r1, [pc, #620]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800379c:	4b96      	ldr	r3, [pc, #600]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037aa:	4993      	ldr	r1, [pc, #588]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037be:	4b8e      	ldr	r3, [pc, #568]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037cc:	498a      	ldr	r1, [pc, #552]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037e0:	4b85      	ldr	r3, [pc, #532]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037ee:	4982      	ldr	r1, [pc, #520]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003802:	4b7d      	ldr	r3, [pc, #500]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003808:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003810:	4979      	ldr	r1, [pc, #484]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003824:	4b74      	ldr	r3, [pc, #464]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382a:	f023 0203 	bic.w	r2, r3, #3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003832:	4971      	ldr	r1, [pc, #452]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003846:	4b6c      	ldr	r3, [pc, #432]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	f023 020c 	bic.w	r2, r3, #12
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003854:	4968      	ldr	r1, [pc, #416]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003868:	4b63      	ldr	r3, [pc, #396]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003876:	4960      	ldr	r1, [pc, #384]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00a      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800388a:	4b5b      	ldr	r3, [pc, #364]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003890:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003898:	4957      	ldr	r1, [pc, #348]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038ac:	4b52      	ldr	r3, [pc, #328]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ba:	494f      	ldr	r1, [pc, #316]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80038ce:	4b4a      	ldr	r3, [pc, #296]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038dc:	4946      	ldr	r1, [pc, #280]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00a      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80038f0:	4b41      	ldr	r3, [pc, #260]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fe:	493e      	ldr	r1, [pc, #248]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003912:	4b39      	ldr	r3, [pc, #228]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003918:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003920:	4935      	ldr	r1, [pc, #212]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003922:	4313      	orrs	r3, r2
 8003924:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00a      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003934:	4b30      	ldr	r3, [pc, #192]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800393a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003942:	492d      	ldr	r1, [pc, #180]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d011      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003956:	4b28      	ldr	r3, [pc, #160]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800395c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003964:	4924      	ldr	r1, [pc, #144]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003966:	4313      	orrs	r3, r2
 8003968:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003970:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003974:	d101      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003976:	2301      	movs	r3, #1
 8003978:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0308 	and.w	r3, r3, #8
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003986:	2301      	movs	r3, #1
 8003988:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00a      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003996:	4b18      	ldr	r3, [pc, #96]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800399c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039a4:	4914      	ldr	r1, [pc, #80]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00b      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039b8:	4b0f      	ldr	r3, [pc, #60]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039be:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039c8:	490b      	ldr	r1, [pc, #44]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00f      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80039dc:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ec:	4902      	ldr	r1, [pc, #8]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039f4:	e002      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x494>
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00b      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a08:	4b8a      	ldr	r3, [pc, #552]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a0e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	4986      	ldr	r1, [pc, #536]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00b      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003a2c:	4b81      	ldr	r3, [pc, #516]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a32:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a3c:	497d      	ldr	r1, [pc, #500]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d006      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 80d6 	beq.w	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a58:	4b76      	ldr	r3, [pc, #472]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a75      	ldr	r2, [pc, #468]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a64:	f7fd fc64 	bl	8001330 <HAL_GetTick>
 8003a68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a6c:	f7fd fc60 	bl	8001330 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	; 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e195      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a7e:	4b6d      	ldr	r3, [pc, #436]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d021      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d11d      	bne.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a9e:	4b65      	ldr	r3, [pc, #404]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aa4:	0c1b      	lsrs	r3, r3, #16
 8003aa6:	f003 0303 	and.w	r3, r3, #3
 8003aaa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003aac:	4b61      	ldr	r3, [pc, #388]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ab2:	0e1b      	lsrs	r3, r3, #24
 8003ab4:	f003 030f 	and.w	r3, r3, #15
 8003ab8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	019a      	lsls	r2, r3, #6
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	041b      	lsls	r3, r3, #16
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	071b      	lsls	r3, r3, #28
 8003ad2:	4958      	ldr	r1, [pc, #352]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d004      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003aee:	d00a      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d02e      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b04:	d129      	bne.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003b06:	4b4b      	ldr	r3, [pc, #300]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b0c:	0c1b      	lsrs	r3, r3, #16
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b14:	4b47      	ldr	r3, [pc, #284]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b1a:	0f1b      	lsrs	r3, r3, #28
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	019a      	lsls	r2, r3, #6
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	041b      	lsls	r3, r3, #16
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	061b      	lsls	r3, r3, #24
 8003b34:	431a      	orrs	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	071b      	lsls	r3, r3, #28
 8003b3a:	493e      	ldr	r1, [pc, #248]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003b42:	4b3c      	ldr	r3, [pc, #240]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b48:	f023 021f 	bic.w	r2, r3, #31
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	3b01      	subs	r3, #1
 8003b52:	4938      	ldr	r1, [pc, #224]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d01d      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b66:	4b33      	ldr	r3, [pc, #204]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b6c:	0e1b      	lsrs	r3, r3, #24
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b74:	4b2f      	ldr	r3, [pc, #188]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b7a:	0f1b      	lsrs	r3, r3, #28
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	019a      	lsls	r2, r3, #6
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	041b      	lsls	r3, r3, #16
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	061b      	lsls	r3, r3, #24
 8003b94:	431a      	orrs	r2, r3
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	071b      	lsls	r3, r3, #28
 8003b9a:	4926      	ldr	r1, [pc, #152]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d011      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	019a      	lsls	r2, r3, #6
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	041b      	lsls	r3, r3, #16
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	061b      	lsls	r3, r3, #24
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	071b      	lsls	r3, r3, #28
 8003bca:	491a      	ldr	r1, [pc, #104]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003bd2:	4b18      	ldr	r3, [pc, #96]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a17      	ldr	r2, [pc, #92]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bd8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003bdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bde:	f7fd fba7 	bl	8001330 <HAL_GetTick>
 8003be2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003be6:	f7fd fba3 	bl	8001330 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b64      	cmp	r3, #100	; 0x64
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e0d8      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bf8:	4b0e      	ldr	r3, [pc, #56]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f0      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	f040 80ce 	bne.w	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003c0c:	4b09      	ldr	r3, [pc, #36]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a08      	ldr	r2, [pc, #32]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c18:	f7fd fb8a 	bl	8001330 <HAL_GetTick>
 8003c1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c1e:	e00b      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003c20:	f7fd fb86 	bl	8001330 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b64      	cmp	r3, #100	; 0x64
 8003c2c:	d904      	bls.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e0bb      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003c32:	bf00      	nop
 8003c34:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c38:	4b5e      	ldr	r3, [pc, #376]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c44:	d0ec      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d009      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d02e      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d12a      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c6e:	4b51      	ldr	r3, [pc, #324]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c74:	0c1b      	lsrs	r3, r3, #16
 8003c76:	f003 0303 	and.w	r3, r3, #3
 8003c7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c7c:	4b4d      	ldr	r3, [pc, #308]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c82:	0f1b      	lsrs	r3, r3, #28
 8003c84:	f003 0307 	and.w	r3, r3, #7
 8003c88:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	019a      	lsls	r2, r3, #6
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	041b      	lsls	r3, r3, #16
 8003c94:	431a      	orrs	r2, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	061b      	lsls	r3, r3, #24
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	071b      	lsls	r3, r3, #28
 8003ca2:	4944      	ldr	r1, [pc, #272]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003caa:	4b42      	ldr	r3, [pc, #264]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cb0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	021b      	lsls	r3, r3, #8
 8003cbc:	493d      	ldr	r1, [pc, #244]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d022      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cd8:	d11d      	bne.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003cda:	4b36      	ldr	r3, [pc, #216]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce0:	0e1b      	lsrs	r3, r3, #24
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ce8:	4b32      	ldr	r3, [pc, #200]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cee:	0f1b      	lsrs	r3, r3, #28
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	019a      	lsls	r2, r3, #6
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	041b      	lsls	r3, r3, #16
 8003d02:	431a      	orrs	r2, r3
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	061b      	lsls	r3, r3, #24
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	071b      	lsls	r3, r3, #28
 8003d0e:	4929      	ldr	r1, [pc, #164]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d028      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003d22:	4b24      	ldr	r3, [pc, #144]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d28:	0e1b      	lsrs	r3, r3, #24
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003d30:	4b20      	ldr	r3, [pc, #128]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d36:	0c1b      	lsrs	r3, r3, #16
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	019a      	lsls	r2, r3, #6
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	041b      	lsls	r3, r3, #16
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	061b      	lsls	r3, r3, #24
 8003d4e:	431a      	orrs	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	071b      	lsls	r3, r3, #28
 8003d56:	4917      	ldr	r1, [pc, #92]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003d5e:	4b15      	ldr	r3, [pc, #84]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6c:	4911      	ldr	r1, [pc, #68]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003d74:	4b0f      	ldr	r3, [pc, #60]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0e      	ldr	r2, [pc, #56]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d80:	f7fd fad6 	bl	8001330 <HAL_GetTick>
 8003d84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d88:	f7fd fad2 	bl	8001330 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b64      	cmp	r3, #100	; 0x64
 8003d94:	d901      	bls.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e007      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d9a:	4b06      	ldr	r3, [pc, #24]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003da2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003da6:	d1ef      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3720      	adds	r7, #32
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	40023800 	.word	0x40023800

08003db8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e040      	b.n	8003e4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d106      	bne.n	8003de0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7fd f852 	bl	8000e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2224      	movs	r2, #36	; 0x24
 8003de4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 0201 	bic.w	r2, r2, #1
 8003df4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f8b0 	bl	8003f5c <UART_SetConfig>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d101      	bne.n	8003e06 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e022      	b.n	8003e4c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fb08 	bl	8004424 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 fb8f 	bl	8004568 <UART_CheckIdleState>
 8003e4a:	4603      	mov	r3, r0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b08a      	sub	sp, #40	; 0x28
 8003e58:	af02      	add	r7, sp, #8
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	603b      	str	r3, [r7, #0]
 8003e60:	4613      	mov	r3, r2
 8003e62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e68:	2b20      	cmp	r3, #32
 8003e6a:	d171      	bne.n	8003f50 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d002      	beq.n	8003e78 <HAL_UART_Transmit+0x24>
 8003e72:	88fb      	ldrh	r3, [r7, #6]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e06a      	b.n	8003f52 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2221      	movs	r2, #33	; 0x21
 8003e88:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e8a:	f7fd fa51 	bl	8001330 <HAL_GetTick>
 8003e8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	88fa      	ldrh	r2, [r7, #6]
 8003e94:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	88fa      	ldrh	r2, [r7, #6]
 8003e9c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea8:	d108      	bne.n	8003ebc <HAL_UART_Transmit+0x68>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d104      	bne.n	8003ebc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	61bb      	str	r3, [r7, #24]
 8003eba:	e003      	b.n	8003ec4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ec4:	e02c      	b.n	8003f20 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	2180      	movs	r1, #128	; 0x80
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 fb96 	bl	8004602 <UART_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d001      	beq.n	8003ee0 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e038      	b.n	8003f52 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10b      	bne.n	8003efe <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	881b      	ldrh	r3, [r3, #0]
 8003eea:	461a      	mov	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ef4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	3302      	adds	r3, #2
 8003efa:	61bb      	str	r3, [r7, #24]
 8003efc:	e007      	b.n	8003f0e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	781a      	ldrb	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1cc      	bne.n	8003ec6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	9300      	str	r3, [sp, #0]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	2200      	movs	r2, #0
 8003f34:	2140      	movs	r1, #64	; 0x40
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 fb63 	bl	8004602 <UART_WaitOnFlagUntilTimeout>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e005      	b.n	8003f52 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	e000      	b.n	8003f52 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003f50:	2302      	movs	r3, #2
  }
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3720      	adds	r7, #32
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f64:	2300      	movs	r3, #0
 8003f66:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	431a      	orrs	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	431a      	orrs	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	69db      	ldr	r3, [r3, #28]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	4ba6      	ldr	r3, [pc, #664]	; (8004220 <UART_SetConfig+0x2c4>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6812      	ldr	r2, [r2, #0]
 8003f8e:	6979      	ldr	r1, [r7, #20]
 8003f90:	430b      	orrs	r3, r1
 8003f92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68da      	ldr	r2, [r3, #12]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a94      	ldr	r2, [pc, #592]	; (8004224 <UART_SetConfig+0x2c8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d120      	bne.n	800401a <UART_SetConfig+0xbe>
 8003fd8:	4b93      	ldr	r3, [pc, #588]	; (8004228 <UART_SetConfig+0x2cc>)
 8003fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d816      	bhi.n	8004014 <UART_SetConfig+0xb8>
 8003fe6:	a201      	add	r2, pc, #4	; (adr r2, 8003fec <UART_SetConfig+0x90>)
 8003fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fec:	08003ffd 	.word	0x08003ffd
 8003ff0:	08004009 	.word	0x08004009
 8003ff4:	08004003 	.word	0x08004003
 8003ff8:	0800400f 	.word	0x0800400f
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	77fb      	strb	r3, [r7, #31]
 8004000:	e150      	b.n	80042a4 <UART_SetConfig+0x348>
 8004002:	2302      	movs	r3, #2
 8004004:	77fb      	strb	r3, [r7, #31]
 8004006:	e14d      	b.n	80042a4 <UART_SetConfig+0x348>
 8004008:	2304      	movs	r3, #4
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	e14a      	b.n	80042a4 <UART_SetConfig+0x348>
 800400e:	2308      	movs	r3, #8
 8004010:	77fb      	strb	r3, [r7, #31]
 8004012:	e147      	b.n	80042a4 <UART_SetConfig+0x348>
 8004014:	2310      	movs	r3, #16
 8004016:	77fb      	strb	r3, [r7, #31]
 8004018:	e144      	b.n	80042a4 <UART_SetConfig+0x348>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a83      	ldr	r2, [pc, #524]	; (800422c <UART_SetConfig+0x2d0>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d132      	bne.n	800408a <UART_SetConfig+0x12e>
 8004024:	4b80      	ldr	r3, [pc, #512]	; (8004228 <UART_SetConfig+0x2cc>)
 8004026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402a:	f003 030c 	and.w	r3, r3, #12
 800402e:	2b0c      	cmp	r3, #12
 8004030:	d828      	bhi.n	8004084 <UART_SetConfig+0x128>
 8004032:	a201      	add	r2, pc, #4	; (adr r2, 8004038 <UART_SetConfig+0xdc>)
 8004034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004038:	0800406d 	.word	0x0800406d
 800403c:	08004085 	.word	0x08004085
 8004040:	08004085 	.word	0x08004085
 8004044:	08004085 	.word	0x08004085
 8004048:	08004079 	.word	0x08004079
 800404c:	08004085 	.word	0x08004085
 8004050:	08004085 	.word	0x08004085
 8004054:	08004085 	.word	0x08004085
 8004058:	08004073 	.word	0x08004073
 800405c:	08004085 	.word	0x08004085
 8004060:	08004085 	.word	0x08004085
 8004064:	08004085 	.word	0x08004085
 8004068:	0800407f 	.word	0x0800407f
 800406c:	2300      	movs	r3, #0
 800406e:	77fb      	strb	r3, [r7, #31]
 8004070:	e118      	b.n	80042a4 <UART_SetConfig+0x348>
 8004072:	2302      	movs	r3, #2
 8004074:	77fb      	strb	r3, [r7, #31]
 8004076:	e115      	b.n	80042a4 <UART_SetConfig+0x348>
 8004078:	2304      	movs	r3, #4
 800407a:	77fb      	strb	r3, [r7, #31]
 800407c:	e112      	b.n	80042a4 <UART_SetConfig+0x348>
 800407e:	2308      	movs	r3, #8
 8004080:	77fb      	strb	r3, [r7, #31]
 8004082:	e10f      	b.n	80042a4 <UART_SetConfig+0x348>
 8004084:	2310      	movs	r3, #16
 8004086:	77fb      	strb	r3, [r7, #31]
 8004088:	e10c      	b.n	80042a4 <UART_SetConfig+0x348>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a68      	ldr	r2, [pc, #416]	; (8004230 <UART_SetConfig+0x2d4>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d120      	bne.n	80040d6 <UART_SetConfig+0x17a>
 8004094:	4b64      	ldr	r3, [pc, #400]	; (8004228 <UART_SetConfig+0x2cc>)
 8004096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800409a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800409e:	2b30      	cmp	r3, #48	; 0x30
 80040a0:	d013      	beq.n	80040ca <UART_SetConfig+0x16e>
 80040a2:	2b30      	cmp	r3, #48	; 0x30
 80040a4:	d814      	bhi.n	80040d0 <UART_SetConfig+0x174>
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d009      	beq.n	80040be <UART_SetConfig+0x162>
 80040aa:	2b20      	cmp	r3, #32
 80040ac:	d810      	bhi.n	80040d0 <UART_SetConfig+0x174>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <UART_SetConfig+0x15c>
 80040b2:	2b10      	cmp	r3, #16
 80040b4:	d006      	beq.n	80040c4 <UART_SetConfig+0x168>
 80040b6:	e00b      	b.n	80040d0 <UART_SetConfig+0x174>
 80040b8:	2300      	movs	r3, #0
 80040ba:	77fb      	strb	r3, [r7, #31]
 80040bc:	e0f2      	b.n	80042a4 <UART_SetConfig+0x348>
 80040be:	2302      	movs	r3, #2
 80040c0:	77fb      	strb	r3, [r7, #31]
 80040c2:	e0ef      	b.n	80042a4 <UART_SetConfig+0x348>
 80040c4:	2304      	movs	r3, #4
 80040c6:	77fb      	strb	r3, [r7, #31]
 80040c8:	e0ec      	b.n	80042a4 <UART_SetConfig+0x348>
 80040ca:	2308      	movs	r3, #8
 80040cc:	77fb      	strb	r3, [r7, #31]
 80040ce:	e0e9      	b.n	80042a4 <UART_SetConfig+0x348>
 80040d0:	2310      	movs	r3, #16
 80040d2:	77fb      	strb	r3, [r7, #31]
 80040d4:	e0e6      	b.n	80042a4 <UART_SetConfig+0x348>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a56      	ldr	r2, [pc, #344]	; (8004234 <UART_SetConfig+0x2d8>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d120      	bne.n	8004122 <UART_SetConfig+0x1c6>
 80040e0:	4b51      	ldr	r3, [pc, #324]	; (8004228 <UART_SetConfig+0x2cc>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80040ea:	2bc0      	cmp	r3, #192	; 0xc0
 80040ec:	d013      	beq.n	8004116 <UART_SetConfig+0x1ba>
 80040ee:	2bc0      	cmp	r3, #192	; 0xc0
 80040f0:	d814      	bhi.n	800411c <UART_SetConfig+0x1c0>
 80040f2:	2b80      	cmp	r3, #128	; 0x80
 80040f4:	d009      	beq.n	800410a <UART_SetConfig+0x1ae>
 80040f6:	2b80      	cmp	r3, #128	; 0x80
 80040f8:	d810      	bhi.n	800411c <UART_SetConfig+0x1c0>
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <UART_SetConfig+0x1a8>
 80040fe:	2b40      	cmp	r3, #64	; 0x40
 8004100:	d006      	beq.n	8004110 <UART_SetConfig+0x1b4>
 8004102:	e00b      	b.n	800411c <UART_SetConfig+0x1c0>
 8004104:	2300      	movs	r3, #0
 8004106:	77fb      	strb	r3, [r7, #31]
 8004108:	e0cc      	b.n	80042a4 <UART_SetConfig+0x348>
 800410a:	2302      	movs	r3, #2
 800410c:	77fb      	strb	r3, [r7, #31]
 800410e:	e0c9      	b.n	80042a4 <UART_SetConfig+0x348>
 8004110:	2304      	movs	r3, #4
 8004112:	77fb      	strb	r3, [r7, #31]
 8004114:	e0c6      	b.n	80042a4 <UART_SetConfig+0x348>
 8004116:	2308      	movs	r3, #8
 8004118:	77fb      	strb	r3, [r7, #31]
 800411a:	e0c3      	b.n	80042a4 <UART_SetConfig+0x348>
 800411c:	2310      	movs	r3, #16
 800411e:	77fb      	strb	r3, [r7, #31]
 8004120:	e0c0      	b.n	80042a4 <UART_SetConfig+0x348>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a44      	ldr	r2, [pc, #272]	; (8004238 <UART_SetConfig+0x2dc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d125      	bne.n	8004178 <UART_SetConfig+0x21c>
 800412c:	4b3e      	ldr	r3, [pc, #248]	; (8004228 <UART_SetConfig+0x2cc>)
 800412e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004136:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800413a:	d017      	beq.n	800416c <UART_SetConfig+0x210>
 800413c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004140:	d817      	bhi.n	8004172 <UART_SetConfig+0x216>
 8004142:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004146:	d00b      	beq.n	8004160 <UART_SetConfig+0x204>
 8004148:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800414c:	d811      	bhi.n	8004172 <UART_SetConfig+0x216>
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <UART_SetConfig+0x1fe>
 8004152:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004156:	d006      	beq.n	8004166 <UART_SetConfig+0x20a>
 8004158:	e00b      	b.n	8004172 <UART_SetConfig+0x216>
 800415a:	2300      	movs	r3, #0
 800415c:	77fb      	strb	r3, [r7, #31]
 800415e:	e0a1      	b.n	80042a4 <UART_SetConfig+0x348>
 8004160:	2302      	movs	r3, #2
 8004162:	77fb      	strb	r3, [r7, #31]
 8004164:	e09e      	b.n	80042a4 <UART_SetConfig+0x348>
 8004166:	2304      	movs	r3, #4
 8004168:	77fb      	strb	r3, [r7, #31]
 800416a:	e09b      	b.n	80042a4 <UART_SetConfig+0x348>
 800416c:	2308      	movs	r3, #8
 800416e:	77fb      	strb	r3, [r7, #31]
 8004170:	e098      	b.n	80042a4 <UART_SetConfig+0x348>
 8004172:	2310      	movs	r3, #16
 8004174:	77fb      	strb	r3, [r7, #31]
 8004176:	e095      	b.n	80042a4 <UART_SetConfig+0x348>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a2f      	ldr	r2, [pc, #188]	; (800423c <UART_SetConfig+0x2e0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d125      	bne.n	80041ce <UART_SetConfig+0x272>
 8004182:	4b29      	ldr	r3, [pc, #164]	; (8004228 <UART_SetConfig+0x2cc>)
 8004184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004188:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800418c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004190:	d017      	beq.n	80041c2 <UART_SetConfig+0x266>
 8004192:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004196:	d817      	bhi.n	80041c8 <UART_SetConfig+0x26c>
 8004198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800419c:	d00b      	beq.n	80041b6 <UART_SetConfig+0x25a>
 800419e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041a2:	d811      	bhi.n	80041c8 <UART_SetConfig+0x26c>
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <UART_SetConfig+0x254>
 80041a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ac:	d006      	beq.n	80041bc <UART_SetConfig+0x260>
 80041ae:	e00b      	b.n	80041c8 <UART_SetConfig+0x26c>
 80041b0:	2301      	movs	r3, #1
 80041b2:	77fb      	strb	r3, [r7, #31]
 80041b4:	e076      	b.n	80042a4 <UART_SetConfig+0x348>
 80041b6:	2302      	movs	r3, #2
 80041b8:	77fb      	strb	r3, [r7, #31]
 80041ba:	e073      	b.n	80042a4 <UART_SetConfig+0x348>
 80041bc:	2304      	movs	r3, #4
 80041be:	77fb      	strb	r3, [r7, #31]
 80041c0:	e070      	b.n	80042a4 <UART_SetConfig+0x348>
 80041c2:	2308      	movs	r3, #8
 80041c4:	77fb      	strb	r3, [r7, #31]
 80041c6:	e06d      	b.n	80042a4 <UART_SetConfig+0x348>
 80041c8:	2310      	movs	r3, #16
 80041ca:	77fb      	strb	r3, [r7, #31]
 80041cc:	e06a      	b.n	80042a4 <UART_SetConfig+0x348>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a1b      	ldr	r2, [pc, #108]	; (8004240 <UART_SetConfig+0x2e4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d138      	bne.n	800424a <UART_SetConfig+0x2ee>
 80041d8:	4b13      	ldr	r3, [pc, #76]	; (8004228 <UART_SetConfig+0x2cc>)
 80041da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041de:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80041e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041e6:	d017      	beq.n	8004218 <UART_SetConfig+0x2bc>
 80041e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041ec:	d82a      	bhi.n	8004244 <UART_SetConfig+0x2e8>
 80041ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f2:	d00b      	beq.n	800420c <UART_SetConfig+0x2b0>
 80041f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f8:	d824      	bhi.n	8004244 <UART_SetConfig+0x2e8>
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <UART_SetConfig+0x2aa>
 80041fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004202:	d006      	beq.n	8004212 <UART_SetConfig+0x2b6>
 8004204:	e01e      	b.n	8004244 <UART_SetConfig+0x2e8>
 8004206:	2300      	movs	r3, #0
 8004208:	77fb      	strb	r3, [r7, #31]
 800420a:	e04b      	b.n	80042a4 <UART_SetConfig+0x348>
 800420c:	2302      	movs	r3, #2
 800420e:	77fb      	strb	r3, [r7, #31]
 8004210:	e048      	b.n	80042a4 <UART_SetConfig+0x348>
 8004212:	2304      	movs	r3, #4
 8004214:	77fb      	strb	r3, [r7, #31]
 8004216:	e045      	b.n	80042a4 <UART_SetConfig+0x348>
 8004218:	2308      	movs	r3, #8
 800421a:	77fb      	strb	r3, [r7, #31]
 800421c:	e042      	b.n	80042a4 <UART_SetConfig+0x348>
 800421e:	bf00      	nop
 8004220:	efff69f3 	.word	0xefff69f3
 8004224:	40011000 	.word	0x40011000
 8004228:	40023800 	.word	0x40023800
 800422c:	40004400 	.word	0x40004400
 8004230:	40004800 	.word	0x40004800
 8004234:	40004c00 	.word	0x40004c00
 8004238:	40005000 	.word	0x40005000
 800423c:	40011400 	.word	0x40011400
 8004240:	40007800 	.word	0x40007800
 8004244:	2310      	movs	r3, #16
 8004246:	77fb      	strb	r3, [r7, #31]
 8004248:	e02c      	b.n	80042a4 <UART_SetConfig+0x348>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a72      	ldr	r2, [pc, #456]	; (8004418 <UART_SetConfig+0x4bc>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d125      	bne.n	80042a0 <UART_SetConfig+0x344>
 8004254:	4b71      	ldr	r3, [pc, #452]	; (800441c <UART_SetConfig+0x4c0>)
 8004256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800425a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800425e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004262:	d017      	beq.n	8004294 <UART_SetConfig+0x338>
 8004264:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004268:	d817      	bhi.n	800429a <UART_SetConfig+0x33e>
 800426a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800426e:	d00b      	beq.n	8004288 <UART_SetConfig+0x32c>
 8004270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004274:	d811      	bhi.n	800429a <UART_SetConfig+0x33e>
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <UART_SetConfig+0x326>
 800427a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800427e:	d006      	beq.n	800428e <UART_SetConfig+0x332>
 8004280:	e00b      	b.n	800429a <UART_SetConfig+0x33e>
 8004282:	2300      	movs	r3, #0
 8004284:	77fb      	strb	r3, [r7, #31]
 8004286:	e00d      	b.n	80042a4 <UART_SetConfig+0x348>
 8004288:	2302      	movs	r3, #2
 800428a:	77fb      	strb	r3, [r7, #31]
 800428c:	e00a      	b.n	80042a4 <UART_SetConfig+0x348>
 800428e:	2304      	movs	r3, #4
 8004290:	77fb      	strb	r3, [r7, #31]
 8004292:	e007      	b.n	80042a4 <UART_SetConfig+0x348>
 8004294:	2308      	movs	r3, #8
 8004296:	77fb      	strb	r3, [r7, #31]
 8004298:	e004      	b.n	80042a4 <UART_SetConfig+0x348>
 800429a:	2310      	movs	r3, #16
 800429c:	77fb      	strb	r3, [r7, #31]
 800429e:	e001      	b.n	80042a4 <UART_SetConfig+0x348>
 80042a0:	2310      	movs	r3, #16
 80042a2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ac:	d15b      	bne.n	8004366 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80042ae:	7ffb      	ldrb	r3, [r7, #31]
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d828      	bhi.n	8004306 <UART_SetConfig+0x3aa>
 80042b4:	a201      	add	r2, pc, #4	; (adr r2, 80042bc <UART_SetConfig+0x360>)
 80042b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ba:	bf00      	nop
 80042bc:	080042e1 	.word	0x080042e1
 80042c0:	080042e9 	.word	0x080042e9
 80042c4:	080042f1 	.word	0x080042f1
 80042c8:	08004307 	.word	0x08004307
 80042cc:	080042f7 	.word	0x080042f7
 80042d0:	08004307 	.word	0x08004307
 80042d4:	08004307 	.word	0x08004307
 80042d8:	08004307 	.word	0x08004307
 80042dc:	080042ff 	.word	0x080042ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042e0:	f7ff f91a 	bl	8003518 <HAL_RCC_GetPCLK1Freq>
 80042e4:	61b8      	str	r0, [r7, #24]
        break;
 80042e6:	e013      	b.n	8004310 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042e8:	f7ff f92a 	bl	8003540 <HAL_RCC_GetPCLK2Freq>
 80042ec:	61b8      	str	r0, [r7, #24]
        break;
 80042ee:	e00f      	b.n	8004310 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042f0:	4b4b      	ldr	r3, [pc, #300]	; (8004420 <UART_SetConfig+0x4c4>)
 80042f2:	61bb      	str	r3, [r7, #24]
        break;
 80042f4:	e00c      	b.n	8004310 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042f6:	f7fe fffd 	bl	80032f4 <HAL_RCC_GetSysClockFreq>
 80042fa:	61b8      	str	r0, [r7, #24]
        break;
 80042fc:	e008      	b.n	8004310 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004302:	61bb      	str	r3, [r7, #24]
        break;
 8004304:	e004      	b.n	8004310 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004306:	2300      	movs	r3, #0
 8004308:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	77bb      	strb	r3, [r7, #30]
        break;
 800430e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d074      	beq.n	8004400 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	005a      	lsls	r2, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	085b      	lsrs	r3, r3, #1
 8004320:	441a      	add	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	fbb2 f3f3 	udiv	r3, r2, r3
 800432a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	2b0f      	cmp	r3, #15
 8004330:	d916      	bls.n	8004360 <UART_SetConfig+0x404>
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004338:	d212      	bcs.n	8004360 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	b29b      	uxth	r3, r3
 800433e:	f023 030f 	bic.w	r3, r3, #15
 8004342:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	085b      	lsrs	r3, r3, #1
 8004348:	b29b      	uxth	r3, r3
 800434a:	f003 0307 	and.w	r3, r3, #7
 800434e:	b29a      	uxth	r2, r3
 8004350:	89fb      	ldrh	r3, [r7, #14]
 8004352:	4313      	orrs	r3, r2
 8004354:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	89fa      	ldrh	r2, [r7, #14]
 800435c:	60da      	str	r2, [r3, #12]
 800435e:	e04f      	b.n	8004400 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	77bb      	strb	r3, [r7, #30]
 8004364:	e04c      	b.n	8004400 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004366:	7ffb      	ldrb	r3, [r7, #31]
 8004368:	2b08      	cmp	r3, #8
 800436a:	d828      	bhi.n	80043be <UART_SetConfig+0x462>
 800436c:	a201      	add	r2, pc, #4	; (adr r2, 8004374 <UART_SetConfig+0x418>)
 800436e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004372:	bf00      	nop
 8004374:	08004399 	.word	0x08004399
 8004378:	080043a1 	.word	0x080043a1
 800437c:	080043a9 	.word	0x080043a9
 8004380:	080043bf 	.word	0x080043bf
 8004384:	080043af 	.word	0x080043af
 8004388:	080043bf 	.word	0x080043bf
 800438c:	080043bf 	.word	0x080043bf
 8004390:	080043bf 	.word	0x080043bf
 8004394:	080043b7 	.word	0x080043b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004398:	f7ff f8be 	bl	8003518 <HAL_RCC_GetPCLK1Freq>
 800439c:	61b8      	str	r0, [r7, #24]
        break;
 800439e:	e013      	b.n	80043c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043a0:	f7ff f8ce 	bl	8003540 <HAL_RCC_GetPCLK2Freq>
 80043a4:	61b8      	str	r0, [r7, #24]
        break;
 80043a6:	e00f      	b.n	80043c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043a8:	4b1d      	ldr	r3, [pc, #116]	; (8004420 <UART_SetConfig+0x4c4>)
 80043aa:	61bb      	str	r3, [r7, #24]
        break;
 80043ac:	e00c      	b.n	80043c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043ae:	f7fe ffa1 	bl	80032f4 <HAL_RCC_GetSysClockFreq>
 80043b2:	61b8      	str	r0, [r7, #24]
        break;
 80043b4:	e008      	b.n	80043c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043ba:	61bb      	str	r3, [r7, #24]
        break;
 80043bc:	e004      	b.n	80043c8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80043be:	2300      	movs	r3, #0
 80043c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	77bb      	strb	r3, [r7, #30]
        break;
 80043c6:	bf00      	nop
    }

    if (pclk != 0U)
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d018      	beq.n	8004400 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	085a      	lsrs	r2, r3, #1
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	441a      	add	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	2b0f      	cmp	r3, #15
 80043e6:	d909      	bls.n	80043fc <UART_SetConfig+0x4a0>
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ee:	d205      	bcs.n	80043fc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	60da      	str	r2, [r3, #12]
 80043fa:	e001      	b.n	8004400 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800440c:	7fbb      	ldrb	r3, [r7, #30]
}
 800440e:	4618      	mov	r0, r3
 8004410:	3720      	adds	r7, #32
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	40007c00 	.word	0x40007c00
 800441c:	40023800 	.word	0x40023800
 8004420:	00f42400 	.word	0x00f42400

08004424 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00a      	beq.n	800444e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	430a      	orrs	r2, r1
 800444c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	430a      	orrs	r2, r1
 800446e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00a      	beq.n	8004492 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00a      	beq.n	80044d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044da:	f003 0320 	and.w	r3, r3, #32
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00a      	beq.n	80044f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	430a      	orrs	r2, r1
 80044f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01a      	beq.n	800453a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004522:	d10a      	bne.n	800453a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	430a      	orrs	r2, r1
 8004538:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00a      	beq.n	800455c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	605a      	str	r2, [r3, #4]
  }
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b086      	sub	sp, #24
 800456c:	af02      	add	r7, sp, #8
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004578:	f7fc feda 	bl	8001330 <HAL_GetTick>
 800457c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0308 	and.w	r3, r3, #8
 8004588:	2b08      	cmp	r3, #8
 800458a:	d10e      	bne.n	80045aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800458c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f831 	bl	8004602 <UART_WaitOnFlagUntilTimeout>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e027      	b.n	80045fa <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d10e      	bne.n	80045d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f81b 	bl	8004602 <UART_WaitOnFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e011      	b.n	80045fa <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2220      	movs	r2, #32
 80045e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3710      	adds	r7, #16
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}

08004602 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b09c      	sub	sp, #112	; 0x70
 8004606:	af00      	add	r7, sp, #0
 8004608:	60f8      	str	r0, [r7, #12]
 800460a:	60b9      	str	r1, [r7, #8]
 800460c:	603b      	str	r3, [r7, #0]
 800460e:	4613      	mov	r3, r2
 8004610:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004612:	e0a7      	b.n	8004764 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461a:	f000 80a3 	beq.w	8004764 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461e:	f7fc fe87 	bl	8001330 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800462a:	429a      	cmp	r2, r3
 800462c:	d302      	bcc.n	8004634 <UART_WaitOnFlagUntilTimeout+0x32>
 800462e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004630:	2b00      	cmp	r3, #0
 8004632:	d13f      	bne.n	80046b4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800463c:	e853 3f00 	ldrex	r3, [r3]
 8004640:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004642:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004644:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004648:	667b      	str	r3, [r7, #100]	; 0x64
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004652:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004654:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004656:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004658:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800465a:	e841 2300 	strex	r3, r2, [r1]
 800465e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004660:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1e6      	bne.n	8004634 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3308      	adds	r3, #8
 800466c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004670:	e853 3f00 	ldrex	r3, [r3]
 8004674:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	663b      	str	r3, [r7, #96]	; 0x60
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	3308      	adds	r3, #8
 8004684:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004686:	64ba      	str	r2, [r7, #72]	; 0x48
 8004688:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800468c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800468e:	e841 2300 	strex	r3, r2, [r1]
 8004692:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1e5      	bne.n	8004666 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2220      	movs	r2, #32
 800469e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e068      	b.n	8004786 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0304 	and.w	r3, r3, #4
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d050      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69db      	ldr	r3, [r3, #28]
 80046c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046d0:	d148      	bne.n	8004764 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046da:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e4:	e853 3f00 	ldrex	r3, [r3]
 80046e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80046f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	461a      	mov	r2, r3
 80046f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046fa:	637b      	str	r3, [r7, #52]	; 0x34
 80046fc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004700:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004702:	e841 2300 	strex	r3, r2, [r1]
 8004706:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1e6      	bne.n	80046dc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	3308      	adds	r3, #8
 8004714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	e853 3f00 	ldrex	r3, [r3]
 800471c:	613b      	str	r3, [r7, #16]
   return(result);
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	66bb      	str	r3, [r7, #104]	; 0x68
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	3308      	adds	r3, #8
 800472c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800472e:	623a      	str	r2, [r7, #32]
 8004730:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004732:	69f9      	ldr	r1, [r7, #28]
 8004734:	6a3a      	ldr	r2, [r7, #32]
 8004736:	e841 2300 	strex	r3, r2, [r1]
 800473a:	61bb      	str	r3, [r7, #24]
   return(result);
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1e5      	bne.n	800470e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2220      	movs	r2, #32
 8004746:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2220      	movs	r2, #32
 8004754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e010      	b.n	8004786 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	69da      	ldr	r2, [r3, #28]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	4013      	ands	r3, r2
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	429a      	cmp	r2, r3
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	461a      	mov	r2, r3
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	429a      	cmp	r2, r3
 8004780:	f43f af48 	beq.w	8004614 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3770      	adds	r7, #112	; 0x70
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004790:	b084      	sub	sp, #16
 8004792:	b580      	push	{r7, lr}
 8004794:	b084      	sub	sp, #16
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	f107 001c 	add.w	r0, r7, #28
 800479e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80047a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d120      	bne.n	80047ea <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68da      	ldr	r2, [r3, #12]
 80047b8:	4b20      	ldr	r3, [pc, #128]	; (800483c <USB_CoreInit+0xac>)
 80047ba:	4013      	ands	r3, r2
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80047cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d105      	bne.n	80047de <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 fa96 	bl	8004d10 <USB_CoreReset>
 80047e4:	4603      	mov	r3, r0
 80047e6:	73fb      	strb	r3, [r7, #15]
 80047e8:	e010      	b.n	800480c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fa8a 	bl	8004d10 <USB_CoreReset>
 80047fc:	4603      	mov	r3, r0
 80047fe:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004804:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800480c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480e:	2b01      	cmp	r3, #1
 8004810:	d10b      	bne.n	800482a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f043 0206 	orr.w	r2, r3, #6
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f043 0220 	orr.w	r2, r3, #32
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800482a:	7bfb      	ldrb	r3, [r7, #15]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004836:	b004      	add	sp, #16
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	ffbdffbf 	.word	0xffbdffbf

08004840 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f023 0201 	bic.w	r2, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr

08004862 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
 800486a:	460b      	mov	r3, r1
 800486c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800486e:	2300      	movs	r3, #0
 8004870:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800487e:	78fb      	ldrb	r3, [r7, #3]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d115      	bne.n	80048b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004890:	2001      	movs	r0, #1
 8004892:	f7fc fd59 	bl	8001348 <HAL_Delay>
      ms++;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3301      	adds	r3, #1
 800489a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 fa29 	bl	8004cf4 <USB_GetMode>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d01e      	beq.n	80048e6 <USB_SetCurrentMode+0x84>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2b31      	cmp	r3, #49	; 0x31
 80048ac:	d9f0      	bls.n	8004890 <USB_SetCurrentMode+0x2e>
 80048ae:	e01a      	b.n	80048e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80048b0:	78fb      	ldrb	r3, [r7, #3]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d115      	bne.n	80048e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048c2:	2001      	movs	r0, #1
 80048c4:	f7fc fd40 	bl	8001348 <HAL_Delay>
      ms++;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	3301      	adds	r3, #1
 80048cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fa10 	bl	8004cf4 <USB_GetMode>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d005      	beq.n	80048e6 <USB_SetCurrentMode+0x84>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2b31      	cmp	r3, #49	; 0x31
 80048de:	d9f0      	bls.n	80048c2 <USB_SetCurrentMode+0x60>
 80048e0:	e001      	b.n	80048e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e005      	b.n	80048f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2b32      	cmp	r3, #50	; 0x32
 80048ea:	d101      	bne.n	80048f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e000      	b.n	80048f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048fc:	b084      	sub	sp, #16
 80048fe:	b580      	push	{r7, lr}
 8004900:	b086      	sub	sp, #24
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
 8004906:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800490a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800490e:	2300      	movs	r3, #0
 8004910:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004916:	2300      	movs	r3, #0
 8004918:	613b      	str	r3, [r7, #16]
 800491a:	e009      	b.n	8004930 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	3340      	adds	r3, #64	; 0x40
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	2200      	movs	r2, #0
 8004928:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	3301      	adds	r3, #1
 800492e:	613b      	str	r3, [r7, #16]
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	2b0e      	cmp	r3, #14
 8004934:	d9f2      	bls.n	800491c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004936:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004938:	2b00      	cmp	r3, #0
 800493a:	d11c      	bne.n	8004976 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800494a:	f043 0302 	orr.w	r3, r3, #2
 800494e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	e005      	b.n	8004982 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004988:	461a      	mov	r2, r3
 800498a:	2300      	movs	r3, #0
 800498c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004994:	4619      	mov	r1, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800499c:	461a      	mov	r2, r3
 800499e:	680b      	ldr	r3, [r1, #0]
 80049a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80049a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d10c      	bne.n	80049c2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80049a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d104      	bne.n	80049b8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80049ae:	2100      	movs	r1, #0
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 f965 	bl	8004c80 <USB_SetDevSpeed>
 80049b6:	e008      	b.n	80049ca <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80049b8:	2101      	movs	r1, #1
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f960 	bl	8004c80 <USB_SetDevSpeed>
 80049c0:	e003      	b.n	80049ca <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80049c2:	2103      	movs	r1, #3
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 f95b 	bl	8004c80 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049ca:	2110      	movs	r1, #16
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f8f3 	bl	8004bb8 <USB_FlushTxFifo>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f91f 	bl	8004c20 <USB_FlushRxFifo>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049f2:	461a      	mov	r2, r3
 80049f4:	2300      	movs	r3, #0
 80049f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049fe:	461a      	mov	r2, r3
 8004a00:	2300      	movs	r3, #0
 8004a02:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a10:	2300      	movs	r3, #0
 8004a12:	613b      	str	r3, [r7, #16]
 8004a14:	e043      	b.n	8004a9e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	015a      	lsls	r2, r3, #5
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a2c:	d118      	bne.n	8004a60 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d10a      	bne.n	8004a4a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a40:	461a      	mov	r2, r3
 8004a42:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a46:	6013      	str	r3, [r2, #0]
 8004a48:	e013      	b.n	8004a72 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	015a      	lsls	r2, r3, #5
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a56:	461a      	mov	r2, r3
 8004a58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	e008      	b.n	8004a72 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	015a      	lsls	r2, r3, #5
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4413      	add	r3, r2
 8004a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	2300      	movs	r3, #0
 8004a70:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	015a      	lsls	r2, r3, #5
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a7e:	461a      	mov	r2, r3
 8004a80:	2300      	movs	r3, #0
 8004a82:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a90:	461a      	mov	r2, r3
 8004a92:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004a96:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	613b      	str	r3, [r7, #16]
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d3b7      	bcc.n	8004a16 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	613b      	str	r3, [r7, #16]
 8004aaa:	e043      	b.n	8004b34 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004abe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ac2:	d118      	bne.n	8004af6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10a      	bne.n	8004ae0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	015a      	lsls	r2, r3, #5
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	e013      	b.n	8004b08 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	015a      	lsls	r2, r3, #5
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aec:	461a      	mov	r2, r3
 8004aee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004af2:	6013      	str	r3, [r2, #0]
 8004af4:	e008      	b.n	8004b08 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	015a      	lsls	r2, r3, #5
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	4413      	add	r3, r2
 8004afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b02:	461a      	mov	r2, r3
 8004b04:	2300      	movs	r3, #0
 8004b06:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b14:	461a      	mov	r2, r3
 8004b16:	2300      	movs	r3, #0
 8004b18:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	015a      	lsls	r2, r3, #5
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b26:	461a      	mov	r2, r3
 8004b28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b2c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	3301      	adds	r3, #1
 8004b32:	613b      	str	r3, [r7, #16]
 8004b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d3b7      	bcc.n	8004aac <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b4e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004b5c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d105      	bne.n	8004b70 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f043 0210 	orr.w	r2, r3, #16
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	699a      	ldr	r2, [r3, #24]
 8004b74:	4b0e      	ldr	r3, [pc, #56]	; (8004bb0 <USB_DevInit+0x2b4>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004b7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d005      	beq.n	8004b8e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	f043 0208 	orr.w	r2, r3, #8
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d105      	bne.n	8004ba0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699a      	ldr	r2, [r3, #24]
 8004b98:	4b06      	ldr	r3, [pc, #24]	; (8004bb4 <USB_DevInit+0x2b8>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bac:	b004      	add	sp, #16
 8004bae:	4770      	bx	lr
 8004bb0:	803c3800 	.word	0x803c3800
 8004bb4:	40000004 	.word	0x40000004

08004bb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4a13      	ldr	r2, [pc, #76]	; (8004c1c <USB_FlushTxFifo+0x64>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d901      	bls.n	8004bd8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e01b      	b.n	8004c10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	daf2      	bge.n	8004bc6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	019b      	lsls	r3, r3, #6
 8004be8:	f043 0220 	orr.w	r2, r3, #32
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4a08      	ldr	r2, [pc, #32]	; (8004c1c <USB_FlushTxFifo+0x64>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d901      	bls.n	8004c02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e006      	b.n	8004c10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0320 	and.w	r3, r3, #32
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d0f0      	beq.n	8004bf0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	00030d40 	.word	0x00030d40

08004c20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	3301      	adds	r3, #1
 8004c30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	4a11      	ldr	r2, [pc, #68]	; (8004c7c <USB_FlushRxFifo+0x5c>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d901      	bls.n	8004c3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e018      	b.n	8004c70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	daf2      	bge.n	8004c2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2210      	movs	r2, #16
 8004c4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	3301      	adds	r3, #1
 8004c54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	4a08      	ldr	r2, [pc, #32]	; (8004c7c <USB_FlushRxFifo+0x5c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d901      	bls.n	8004c62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e006      	b.n	8004c70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	f003 0310 	and.w	r3, r3, #16
 8004c6a:	2b10      	cmp	r3, #16
 8004c6c:	d0f0      	beq.n	8004c50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	00030d40 	.word	0x00030d40

08004c80 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	68f9      	ldr	r1, [r7, #12]
 8004c9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3714      	adds	r7, #20
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b085      	sub	sp, #20
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004ccc:	f023 0303 	bic.w	r3, r3, #3
 8004cd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ce0:	f043 0302 	orr.w	r3, r3, #2
 8004ce4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	f003 0301 	and.w	r3, r3, #1
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a13      	ldr	r2, [pc, #76]	; (8004d74 <USB_CoreReset+0x64>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d901      	bls.n	8004d2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d2a:	2303      	movs	r3, #3
 8004d2c:	e01b      	b.n	8004d66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	daf2      	bge.n	8004d1c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f043 0201 	orr.w	r2, r3, #1
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	3301      	adds	r3, #1
 8004d4a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4a09      	ldr	r2, [pc, #36]	; (8004d74 <USB_CoreReset+0x64>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d901      	bls.n	8004d58 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e006      	b.n	8004d66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d0f0      	beq.n	8004d46 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	00030d40 	.word	0x00030d40

08004d78 <__cvt>:
 8004d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d7a:	ed2d 8b02 	vpush	{d8}
 8004d7e:	eeb0 8b40 	vmov.f64	d8, d0
 8004d82:	b085      	sub	sp, #20
 8004d84:	4617      	mov	r7, r2
 8004d86:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004d88:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004d8a:	ee18 2a90 	vmov	r2, s17
 8004d8e:	f025 0520 	bic.w	r5, r5, #32
 8004d92:	2a00      	cmp	r2, #0
 8004d94:	bfb6      	itet	lt
 8004d96:	222d      	movlt	r2, #45	; 0x2d
 8004d98:	2200      	movge	r2, #0
 8004d9a:	eeb1 8b40 	vneglt.f64	d8, d0
 8004d9e:	2d46      	cmp	r5, #70	; 0x46
 8004da0:	460c      	mov	r4, r1
 8004da2:	701a      	strb	r2, [r3, #0]
 8004da4:	d004      	beq.n	8004db0 <__cvt+0x38>
 8004da6:	2d45      	cmp	r5, #69	; 0x45
 8004da8:	d100      	bne.n	8004dac <__cvt+0x34>
 8004daa:	3401      	adds	r4, #1
 8004dac:	2102      	movs	r1, #2
 8004dae:	e000      	b.n	8004db2 <__cvt+0x3a>
 8004db0:	2103      	movs	r1, #3
 8004db2:	ab03      	add	r3, sp, #12
 8004db4:	9301      	str	r3, [sp, #4]
 8004db6:	ab02      	add	r3, sp, #8
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	4622      	mov	r2, r4
 8004dbc:	4633      	mov	r3, r6
 8004dbe:	eeb0 0b48 	vmov.f64	d0, d8
 8004dc2:	f000 fe41 	bl	8005a48 <_dtoa_r>
 8004dc6:	2d47      	cmp	r5, #71	; 0x47
 8004dc8:	d101      	bne.n	8004dce <__cvt+0x56>
 8004dca:	07fb      	lsls	r3, r7, #31
 8004dcc:	d51a      	bpl.n	8004e04 <__cvt+0x8c>
 8004dce:	2d46      	cmp	r5, #70	; 0x46
 8004dd0:	eb00 0204 	add.w	r2, r0, r4
 8004dd4:	d10c      	bne.n	8004df0 <__cvt+0x78>
 8004dd6:	7803      	ldrb	r3, [r0, #0]
 8004dd8:	2b30      	cmp	r3, #48	; 0x30
 8004dda:	d107      	bne.n	8004dec <__cvt+0x74>
 8004ddc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de4:	bf1c      	itt	ne
 8004de6:	f1c4 0401 	rsbne	r4, r4, #1
 8004dea:	6034      	strne	r4, [r6, #0]
 8004dec:	6833      	ldr	r3, [r6, #0]
 8004dee:	441a      	add	r2, r3
 8004df0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df8:	bf08      	it	eq
 8004dfa:	9203      	streq	r2, [sp, #12]
 8004dfc:	2130      	movs	r1, #48	; 0x30
 8004dfe:	9b03      	ldr	r3, [sp, #12]
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d307      	bcc.n	8004e14 <__cvt+0x9c>
 8004e04:	9b03      	ldr	r3, [sp, #12]
 8004e06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e08:	1a1b      	subs	r3, r3, r0
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	b005      	add	sp, #20
 8004e0e:	ecbd 8b02 	vpop	{d8}
 8004e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e14:	1c5c      	adds	r4, r3, #1
 8004e16:	9403      	str	r4, [sp, #12]
 8004e18:	7019      	strb	r1, [r3, #0]
 8004e1a:	e7f0      	b.n	8004dfe <__cvt+0x86>

08004e1c <__exponent>:
 8004e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2900      	cmp	r1, #0
 8004e22:	bfb8      	it	lt
 8004e24:	4249      	neglt	r1, r1
 8004e26:	f803 2b02 	strb.w	r2, [r3], #2
 8004e2a:	bfb4      	ite	lt
 8004e2c:	222d      	movlt	r2, #45	; 0x2d
 8004e2e:	222b      	movge	r2, #43	; 0x2b
 8004e30:	2909      	cmp	r1, #9
 8004e32:	7042      	strb	r2, [r0, #1]
 8004e34:	dd2a      	ble.n	8004e8c <__exponent+0x70>
 8004e36:	f10d 0207 	add.w	r2, sp, #7
 8004e3a:	4617      	mov	r7, r2
 8004e3c:	260a      	movs	r6, #10
 8004e3e:	4694      	mov	ip, r2
 8004e40:	fb91 f5f6 	sdiv	r5, r1, r6
 8004e44:	fb06 1415 	mls	r4, r6, r5, r1
 8004e48:	3430      	adds	r4, #48	; 0x30
 8004e4a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004e4e:	460c      	mov	r4, r1
 8004e50:	2c63      	cmp	r4, #99	; 0x63
 8004e52:	f102 32ff 	add.w	r2, r2, #4294967295
 8004e56:	4629      	mov	r1, r5
 8004e58:	dcf1      	bgt.n	8004e3e <__exponent+0x22>
 8004e5a:	3130      	adds	r1, #48	; 0x30
 8004e5c:	f1ac 0402 	sub.w	r4, ip, #2
 8004e60:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e64:	1c41      	adds	r1, r0, #1
 8004e66:	4622      	mov	r2, r4
 8004e68:	42ba      	cmp	r2, r7
 8004e6a:	d30a      	bcc.n	8004e82 <__exponent+0x66>
 8004e6c:	f10d 0209 	add.w	r2, sp, #9
 8004e70:	eba2 020c 	sub.w	r2, r2, ip
 8004e74:	42bc      	cmp	r4, r7
 8004e76:	bf88      	it	hi
 8004e78:	2200      	movhi	r2, #0
 8004e7a:	4413      	add	r3, r2
 8004e7c:	1a18      	subs	r0, r3, r0
 8004e7e:	b003      	add	sp, #12
 8004e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e82:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004e86:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004e8a:	e7ed      	b.n	8004e68 <__exponent+0x4c>
 8004e8c:	2330      	movs	r3, #48	; 0x30
 8004e8e:	3130      	adds	r1, #48	; 0x30
 8004e90:	7083      	strb	r3, [r0, #2]
 8004e92:	70c1      	strb	r1, [r0, #3]
 8004e94:	1d03      	adds	r3, r0, #4
 8004e96:	e7f1      	b.n	8004e7c <__exponent+0x60>

08004e98 <_printf_float>:
 8004e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e9c:	b08b      	sub	sp, #44	; 0x2c
 8004e9e:	460c      	mov	r4, r1
 8004ea0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004ea4:	4616      	mov	r6, r2
 8004ea6:	461f      	mov	r7, r3
 8004ea8:	4605      	mov	r5, r0
 8004eaa:	f000 fccd 	bl	8005848 <_localeconv_r>
 8004eae:	f8d0 b000 	ldr.w	fp, [r0]
 8004eb2:	4658      	mov	r0, fp
 8004eb4:	f7fb fa14 	bl	80002e0 <strlen>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	9308      	str	r3, [sp, #32]
 8004ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8004ec0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004ec4:	6822      	ldr	r2, [r4, #0]
 8004ec6:	3307      	adds	r3, #7
 8004ec8:	f023 0307 	bic.w	r3, r3, #7
 8004ecc:	f103 0108 	add.w	r1, r3, #8
 8004ed0:	f8c8 1000 	str.w	r1, [r8]
 8004ed4:	ed93 0b00 	vldr	d0, [r3]
 8004ed8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8005138 <_printf_float+0x2a0>
 8004edc:	eeb0 7bc0 	vabs.f64	d7, d0
 8004ee0:	eeb4 7b46 	vcmp.f64	d7, d6
 8004ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8004eec:	4682      	mov	sl, r0
 8004eee:	dd24      	ble.n	8004f3a <_printf_float+0xa2>
 8004ef0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef8:	d502      	bpl.n	8004f00 <_printf_float+0x68>
 8004efa:	232d      	movs	r3, #45	; 0x2d
 8004efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f00:	498f      	ldr	r1, [pc, #572]	; (8005140 <_printf_float+0x2a8>)
 8004f02:	4b90      	ldr	r3, [pc, #576]	; (8005144 <_printf_float+0x2ac>)
 8004f04:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004f08:	bf94      	ite	ls
 8004f0a:	4688      	movls	r8, r1
 8004f0c:	4698      	movhi	r8, r3
 8004f0e:	2303      	movs	r3, #3
 8004f10:	6123      	str	r3, [r4, #16]
 8004f12:	f022 0204 	bic.w	r2, r2, #4
 8004f16:	2300      	movs	r3, #0
 8004f18:	6022      	str	r2, [r4, #0]
 8004f1a:	9304      	str	r3, [sp, #16]
 8004f1c:	9700      	str	r7, [sp, #0]
 8004f1e:	4633      	mov	r3, r6
 8004f20:	aa09      	add	r2, sp, #36	; 0x24
 8004f22:	4621      	mov	r1, r4
 8004f24:	4628      	mov	r0, r5
 8004f26:	f000 f9d1 	bl	80052cc <_printf_common>
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f040 808a 	bne.w	8005044 <_printf_float+0x1ac>
 8004f30:	f04f 30ff 	mov.w	r0, #4294967295
 8004f34:	b00b      	add	sp, #44	; 0x2c
 8004f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f3a:	eeb4 0b40 	vcmp.f64	d0, d0
 8004f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f42:	d709      	bvc.n	8004f58 <_printf_float+0xc0>
 8004f44:	ee10 3a90 	vmov	r3, s1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	bfbc      	itt	lt
 8004f4c:	232d      	movlt	r3, #45	; 0x2d
 8004f4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f52:	497d      	ldr	r1, [pc, #500]	; (8005148 <_printf_float+0x2b0>)
 8004f54:	4b7d      	ldr	r3, [pc, #500]	; (800514c <_printf_float+0x2b4>)
 8004f56:	e7d5      	b.n	8004f04 <_printf_float+0x6c>
 8004f58:	6863      	ldr	r3, [r4, #4]
 8004f5a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004f5e:	9104      	str	r1, [sp, #16]
 8004f60:	1c59      	adds	r1, r3, #1
 8004f62:	d13c      	bne.n	8004fde <_printf_float+0x146>
 8004f64:	2306      	movs	r3, #6
 8004f66:	6063      	str	r3, [r4, #4]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	9303      	str	r3, [sp, #12]
 8004f6c:	ab08      	add	r3, sp, #32
 8004f6e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004f72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f76:	ab07      	add	r3, sp, #28
 8004f78:	6861      	ldr	r1, [r4, #4]
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	6022      	str	r2, [r4, #0]
 8004f7e:	f10d 031b 	add.w	r3, sp, #27
 8004f82:	4628      	mov	r0, r5
 8004f84:	f7ff fef8 	bl	8004d78 <__cvt>
 8004f88:	9b04      	ldr	r3, [sp, #16]
 8004f8a:	9907      	ldr	r1, [sp, #28]
 8004f8c:	2b47      	cmp	r3, #71	; 0x47
 8004f8e:	4680      	mov	r8, r0
 8004f90:	d108      	bne.n	8004fa4 <_printf_float+0x10c>
 8004f92:	1cc8      	adds	r0, r1, #3
 8004f94:	db02      	blt.n	8004f9c <_printf_float+0x104>
 8004f96:	6863      	ldr	r3, [r4, #4]
 8004f98:	4299      	cmp	r1, r3
 8004f9a:	dd41      	ble.n	8005020 <_printf_float+0x188>
 8004f9c:	f1a9 0902 	sub.w	r9, r9, #2
 8004fa0:	fa5f f989 	uxtb.w	r9, r9
 8004fa4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004fa8:	d820      	bhi.n	8004fec <_printf_float+0x154>
 8004faa:	3901      	subs	r1, #1
 8004fac:	464a      	mov	r2, r9
 8004fae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fb2:	9107      	str	r1, [sp, #28]
 8004fb4:	f7ff ff32 	bl	8004e1c <__exponent>
 8004fb8:	9a08      	ldr	r2, [sp, #32]
 8004fba:	9004      	str	r0, [sp, #16]
 8004fbc:	1813      	adds	r3, r2, r0
 8004fbe:	2a01      	cmp	r2, #1
 8004fc0:	6123      	str	r3, [r4, #16]
 8004fc2:	dc02      	bgt.n	8004fca <_printf_float+0x132>
 8004fc4:	6822      	ldr	r2, [r4, #0]
 8004fc6:	07d2      	lsls	r2, r2, #31
 8004fc8:	d501      	bpl.n	8004fce <_printf_float+0x136>
 8004fca:	3301      	adds	r3, #1
 8004fcc:	6123      	str	r3, [r4, #16]
 8004fce:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d0a2      	beq.n	8004f1c <_printf_float+0x84>
 8004fd6:	232d      	movs	r3, #45	; 0x2d
 8004fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fdc:	e79e      	b.n	8004f1c <_printf_float+0x84>
 8004fde:	9904      	ldr	r1, [sp, #16]
 8004fe0:	2947      	cmp	r1, #71	; 0x47
 8004fe2:	d1c1      	bne.n	8004f68 <_printf_float+0xd0>
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1bf      	bne.n	8004f68 <_printf_float+0xd0>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e7bc      	b.n	8004f66 <_printf_float+0xce>
 8004fec:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004ff0:	d118      	bne.n	8005024 <_printf_float+0x18c>
 8004ff2:	2900      	cmp	r1, #0
 8004ff4:	6863      	ldr	r3, [r4, #4]
 8004ff6:	dd0b      	ble.n	8005010 <_printf_float+0x178>
 8004ff8:	6121      	str	r1, [r4, #16]
 8004ffa:	b913      	cbnz	r3, 8005002 <_printf_float+0x16a>
 8004ffc:	6822      	ldr	r2, [r4, #0]
 8004ffe:	07d0      	lsls	r0, r2, #31
 8005000:	d502      	bpl.n	8005008 <_printf_float+0x170>
 8005002:	3301      	adds	r3, #1
 8005004:	440b      	add	r3, r1
 8005006:	6123      	str	r3, [r4, #16]
 8005008:	2300      	movs	r3, #0
 800500a:	65a1      	str	r1, [r4, #88]	; 0x58
 800500c:	9304      	str	r3, [sp, #16]
 800500e:	e7de      	b.n	8004fce <_printf_float+0x136>
 8005010:	b913      	cbnz	r3, 8005018 <_printf_float+0x180>
 8005012:	6822      	ldr	r2, [r4, #0]
 8005014:	07d2      	lsls	r2, r2, #31
 8005016:	d501      	bpl.n	800501c <_printf_float+0x184>
 8005018:	3302      	adds	r3, #2
 800501a:	e7f4      	b.n	8005006 <_printf_float+0x16e>
 800501c:	2301      	movs	r3, #1
 800501e:	e7f2      	b.n	8005006 <_printf_float+0x16e>
 8005020:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005024:	9b08      	ldr	r3, [sp, #32]
 8005026:	4299      	cmp	r1, r3
 8005028:	db05      	blt.n	8005036 <_printf_float+0x19e>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	6121      	str	r1, [r4, #16]
 800502e:	07d8      	lsls	r0, r3, #31
 8005030:	d5ea      	bpl.n	8005008 <_printf_float+0x170>
 8005032:	1c4b      	adds	r3, r1, #1
 8005034:	e7e7      	b.n	8005006 <_printf_float+0x16e>
 8005036:	2900      	cmp	r1, #0
 8005038:	bfd4      	ite	le
 800503a:	f1c1 0202 	rsble	r2, r1, #2
 800503e:	2201      	movgt	r2, #1
 8005040:	4413      	add	r3, r2
 8005042:	e7e0      	b.n	8005006 <_printf_float+0x16e>
 8005044:	6823      	ldr	r3, [r4, #0]
 8005046:	055a      	lsls	r2, r3, #21
 8005048:	d407      	bmi.n	800505a <_printf_float+0x1c2>
 800504a:	6923      	ldr	r3, [r4, #16]
 800504c:	4642      	mov	r2, r8
 800504e:	4631      	mov	r1, r6
 8005050:	4628      	mov	r0, r5
 8005052:	47b8      	blx	r7
 8005054:	3001      	adds	r0, #1
 8005056:	d12a      	bne.n	80050ae <_printf_float+0x216>
 8005058:	e76a      	b.n	8004f30 <_printf_float+0x98>
 800505a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800505e:	f240 80e0 	bls.w	8005222 <_printf_float+0x38a>
 8005062:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005066:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800506a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506e:	d133      	bne.n	80050d8 <_printf_float+0x240>
 8005070:	4a37      	ldr	r2, [pc, #220]	; (8005150 <_printf_float+0x2b8>)
 8005072:	2301      	movs	r3, #1
 8005074:	4631      	mov	r1, r6
 8005076:	4628      	mov	r0, r5
 8005078:	47b8      	blx	r7
 800507a:	3001      	adds	r0, #1
 800507c:	f43f af58 	beq.w	8004f30 <_printf_float+0x98>
 8005080:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005084:	429a      	cmp	r2, r3
 8005086:	db02      	blt.n	800508e <_printf_float+0x1f6>
 8005088:	6823      	ldr	r3, [r4, #0]
 800508a:	07d8      	lsls	r0, r3, #31
 800508c:	d50f      	bpl.n	80050ae <_printf_float+0x216>
 800508e:	4653      	mov	r3, sl
 8005090:	465a      	mov	r2, fp
 8005092:	4631      	mov	r1, r6
 8005094:	4628      	mov	r0, r5
 8005096:	47b8      	blx	r7
 8005098:	3001      	adds	r0, #1
 800509a:	f43f af49 	beq.w	8004f30 <_printf_float+0x98>
 800509e:	f04f 0800 	mov.w	r8, #0
 80050a2:	f104 091a 	add.w	r9, r4, #26
 80050a6:	9b08      	ldr	r3, [sp, #32]
 80050a8:	3b01      	subs	r3, #1
 80050aa:	4543      	cmp	r3, r8
 80050ac:	dc09      	bgt.n	80050c2 <_printf_float+0x22a>
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	079b      	lsls	r3, r3, #30
 80050b2:	f100 8106 	bmi.w	80052c2 <_printf_float+0x42a>
 80050b6:	68e0      	ldr	r0, [r4, #12]
 80050b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ba:	4298      	cmp	r0, r3
 80050bc:	bfb8      	it	lt
 80050be:	4618      	movlt	r0, r3
 80050c0:	e738      	b.n	8004f34 <_printf_float+0x9c>
 80050c2:	2301      	movs	r3, #1
 80050c4:	464a      	mov	r2, r9
 80050c6:	4631      	mov	r1, r6
 80050c8:	4628      	mov	r0, r5
 80050ca:	47b8      	blx	r7
 80050cc:	3001      	adds	r0, #1
 80050ce:	f43f af2f 	beq.w	8004f30 <_printf_float+0x98>
 80050d2:	f108 0801 	add.w	r8, r8, #1
 80050d6:	e7e6      	b.n	80050a6 <_printf_float+0x20e>
 80050d8:	9b07      	ldr	r3, [sp, #28]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	dc3a      	bgt.n	8005154 <_printf_float+0x2bc>
 80050de:	4a1c      	ldr	r2, [pc, #112]	; (8005150 <_printf_float+0x2b8>)
 80050e0:	2301      	movs	r3, #1
 80050e2:	4631      	mov	r1, r6
 80050e4:	4628      	mov	r0, r5
 80050e6:	47b8      	blx	r7
 80050e8:	3001      	adds	r0, #1
 80050ea:	f43f af21 	beq.w	8004f30 <_printf_float+0x98>
 80050ee:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	d102      	bne.n	80050fc <_printf_float+0x264>
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	07d9      	lsls	r1, r3, #31
 80050fa:	d5d8      	bpl.n	80050ae <_printf_float+0x216>
 80050fc:	4653      	mov	r3, sl
 80050fe:	465a      	mov	r2, fp
 8005100:	4631      	mov	r1, r6
 8005102:	4628      	mov	r0, r5
 8005104:	47b8      	blx	r7
 8005106:	3001      	adds	r0, #1
 8005108:	f43f af12 	beq.w	8004f30 <_printf_float+0x98>
 800510c:	f04f 0900 	mov.w	r9, #0
 8005110:	f104 0a1a 	add.w	sl, r4, #26
 8005114:	9b07      	ldr	r3, [sp, #28]
 8005116:	425b      	negs	r3, r3
 8005118:	454b      	cmp	r3, r9
 800511a:	dc01      	bgt.n	8005120 <_printf_float+0x288>
 800511c:	9b08      	ldr	r3, [sp, #32]
 800511e:	e795      	b.n	800504c <_printf_float+0x1b4>
 8005120:	2301      	movs	r3, #1
 8005122:	4652      	mov	r2, sl
 8005124:	4631      	mov	r1, r6
 8005126:	4628      	mov	r0, r5
 8005128:	47b8      	blx	r7
 800512a:	3001      	adds	r0, #1
 800512c:	f43f af00 	beq.w	8004f30 <_printf_float+0x98>
 8005130:	f109 0901 	add.w	r9, r9, #1
 8005134:	e7ee      	b.n	8005114 <_printf_float+0x27c>
 8005136:	bf00      	nop
 8005138:	ffffffff 	.word	0xffffffff
 800513c:	7fefffff 	.word	0x7fefffff
 8005140:	08007960 	.word	0x08007960
 8005144:	08007964 	.word	0x08007964
 8005148:	08007968 	.word	0x08007968
 800514c:	0800796c 	.word	0x0800796c
 8005150:	08007970 	.word	0x08007970
 8005154:	9a08      	ldr	r2, [sp, #32]
 8005156:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005158:	429a      	cmp	r2, r3
 800515a:	bfa8      	it	ge
 800515c:	461a      	movge	r2, r3
 800515e:	2a00      	cmp	r2, #0
 8005160:	4691      	mov	r9, r2
 8005162:	dc38      	bgt.n	80051d6 <_printf_float+0x33e>
 8005164:	2300      	movs	r3, #0
 8005166:	9305      	str	r3, [sp, #20]
 8005168:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800516c:	f104 021a 	add.w	r2, r4, #26
 8005170:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005172:	9905      	ldr	r1, [sp, #20]
 8005174:	9304      	str	r3, [sp, #16]
 8005176:	eba3 0309 	sub.w	r3, r3, r9
 800517a:	428b      	cmp	r3, r1
 800517c:	dc33      	bgt.n	80051e6 <_printf_float+0x34e>
 800517e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005182:	429a      	cmp	r2, r3
 8005184:	db3c      	blt.n	8005200 <_printf_float+0x368>
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	07da      	lsls	r2, r3, #31
 800518a:	d439      	bmi.n	8005200 <_printf_float+0x368>
 800518c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005190:	eba2 0903 	sub.w	r9, r2, r3
 8005194:	9b04      	ldr	r3, [sp, #16]
 8005196:	1ad2      	subs	r2, r2, r3
 8005198:	4591      	cmp	r9, r2
 800519a:	bfa8      	it	ge
 800519c:	4691      	movge	r9, r2
 800519e:	f1b9 0f00 	cmp.w	r9, #0
 80051a2:	dc35      	bgt.n	8005210 <_printf_float+0x378>
 80051a4:	f04f 0800 	mov.w	r8, #0
 80051a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051ac:	f104 0a1a 	add.w	sl, r4, #26
 80051b0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80051b4:	1a9b      	subs	r3, r3, r2
 80051b6:	eba3 0309 	sub.w	r3, r3, r9
 80051ba:	4543      	cmp	r3, r8
 80051bc:	f77f af77 	ble.w	80050ae <_printf_float+0x216>
 80051c0:	2301      	movs	r3, #1
 80051c2:	4652      	mov	r2, sl
 80051c4:	4631      	mov	r1, r6
 80051c6:	4628      	mov	r0, r5
 80051c8:	47b8      	blx	r7
 80051ca:	3001      	adds	r0, #1
 80051cc:	f43f aeb0 	beq.w	8004f30 <_printf_float+0x98>
 80051d0:	f108 0801 	add.w	r8, r8, #1
 80051d4:	e7ec      	b.n	80051b0 <_printf_float+0x318>
 80051d6:	4613      	mov	r3, r2
 80051d8:	4631      	mov	r1, r6
 80051da:	4642      	mov	r2, r8
 80051dc:	4628      	mov	r0, r5
 80051de:	47b8      	blx	r7
 80051e0:	3001      	adds	r0, #1
 80051e2:	d1bf      	bne.n	8005164 <_printf_float+0x2cc>
 80051e4:	e6a4      	b.n	8004f30 <_printf_float+0x98>
 80051e6:	2301      	movs	r3, #1
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	9204      	str	r2, [sp, #16]
 80051ee:	47b8      	blx	r7
 80051f0:	3001      	adds	r0, #1
 80051f2:	f43f ae9d 	beq.w	8004f30 <_printf_float+0x98>
 80051f6:	9b05      	ldr	r3, [sp, #20]
 80051f8:	9a04      	ldr	r2, [sp, #16]
 80051fa:	3301      	adds	r3, #1
 80051fc:	9305      	str	r3, [sp, #20]
 80051fe:	e7b7      	b.n	8005170 <_printf_float+0x2d8>
 8005200:	4653      	mov	r3, sl
 8005202:	465a      	mov	r2, fp
 8005204:	4631      	mov	r1, r6
 8005206:	4628      	mov	r0, r5
 8005208:	47b8      	blx	r7
 800520a:	3001      	adds	r0, #1
 800520c:	d1be      	bne.n	800518c <_printf_float+0x2f4>
 800520e:	e68f      	b.n	8004f30 <_printf_float+0x98>
 8005210:	9a04      	ldr	r2, [sp, #16]
 8005212:	464b      	mov	r3, r9
 8005214:	4442      	add	r2, r8
 8005216:	4631      	mov	r1, r6
 8005218:	4628      	mov	r0, r5
 800521a:	47b8      	blx	r7
 800521c:	3001      	adds	r0, #1
 800521e:	d1c1      	bne.n	80051a4 <_printf_float+0x30c>
 8005220:	e686      	b.n	8004f30 <_printf_float+0x98>
 8005222:	9a08      	ldr	r2, [sp, #32]
 8005224:	2a01      	cmp	r2, #1
 8005226:	dc01      	bgt.n	800522c <_printf_float+0x394>
 8005228:	07db      	lsls	r3, r3, #31
 800522a:	d537      	bpl.n	800529c <_printf_float+0x404>
 800522c:	2301      	movs	r3, #1
 800522e:	4642      	mov	r2, r8
 8005230:	4631      	mov	r1, r6
 8005232:	4628      	mov	r0, r5
 8005234:	47b8      	blx	r7
 8005236:	3001      	adds	r0, #1
 8005238:	f43f ae7a 	beq.w	8004f30 <_printf_float+0x98>
 800523c:	4653      	mov	r3, sl
 800523e:	465a      	mov	r2, fp
 8005240:	4631      	mov	r1, r6
 8005242:	4628      	mov	r0, r5
 8005244:	47b8      	blx	r7
 8005246:	3001      	adds	r0, #1
 8005248:	f43f ae72 	beq.w	8004f30 <_printf_float+0x98>
 800524c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005250:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005258:	9b08      	ldr	r3, [sp, #32]
 800525a:	d01a      	beq.n	8005292 <_printf_float+0x3fa>
 800525c:	3b01      	subs	r3, #1
 800525e:	f108 0201 	add.w	r2, r8, #1
 8005262:	4631      	mov	r1, r6
 8005264:	4628      	mov	r0, r5
 8005266:	47b8      	blx	r7
 8005268:	3001      	adds	r0, #1
 800526a:	d10e      	bne.n	800528a <_printf_float+0x3f2>
 800526c:	e660      	b.n	8004f30 <_printf_float+0x98>
 800526e:	2301      	movs	r3, #1
 8005270:	464a      	mov	r2, r9
 8005272:	4631      	mov	r1, r6
 8005274:	4628      	mov	r0, r5
 8005276:	47b8      	blx	r7
 8005278:	3001      	adds	r0, #1
 800527a:	f43f ae59 	beq.w	8004f30 <_printf_float+0x98>
 800527e:	f108 0801 	add.w	r8, r8, #1
 8005282:	9b08      	ldr	r3, [sp, #32]
 8005284:	3b01      	subs	r3, #1
 8005286:	4543      	cmp	r3, r8
 8005288:	dcf1      	bgt.n	800526e <_printf_float+0x3d6>
 800528a:	9b04      	ldr	r3, [sp, #16]
 800528c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005290:	e6dd      	b.n	800504e <_printf_float+0x1b6>
 8005292:	f04f 0800 	mov.w	r8, #0
 8005296:	f104 091a 	add.w	r9, r4, #26
 800529a:	e7f2      	b.n	8005282 <_printf_float+0x3ea>
 800529c:	2301      	movs	r3, #1
 800529e:	4642      	mov	r2, r8
 80052a0:	e7df      	b.n	8005262 <_printf_float+0x3ca>
 80052a2:	2301      	movs	r3, #1
 80052a4:	464a      	mov	r2, r9
 80052a6:	4631      	mov	r1, r6
 80052a8:	4628      	mov	r0, r5
 80052aa:	47b8      	blx	r7
 80052ac:	3001      	adds	r0, #1
 80052ae:	f43f ae3f 	beq.w	8004f30 <_printf_float+0x98>
 80052b2:	f108 0801 	add.w	r8, r8, #1
 80052b6:	68e3      	ldr	r3, [r4, #12]
 80052b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052ba:	1a5b      	subs	r3, r3, r1
 80052bc:	4543      	cmp	r3, r8
 80052be:	dcf0      	bgt.n	80052a2 <_printf_float+0x40a>
 80052c0:	e6f9      	b.n	80050b6 <_printf_float+0x21e>
 80052c2:	f04f 0800 	mov.w	r8, #0
 80052c6:	f104 0919 	add.w	r9, r4, #25
 80052ca:	e7f4      	b.n	80052b6 <_printf_float+0x41e>

080052cc <_printf_common>:
 80052cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d0:	4616      	mov	r6, r2
 80052d2:	4699      	mov	r9, r3
 80052d4:	688a      	ldr	r2, [r1, #8]
 80052d6:	690b      	ldr	r3, [r1, #16]
 80052d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052dc:	4293      	cmp	r3, r2
 80052de:	bfb8      	it	lt
 80052e0:	4613      	movlt	r3, r2
 80052e2:	6033      	str	r3, [r6, #0]
 80052e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052e8:	4607      	mov	r7, r0
 80052ea:	460c      	mov	r4, r1
 80052ec:	b10a      	cbz	r2, 80052f2 <_printf_common+0x26>
 80052ee:	3301      	adds	r3, #1
 80052f0:	6033      	str	r3, [r6, #0]
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	0699      	lsls	r1, r3, #26
 80052f6:	bf42      	ittt	mi
 80052f8:	6833      	ldrmi	r3, [r6, #0]
 80052fa:	3302      	addmi	r3, #2
 80052fc:	6033      	strmi	r3, [r6, #0]
 80052fe:	6825      	ldr	r5, [r4, #0]
 8005300:	f015 0506 	ands.w	r5, r5, #6
 8005304:	d106      	bne.n	8005314 <_printf_common+0x48>
 8005306:	f104 0a19 	add.w	sl, r4, #25
 800530a:	68e3      	ldr	r3, [r4, #12]
 800530c:	6832      	ldr	r2, [r6, #0]
 800530e:	1a9b      	subs	r3, r3, r2
 8005310:	42ab      	cmp	r3, r5
 8005312:	dc26      	bgt.n	8005362 <_printf_common+0x96>
 8005314:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005318:	1e13      	subs	r3, r2, #0
 800531a:	6822      	ldr	r2, [r4, #0]
 800531c:	bf18      	it	ne
 800531e:	2301      	movne	r3, #1
 8005320:	0692      	lsls	r2, r2, #26
 8005322:	d42b      	bmi.n	800537c <_printf_common+0xb0>
 8005324:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005328:	4649      	mov	r1, r9
 800532a:	4638      	mov	r0, r7
 800532c:	47c0      	blx	r8
 800532e:	3001      	adds	r0, #1
 8005330:	d01e      	beq.n	8005370 <_printf_common+0xa4>
 8005332:	6823      	ldr	r3, [r4, #0]
 8005334:	6922      	ldr	r2, [r4, #16]
 8005336:	f003 0306 	and.w	r3, r3, #6
 800533a:	2b04      	cmp	r3, #4
 800533c:	bf02      	ittt	eq
 800533e:	68e5      	ldreq	r5, [r4, #12]
 8005340:	6833      	ldreq	r3, [r6, #0]
 8005342:	1aed      	subeq	r5, r5, r3
 8005344:	68a3      	ldr	r3, [r4, #8]
 8005346:	bf0c      	ite	eq
 8005348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800534c:	2500      	movne	r5, #0
 800534e:	4293      	cmp	r3, r2
 8005350:	bfc4      	itt	gt
 8005352:	1a9b      	subgt	r3, r3, r2
 8005354:	18ed      	addgt	r5, r5, r3
 8005356:	2600      	movs	r6, #0
 8005358:	341a      	adds	r4, #26
 800535a:	42b5      	cmp	r5, r6
 800535c:	d11a      	bne.n	8005394 <_printf_common+0xc8>
 800535e:	2000      	movs	r0, #0
 8005360:	e008      	b.n	8005374 <_printf_common+0xa8>
 8005362:	2301      	movs	r3, #1
 8005364:	4652      	mov	r2, sl
 8005366:	4649      	mov	r1, r9
 8005368:	4638      	mov	r0, r7
 800536a:	47c0      	blx	r8
 800536c:	3001      	adds	r0, #1
 800536e:	d103      	bne.n	8005378 <_printf_common+0xac>
 8005370:	f04f 30ff 	mov.w	r0, #4294967295
 8005374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005378:	3501      	adds	r5, #1
 800537a:	e7c6      	b.n	800530a <_printf_common+0x3e>
 800537c:	18e1      	adds	r1, r4, r3
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	2030      	movs	r0, #48	; 0x30
 8005382:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005386:	4422      	add	r2, r4
 8005388:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800538c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005390:	3302      	adds	r3, #2
 8005392:	e7c7      	b.n	8005324 <_printf_common+0x58>
 8005394:	2301      	movs	r3, #1
 8005396:	4622      	mov	r2, r4
 8005398:	4649      	mov	r1, r9
 800539a:	4638      	mov	r0, r7
 800539c:	47c0      	blx	r8
 800539e:	3001      	adds	r0, #1
 80053a0:	d0e6      	beq.n	8005370 <_printf_common+0xa4>
 80053a2:	3601      	adds	r6, #1
 80053a4:	e7d9      	b.n	800535a <_printf_common+0x8e>
	...

080053a8 <_printf_i>:
 80053a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053ac:	7e0f      	ldrb	r7, [r1, #24]
 80053ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053b0:	2f78      	cmp	r7, #120	; 0x78
 80053b2:	4691      	mov	r9, r2
 80053b4:	4680      	mov	r8, r0
 80053b6:	460c      	mov	r4, r1
 80053b8:	469a      	mov	sl, r3
 80053ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80053be:	d807      	bhi.n	80053d0 <_printf_i+0x28>
 80053c0:	2f62      	cmp	r7, #98	; 0x62
 80053c2:	d80a      	bhi.n	80053da <_printf_i+0x32>
 80053c4:	2f00      	cmp	r7, #0
 80053c6:	f000 80d4 	beq.w	8005572 <_printf_i+0x1ca>
 80053ca:	2f58      	cmp	r7, #88	; 0x58
 80053cc:	f000 80c0 	beq.w	8005550 <_printf_i+0x1a8>
 80053d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053d8:	e03a      	b.n	8005450 <_printf_i+0xa8>
 80053da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053de:	2b15      	cmp	r3, #21
 80053e0:	d8f6      	bhi.n	80053d0 <_printf_i+0x28>
 80053e2:	a101      	add	r1, pc, #4	; (adr r1, 80053e8 <_printf_i+0x40>)
 80053e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053e8:	08005441 	.word	0x08005441
 80053ec:	08005455 	.word	0x08005455
 80053f0:	080053d1 	.word	0x080053d1
 80053f4:	080053d1 	.word	0x080053d1
 80053f8:	080053d1 	.word	0x080053d1
 80053fc:	080053d1 	.word	0x080053d1
 8005400:	08005455 	.word	0x08005455
 8005404:	080053d1 	.word	0x080053d1
 8005408:	080053d1 	.word	0x080053d1
 800540c:	080053d1 	.word	0x080053d1
 8005410:	080053d1 	.word	0x080053d1
 8005414:	08005559 	.word	0x08005559
 8005418:	08005481 	.word	0x08005481
 800541c:	08005513 	.word	0x08005513
 8005420:	080053d1 	.word	0x080053d1
 8005424:	080053d1 	.word	0x080053d1
 8005428:	0800557b 	.word	0x0800557b
 800542c:	080053d1 	.word	0x080053d1
 8005430:	08005481 	.word	0x08005481
 8005434:	080053d1 	.word	0x080053d1
 8005438:	080053d1 	.word	0x080053d1
 800543c:	0800551b 	.word	0x0800551b
 8005440:	682b      	ldr	r3, [r5, #0]
 8005442:	1d1a      	adds	r2, r3, #4
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	602a      	str	r2, [r5, #0]
 8005448:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800544c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005450:	2301      	movs	r3, #1
 8005452:	e09f      	b.n	8005594 <_printf_i+0x1ec>
 8005454:	6820      	ldr	r0, [r4, #0]
 8005456:	682b      	ldr	r3, [r5, #0]
 8005458:	0607      	lsls	r7, r0, #24
 800545a:	f103 0104 	add.w	r1, r3, #4
 800545e:	6029      	str	r1, [r5, #0]
 8005460:	d501      	bpl.n	8005466 <_printf_i+0xbe>
 8005462:	681e      	ldr	r6, [r3, #0]
 8005464:	e003      	b.n	800546e <_printf_i+0xc6>
 8005466:	0646      	lsls	r6, r0, #25
 8005468:	d5fb      	bpl.n	8005462 <_printf_i+0xba>
 800546a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800546e:	2e00      	cmp	r6, #0
 8005470:	da03      	bge.n	800547a <_printf_i+0xd2>
 8005472:	232d      	movs	r3, #45	; 0x2d
 8005474:	4276      	negs	r6, r6
 8005476:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800547a:	485a      	ldr	r0, [pc, #360]	; (80055e4 <_printf_i+0x23c>)
 800547c:	230a      	movs	r3, #10
 800547e:	e012      	b.n	80054a6 <_printf_i+0xfe>
 8005480:	682b      	ldr	r3, [r5, #0]
 8005482:	6820      	ldr	r0, [r4, #0]
 8005484:	1d19      	adds	r1, r3, #4
 8005486:	6029      	str	r1, [r5, #0]
 8005488:	0605      	lsls	r5, r0, #24
 800548a:	d501      	bpl.n	8005490 <_printf_i+0xe8>
 800548c:	681e      	ldr	r6, [r3, #0]
 800548e:	e002      	b.n	8005496 <_printf_i+0xee>
 8005490:	0641      	lsls	r1, r0, #25
 8005492:	d5fb      	bpl.n	800548c <_printf_i+0xe4>
 8005494:	881e      	ldrh	r6, [r3, #0]
 8005496:	4853      	ldr	r0, [pc, #332]	; (80055e4 <_printf_i+0x23c>)
 8005498:	2f6f      	cmp	r7, #111	; 0x6f
 800549a:	bf0c      	ite	eq
 800549c:	2308      	moveq	r3, #8
 800549e:	230a      	movne	r3, #10
 80054a0:	2100      	movs	r1, #0
 80054a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054a6:	6865      	ldr	r5, [r4, #4]
 80054a8:	60a5      	str	r5, [r4, #8]
 80054aa:	2d00      	cmp	r5, #0
 80054ac:	bfa2      	ittt	ge
 80054ae:	6821      	ldrge	r1, [r4, #0]
 80054b0:	f021 0104 	bicge.w	r1, r1, #4
 80054b4:	6021      	strge	r1, [r4, #0]
 80054b6:	b90e      	cbnz	r6, 80054bc <_printf_i+0x114>
 80054b8:	2d00      	cmp	r5, #0
 80054ba:	d04b      	beq.n	8005554 <_printf_i+0x1ac>
 80054bc:	4615      	mov	r5, r2
 80054be:	fbb6 f1f3 	udiv	r1, r6, r3
 80054c2:	fb03 6711 	mls	r7, r3, r1, r6
 80054c6:	5dc7      	ldrb	r7, [r0, r7]
 80054c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054cc:	4637      	mov	r7, r6
 80054ce:	42bb      	cmp	r3, r7
 80054d0:	460e      	mov	r6, r1
 80054d2:	d9f4      	bls.n	80054be <_printf_i+0x116>
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d10b      	bne.n	80054f0 <_printf_i+0x148>
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	07de      	lsls	r6, r3, #31
 80054dc:	d508      	bpl.n	80054f0 <_printf_i+0x148>
 80054de:	6923      	ldr	r3, [r4, #16]
 80054e0:	6861      	ldr	r1, [r4, #4]
 80054e2:	4299      	cmp	r1, r3
 80054e4:	bfde      	ittt	le
 80054e6:	2330      	movle	r3, #48	; 0x30
 80054e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054f0:	1b52      	subs	r2, r2, r5
 80054f2:	6122      	str	r2, [r4, #16]
 80054f4:	f8cd a000 	str.w	sl, [sp]
 80054f8:	464b      	mov	r3, r9
 80054fa:	aa03      	add	r2, sp, #12
 80054fc:	4621      	mov	r1, r4
 80054fe:	4640      	mov	r0, r8
 8005500:	f7ff fee4 	bl	80052cc <_printf_common>
 8005504:	3001      	adds	r0, #1
 8005506:	d14a      	bne.n	800559e <_printf_i+0x1f6>
 8005508:	f04f 30ff 	mov.w	r0, #4294967295
 800550c:	b004      	add	sp, #16
 800550e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	f043 0320 	orr.w	r3, r3, #32
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	4833      	ldr	r0, [pc, #204]	; (80055e8 <_printf_i+0x240>)
 800551c:	2778      	movs	r7, #120	; 0x78
 800551e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	6829      	ldr	r1, [r5, #0]
 8005526:	061f      	lsls	r7, r3, #24
 8005528:	f851 6b04 	ldr.w	r6, [r1], #4
 800552c:	d402      	bmi.n	8005534 <_printf_i+0x18c>
 800552e:	065f      	lsls	r7, r3, #25
 8005530:	bf48      	it	mi
 8005532:	b2b6      	uxthmi	r6, r6
 8005534:	07df      	lsls	r7, r3, #31
 8005536:	bf48      	it	mi
 8005538:	f043 0320 	orrmi.w	r3, r3, #32
 800553c:	6029      	str	r1, [r5, #0]
 800553e:	bf48      	it	mi
 8005540:	6023      	strmi	r3, [r4, #0]
 8005542:	b91e      	cbnz	r6, 800554c <_printf_i+0x1a4>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	f023 0320 	bic.w	r3, r3, #32
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	2310      	movs	r3, #16
 800554e:	e7a7      	b.n	80054a0 <_printf_i+0xf8>
 8005550:	4824      	ldr	r0, [pc, #144]	; (80055e4 <_printf_i+0x23c>)
 8005552:	e7e4      	b.n	800551e <_printf_i+0x176>
 8005554:	4615      	mov	r5, r2
 8005556:	e7bd      	b.n	80054d4 <_printf_i+0x12c>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	6826      	ldr	r6, [r4, #0]
 800555c:	6961      	ldr	r1, [r4, #20]
 800555e:	1d18      	adds	r0, r3, #4
 8005560:	6028      	str	r0, [r5, #0]
 8005562:	0635      	lsls	r5, r6, #24
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	d501      	bpl.n	800556c <_printf_i+0x1c4>
 8005568:	6019      	str	r1, [r3, #0]
 800556a:	e002      	b.n	8005572 <_printf_i+0x1ca>
 800556c:	0670      	lsls	r0, r6, #25
 800556e:	d5fb      	bpl.n	8005568 <_printf_i+0x1c0>
 8005570:	8019      	strh	r1, [r3, #0]
 8005572:	2300      	movs	r3, #0
 8005574:	6123      	str	r3, [r4, #16]
 8005576:	4615      	mov	r5, r2
 8005578:	e7bc      	b.n	80054f4 <_printf_i+0x14c>
 800557a:	682b      	ldr	r3, [r5, #0]
 800557c:	1d1a      	adds	r2, r3, #4
 800557e:	602a      	str	r2, [r5, #0]
 8005580:	681d      	ldr	r5, [r3, #0]
 8005582:	6862      	ldr	r2, [r4, #4]
 8005584:	2100      	movs	r1, #0
 8005586:	4628      	mov	r0, r5
 8005588:	f7fa fe5a 	bl	8000240 <memchr>
 800558c:	b108      	cbz	r0, 8005592 <_printf_i+0x1ea>
 800558e:	1b40      	subs	r0, r0, r5
 8005590:	6060      	str	r0, [r4, #4]
 8005592:	6863      	ldr	r3, [r4, #4]
 8005594:	6123      	str	r3, [r4, #16]
 8005596:	2300      	movs	r3, #0
 8005598:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800559c:	e7aa      	b.n	80054f4 <_printf_i+0x14c>
 800559e:	6923      	ldr	r3, [r4, #16]
 80055a0:	462a      	mov	r2, r5
 80055a2:	4649      	mov	r1, r9
 80055a4:	4640      	mov	r0, r8
 80055a6:	47d0      	blx	sl
 80055a8:	3001      	adds	r0, #1
 80055aa:	d0ad      	beq.n	8005508 <_printf_i+0x160>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	079b      	lsls	r3, r3, #30
 80055b0:	d413      	bmi.n	80055da <_printf_i+0x232>
 80055b2:	68e0      	ldr	r0, [r4, #12]
 80055b4:	9b03      	ldr	r3, [sp, #12]
 80055b6:	4298      	cmp	r0, r3
 80055b8:	bfb8      	it	lt
 80055ba:	4618      	movlt	r0, r3
 80055bc:	e7a6      	b.n	800550c <_printf_i+0x164>
 80055be:	2301      	movs	r3, #1
 80055c0:	4632      	mov	r2, r6
 80055c2:	4649      	mov	r1, r9
 80055c4:	4640      	mov	r0, r8
 80055c6:	47d0      	blx	sl
 80055c8:	3001      	adds	r0, #1
 80055ca:	d09d      	beq.n	8005508 <_printf_i+0x160>
 80055cc:	3501      	adds	r5, #1
 80055ce:	68e3      	ldr	r3, [r4, #12]
 80055d0:	9903      	ldr	r1, [sp, #12]
 80055d2:	1a5b      	subs	r3, r3, r1
 80055d4:	42ab      	cmp	r3, r5
 80055d6:	dcf2      	bgt.n	80055be <_printf_i+0x216>
 80055d8:	e7eb      	b.n	80055b2 <_printf_i+0x20a>
 80055da:	2500      	movs	r5, #0
 80055dc:	f104 0619 	add.w	r6, r4, #25
 80055e0:	e7f5      	b.n	80055ce <_printf_i+0x226>
 80055e2:	bf00      	nop
 80055e4:	08007972 	.word	0x08007972
 80055e8:	08007983 	.word	0x08007983

080055ec <std>:
 80055ec:	2300      	movs	r3, #0
 80055ee:	b510      	push	{r4, lr}
 80055f0:	4604      	mov	r4, r0
 80055f2:	e9c0 3300 	strd	r3, r3, [r0]
 80055f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055fa:	6083      	str	r3, [r0, #8]
 80055fc:	8181      	strh	r1, [r0, #12]
 80055fe:	6643      	str	r3, [r0, #100]	; 0x64
 8005600:	81c2      	strh	r2, [r0, #14]
 8005602:	6183      	str	r3, [r0, #24]
 8005604:	4619      	mov	r1, r3
 8005606:	2208      	movs	r2, #8
 8005608:	305c      	adds	r0, #92	; 0x5c
 800560a:	f000 f914 	bl	8005836 <memset>
 800560e:	4b0d      	ldr	r3, [pc, #52]	; (8005644 <std+0x58>)
 8005610:	6263      	str	r3, [r4, #36]	; 0x24
 8005612:	4b0d      	ldr	r3, [pc, #52]	; (8005648 <std+0x5c>)
 8005614:	62a3      	str	r3, [r4, #40]	; 0x28
 8005616:	4b0d      	ldr	r3, [pc, #52]	; (800564c <std+0x60>)
 8005618:	62e3      	str	r3, [r4, #44]	; 0x2c
 800561a:	4b0d      	ldr	r3, [pc, #52]	; (8005650 <std+0x64>)
 800561c:	6323      	str	r3, [r4, #48]	; 0x30
 800561e:	4b0d      	ldr	r3, [pc, #52]	; (8005654 <std+0x68>)
 8005620:	6224      	str	r4, [r4, #32]
 8005622:	429c      	cmp	r4, r3
 8005624:	d006      	beq.n	8005634 <std+0x48>
 8005626:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800562a:	4294      	cmp	r4, r2
 800562c:	d002      	beq.n	8005634 <std+0x48>
 800562e:	33d0      	adds	r3, #208	; 0xd0
 8005630:	429c      	cmp	r4, r3
 8005632:	d105      	bne.n	8005640 <std+0x54>
 8005634:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800563c:	f000 b978 	b.w	8005930 <__retarget_lock_init_recursive>
 8005640:	bd10      	pop	{r4, pc}
 8005642:	bf00      	nop
 8005644:	080057b1 	.word	0x080057b1
 8005648:	080057d3 	.word	0x080057d3
 800564c:	0800580b 	.word	0x0800580b
 8005650:	0800582f 	.word	0x0800582f
 8005654:	20000a1c 	.word	0x20000a1c

08005658 <stdio_exit_handler>:
 8005658:	4a02      	ldr	r2, [pc, #8]	; (8005664 <stdio_exit_handler+0xc>)
 800565a:	4903      	ldr	r1, [pc, #12]	; (8005668 <stdio_exit_handler+0x10>)
 800565c:	4803      	ldr	r0, [pc, #12]	; (800566c <stdio_exit_handler+0x14>)
 800565e:	f000 b869 	b.w	8005734 <_fwalk_sglue>
 8005662:	bf00      	nop
 8005664:	2000000c 	.word	0x2000000c
 8005668:	080071d5 	.word	0x080071d5
 800566c:	20000018 	.word	0x20000018

08005670 <cleanup_stdio>:
 8005670:	6841      	ldr	r1, [r0, #4]
 8005672:	4b0c      	ldr	r3, [pc, #48]	; (80056a4 <cleanup_stdio+0x34>)
 8005674:	4299      	cmp	r1, r3
 8005676:	b510      	push	{r4, lr}
 8005678:	4604      	mov	r4, r0
 800567a:	d001      	beq.n	8005680 <cleanup_stdio+0x10>
 800567c:	f001 fdaa 	bl	80071d4 <_fflush_r>
 8005680:	68a1      	ldr	r1, [r4, #8]
 8005682:	4b09      	ldr	r3, [pc, #36]	; (80056a8 <cleanup_stdio+0x38>)
 8005684:	4299      	cmp	r1, r3
 8005686:	d002      	beq.n	800568e <cleanup_stdio+0x1e>
 8005688:	4620      	mov	r0, r4
 800568a:	f001 fda3 	bl	80071d4 <_fflush_r>
 800568e:	68e1      	ldr	r1, [r4, #12]
 8005690:	4b06      	ldr	r3, [pc, #24]	; (80056ac <cleanup_stdio+0x3c>)
 8005692:	4299      	cmp	r1, r3
 8005694:	d004      	beq.n	80056a0 <cleanup_stdio+0x30>
 8005696:	4620      	mov	r0, r4
 8005698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800569c:	f001 bd9a 	b.w	80071d4 <_fflush_r>
 80056a0:	bd10      	pop	{r4, pc}
 80056a2:	bf00      	nop
 80056a4:	20000a1c 	.word	0x20000a1c
 80056a8:	20000a84 	.word	0x20000a84
 80056ac:	20000aec 	.word	0x20000aec

080056b0 <global_stdio_init.part.0>:
 80056b0:	b510      	push	{r4, lr}
 80056b2:	4b0b      	ldr	r3, [pc, #44]	; (80056e0 <global_stdio_init.part.0+0x30>)
 80056b4:	4c0b      	ldr	r4, [pc, #44]	; (80056e4 <global_stdio_init.part.0+0x34>)
 80056b6:	4a0c      	ldr	r2, [pc, #48]	; (80056e8 <global_stdio_init.part.0+0x38>)
 80056b8:	601a      	str	r2, [r3, #0]
 80056ba:	4620      	mov	r0, r4
 80056bc:	2200      	movs	r2, #0
 80056be:	2104      	movs	r1, #4
 80056c0:	f7ff ff94 	bl	80055ec <std>
 80056c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80056c8:	2201      	movs	r2, #1
 80056ca:	2109      	movs	r1, #9
 80056cc:	f7ff ff8e 	bl	80055ec <std>
 80056d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80056d4:	2202      	movs	r2, #2
 80056d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056da:	2112      	movs	r1, #18
 80056dc:	f7ff bf86 	b.w	80055ec <std>
 80056e0:	20000b54 	.word	0x20000b54
 80056e4:	20000a1c 	.word	0x20000a1c
 80056e8:	08005659 	.word	0x08005659

080056ec <__sfp_lock_acquire>:
 80056ec:	4801      	ldr	r0, [pc, #4]	; (80056f4 <__sfp_lock_acquire+0x8>)
 80056ee:	f000 b920 	b.w	8005932 <__retarget_lock_acquire_recursive>
 80056f2:	bf00      	nop
 80056f4:	20000b5d 	.word	0x20000b5d

080056f8 <__sfp_lock_release>:
 80056f8:	4801      	ldr	r0, [pc, #4]	; (8005700 <__sfp_lock_release+0x8>)
 80056fa:	f000 b91b 	b.w	8005934 <__retarget_lock_release_recursive>
 80056fe:	bf00      	nop
 8005700:	20000b5d 	.word	0x20000b5d

08005704 <__sinit>:
 8005704:	b510      	push	{r4, lr}
 8005706:	4604      	mov	r4, r0
 8005708:	f7ff fff0 	bl	80056ec <__sfp_lock_acquire>
 800570c:	6a23      	ldr	r3, [r4, #32]
 800570e:	b11b      	cbz	r3, 8005718 <__sinit+0x14>
 8005710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005714:	f7ff bff0 	b.w	80056f8 <__sfp_lock_release>
 8005718:	4b04      	ldr	r3, [pc, #16]	; (800572c <__sinit+0x28>)
 800571a:	6223      	str	r3, [r4, #32]
 800571c:	4b04      	ldr	r3, [pc, #16]	; (8005730 <__sinit+0x2c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1f5      	bne.n	8005710 <__sinit+0xc>
 8005724:	f7ff ffc4 	bl	80056b0 <global_stdio_init.part.0>
 8005728:	e7f2      	b.n	8005710 <__sinit+0xc>
 800572a:	bf00      	nop
 800572c:	08005671 	.word	0x08005671
 8005730:	20000b54 	.word	0x20000b54

08005734 <_fwalk_sglue>:
 8005734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005738:	4607      	mov	r7, r0
 800573a:	4688      	mov	r8, r1
 800573c:	4614      	mov	r4, r2
 800573e:	2600      	movs	r6, #0
 8005740:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005744:	f1b9 0901 	subs.w	r9, r9, #1
 8005748:	d505      	bpl.n	8005756 <_fwalk_sglue+0x22>
 800574a:	6824      	ldr	r4, [r4, #0]
 800574c:	2c00      	cmp	r4, #0
 800574e:	d1f7      	bne.n	8005740 <_fwalk_sglue+0xc>
 8005750:	4630      	mov	r0, r6
 8005752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005756:	89ab      	ldrh	r3, [r5, #12]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d907      	bls.n	800576c <_fwalk_sglue+0x38>
 800575c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005760:	3301      	adds	r3, #1
 8005762:	d003      	beq.n	800576c <_fwalk_sglue+0x38>
 8005764:	4629      	mov	r1, r5
 8005766:	4638      	mov	r0, r7
 8005768:	47c0      	blx	r8
 800576a:	4306      	orrs	r6, r0
 800576c:	3568      	adds	r5, #104	; 0x68
 800576e:	e7e9      	b.n	8005744 <_fwalk_sglue+0x10>

08005770 <siprintf>:
 8005770:	b40e      	push	{r1, r2, r3}
 8005772:	b500      	push	{lr}
 8005774:	b09c      	sub	sp, #112	; 0x70
 8005776:	ab1d      	add	r3, sp, #116	; 0x74
 8005778:	9002      	str	r0, [sp, #8]
 800577a:	9006      	str	r0, [sp, #24]
 800577c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005780:	4809      	ldr	r0, [pc, #36]	; (80057a8 <siprintf+0x38>)
 8005782:	9107      	str	r1, [sp, #28]
 8005784:	9104      	str	r1, [sp, #16]
 8005786:	4909      	ldr	r1, [pc, #36]	; (80057ac <siprintf+0x3c>)
 8005788:	f853 2b04 	ldr.w	r2, [r3], #4
 800578c:	9105      	str	r1, [sp, #20]
 800578e:	6800      	ldr	r0, [r0, #0]
 8005790:	9301      	str	r3, [sp, #4]
 8005792:	a902      	add	r1, sp, #8
 8005794:	f001 fb9a 	bl	8006ecc <_svfiprintf_r>
 8005798:	9b02      	ldr	r3, [sp, #8]
 800579a:	2200      	movs	r2, #0
 800579c:	701a      	strb	r2, [r3, #0]
 800579e:	b01c      	add	sp, #112	; 0x70
 80057a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057a4:	b003      	add	sp, #12
 80057a6:	4770      	bx	lr
 80057a8:	20000064 	.word	0x20000064
 80057ac:	ffff0208 	.word	0xffff0208

080057b0 <__sread>:
 80057b0:	b510      	push	{r4, lr}
 80057b2:	460c      	mov	r4, r1
 80057b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057b8:	f000 f86c 	bl	8005894 <_read_r>
 80057bc:	2800      	cmp	r0, #0
 80057be:	bfab      	itete	ge
 80057c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80057c2:	89a3      	ldrhlt	r3, [r4, #12]
 80057c4:	181b      	addge	r3, r3, r0
 80057c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80057ca:	bfac      	ite	ge
 80057cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80057ce:	81a3      	strhlt	r3, [r4, #12]
 80057d0:	bd10      	pop	{r4, pc}

080057d2 <__swrite>:
 80057d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d6:	461f      	mov	r7, r3
 80057d8:	898b      	ldrh	r3, [r1, #12]
 80057da:	05db      	lsls	r3, r3, #23
 80057dc:	4605      	mov	r5, r0
 80057de:	460c      	mov	r4, r1
 80057e0:	4616      	mov	r6, r2
 80057e2:	d505      	bpl.n	80057f0 <__swrite+0x1e>
 80057e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057e8:	2302      	movs	r3, #2
 80057ea:	2200      	movs	r2, #0
 80057ec:	f000 f840 	bl	8005870 <_lseek_r>
 80057f0:	89a3      	ldrh	r3, [r4, #12]
 80057f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057fa:	81a3      	strh	r3, [r4, #12]
 80057fc:	4632      	mov	r2, r6
 80057fe:	463b      	mov	r3, r7
 8005800:	4628      	mov	r0, r5
 8005802:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005806:	f000 b857 	b.w	80058b8 <_write_r>

0800580a <__sseek>:
 800580a:	b510      	push	{r4, lr}
 800580c:	460c      	mov	r4, r1
 800580e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005812:	f000 f82d 	bl	8005870 <_lseek_r>
 8005816:	1c43      	adds	r3, r0, #1
 8005818:	89a3      	ldrh	r3, [r4, #12]
 800581a:	bf15      	itete	ne
 800581c:	6560      	strne	r0, [r4, #84]	; 0x54
 800581e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005822:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005826:	81a3      	strheq	r3, [r4, #12]
 8005828:	bf18      	it	ne
 800582a:	81a3      	strhne	r3, [r4, #12]
 800582c:	bd10      	pop	{r4, pc}

0800582e <__sclose>:
 800582e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005832:	f000 b80d 	b.w	8005850 <_close_r>

08005836 <memset>:
 8005836:	4402      	add	r2, r0
 8005838:	4603      	mov	r3, r0
 800583a:	4293      	cmp	r3, r2
 800583c:	d100      	bne.n	8005840 <memset+0xa>
 800583e:	4770      	bx	lr
 8005840:	f803 1b01 	strb.w	r1, [r3], #1
 8005844:	e7f9      	b.n	800583a <memset+0x4>
	...

08005848 <_localeconv_r>:
 8005848:	4800      	ldr	r0, [pc, #0]	; (800584c <_localeconv_r+0x4>)
 800584a:	4770      	bx	lr
 800584c:	20000158 	.word	0x20000158

08005850 <_close_r>:
 8005850:	b538      	push	{r3, r4, r5, lr}
 8005852:	4d06      	ldr	r5, [pc, #24]	; (800586c <_close_r+0x1c>)
 8005854:	2300      	movs	r3, #0
 8005856:	4604      	mov	r4, r0
 8005858:	4608      	mov	r0, r1
 800585a:	602b      	str	r3, [r5, #0]
 800585c:	f7fb fc71 	bl	8001142 <_close>
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	d102      	bne.n	800586a <_close_r+0x1a>
 8005864:	682b      	ldr	r3, [r5, #0]
 8005866:	b103      	cbz	r3, 800586a <_close_r+0x1a>
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	bd38      	pop	{r3, r4, r5, pc}
 800586c:	20000b58 	.word	0x20000b58

08005870 <_lseek_r>:
 8005870:	b538      	push	{r3, r4, r5, lr}
 8005872:	4d07      	ldr	r5, [pc, #28]	; (8005890 <_lseek_r+0x20>)
 8005874:	4604      	mov	r4, r0
 8005876:	4608      	mov	r0, r1
 8005878:	4611      	mov	r1, r2
 800587a:	2200      	movs	r2, #0
 800587c:	602a      	str	r2, [r5, #0]
 800587e:	461a      	mov	r2, r3
 8005880:	f7fb fc86 	bl	8001190 <_lseek>
 8005884:	1c43      	adds	r3, r0, #1
 8005886:	d102      	bne.n	800588e <_lseek_r+0x1e>
 8005888:	682b      	ldr	r3, [r5, #0]
 800588a:	b103      	cbz	r3, 800588e <_lseek_r+0x1e>
 800588c:	6023      	str	r3, [r4, #0]
 800588e:	bd38      	pop	{r3, r4, r5, pc}
 8005890:	20000b58 	.word	0x20000b58

08005894 <_read_r>:
 8005894:	b538      	push	{r3, r4, r5, lr}
 8005896:	4d07      	ldr	r5, [pc, #28]	; (80058b4 <_read_r+0x20>)
 8005898:	4604      	mov	r4, r0
 800589a:	4608      	mov	r0, r1
 800589c:	4611      	mov	r1, r2
 800589e:	2200      	movs	r2, #0
 80058a0:	602a      	str	r2, [r5, #0]
 80058a2:	461a      	mov	r2, r3
 80058a4:	f7fb fc14 	bl	80010d0 <_read>
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d102      	bne.n	80058b2 <_read_r+0x1e>
 80058ac:	682b      	ldr	r3, [r5, #0]
 80058ae:	b103      	cbz	r3, 80058b2 <_read_r+0x1e>
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	20000b58 	.word	0x20000b58

080058b8 <_write_r>:
 80058b8:	b538      	push	{r3, r4, r5, lr}
 80058ba:	4d07      	ldr	r5, [pc, #28]	; (80058d8 <_write_r+0x20>)
 80058bc:	4604      	mov	r4, r0
 80058be:	4608      	mov	r0, r1
 80058c0:	4611      	mov	r1, r2
 80058c2:	2200      	movs	r2, #0
 80058c4:	602a      	str	r2, [r5, #0]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f7fb fc1f 	bl	800110a <_write>
 80058cc:	1c43      	adds	r3, r0, #1
 80058ce:	d102      	bne.n	80058d6 <_write_r+0x1e>
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	b103      	cbz	r3, 80058d6 <_write_r+0x1e>
 80058d4:	6023      	str	r3, [r4, #0]
 80058d6:	bd38      	pop	{r3, r4, r5, pc}
 80058d8:	20000b58 	.word	0x20000b58

080058dc <__errno>:
 80058dc:	4b01      	ldr	r3, [pc, #4]	; (80058e4 <__errno+0x8>)
 80058de:	6818      	ldr	r0, [r3, #0]
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	20000064 	.word	0x20000064

080058e8 <__libc_init_array>:
 80058e8:	b570      	push	{r4, r5, r6, lr}
 80058ea:	4d0d      	ldr	r5, [pc, #52]	; (8005920 <__libc_init_array+0x38>)
 80058ec:	4c0d      	ldr	r4, [pc, #52]	; (8005924 <__libc_init_array+0x3c>)
 80058ee:	1b64      	subs	r4, r4, r5
 80058f0:	10a4      	asrs	r4, r4, #2
 80058f2:	2600      	movs	r6, #0
 80058f4:	42a6      	cmp	r6, r4
 80058f6:	d109      	bne.n	800590c <__libc_init_array+0x24>
 80058f8:	4d0b      	ldr	r5, [pc, #44]	; (8005928 <__libc_init_array+0x40>)
 80058fa:	4c0c      	ldr	r4, [pc, #48]	; (800592c <__libc_init_array+0x44>)
 80058fc:	f002 f80e 	bl	800791c <_init>
 8005900:	1b64      	subs	r4, r4, r5
 8005902:	10a4      	asrs	r4, r4, #2
 8005904:	2600      	movs	r6, #0
 8005906:	42a6      	cmp	r6, r4
 8005908:	d105      	bne.n	8005916 <__libc_init_array+0x2e>
 800590a:	bd70      	pop	{r4, r5, r6, pc}
 800590c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005910:	4798      	blx	r3
 8005912:	3601      	adds	r6, #1
 8005914:	e7ee      	b.n	80058f4 <__libc_init_array+0xc>
 8005916:	f855 3b04 	ldr.w	r3, [r5], #4
 800591a:	4798      	blx	r3
 800591c:	3601      	adds	r6, #1
 800591e:	e7f2      	b.n	8005906 <__libc_init_array+0x1e>
 8005920:	08007cdc 	.word	0x08007cdc
 8005924:	08007cdc 	.word	0x08007cdc
 8005928:	08007cdc 	.word	0x08007cdc
 800592c:	08007ce0 	.word	0x08007ce0

08005930 <__retarget_lock_init_recursive>:
 8005930:	4770      	bx	lr

08005932 <__retarget_lock_acquire_recursive>:
 8005932:	4770      	bx	lr

08005934 <__retarget_lock_release_recursive>:
 8005934:	4770      	bx	lr

08005936 <quorem>:
 8005936:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800593a:	6903      	ldr	r3, [r0, #16]
 800593c:	690c      	ldr	r4, [r1, #16]
 800593e:	42a3      	cmp	r3, r4
 8005940:	4607      	mov	r7, r0
 8005942:	db7e      	blt.n	8005a42 <quorem+0x10c>
 8005944:	3c01      	subs	r4, #1
 8005946:	f101 0814 	add.w	r8, r1, #20
 800594a:	f100 0514 	add.w	r5, r0, #20
 800594e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005952:	9301      	str	r3, [sp, #4]
 8005954:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005958:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800595c:	3301      	adds	r3, #1
 800595e:	429a      	cmp	r2, r3
 8005960:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005964:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005968:	fbb2 f6f3 	udiv	r6, r2, r3
 800596c:	d331      	bcc.n	80059d2 <quorem+0x9c>
 800596e:	f04f 0e00 	mov.w	lr, #0
 8005972:	4640      	mov	r0, r8
 8005974:	46ac      	mov	ip, r5
 8005976:	46f2      	mov	sl, lr
 8005978:	f850 2b04 	ldr.w	r2, [r0], #4
 800597c:	b293      	uxth	r3, r2
 800597e:	fb06 e303 	mla	r3, r6, r3, lr
 8005982:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005986:	0c1a      	lsrs	r2, r3, #16
 8005988:	b29b      	uxth	r3, r3
 800598a:	ebaa 0303 	sub.w	r3, sl, r3
 800598e:	f8dc a000 	ldr.w	sl, [ip]
 8005992:	fa13 f38a 	uxtah	r3, r3, sl
 8005996:	fb06 220e 	mla	r2, r6, lr, r2
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	9b00      	ldr	r3, [sp, #0]
 800599e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059a2:	b292      	uxth	r2, r2
 80059a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80059a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059ac:	f8bd 3000 	ldrh.w	r3, [sp]
 80059b0:	4581      	cmp	r9, r0
 80059b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059b6:	f84c 3b04 	str.w	r3, [ip], #4
 80059ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059be:	d2db      	bcs.n	8005978 <quorem+0x42>
 80059c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80059c4:	b92b      	cbnz	r3, 80059d2 <quorem+0x9c>
 80059c6:	9b01      	ldr	r3, [sp, #4]
 80059c8:	3b04      	subs	r3, #4
 80059ca:	429d      	cmp	r5, r3
 80059cc:	461a      	mov	r2, r3
 80059ce:	d32c      	bcc.n	8005a2a <quorem+0xf4>
 80059d0:	613c      	str	r4, [r7, #16]
 80059d2:	4638      	mov	r0, r7
 80059d4:	f001 f920 	bl	8006c18 <__mcmp>
 80059d8:	2800      	cmp	r0, #0
 80059da:	db22      	blt.n	8005a22 <quorem+0xec>
 80059dc:	3601      	adds	r6, #1
 80059de:	4629      	mov	r1, r5
 80059e0:	2000      	movs	r0, #0
 80059e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80059e6:	f8d1 c000 	ldr.w	ip, [r1]
 80059ea:	b293      	uxth	r3, r2
 80059ec:	1ac3      	subs	r3, r0, r3
 80059ee:	0c12      	lsrs	r2, r2, #16
 80059f0:	fa13 f38c 	uxtah	r3, r3, ip
 80059f4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80059f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a02:	45c1      	cmp	r9, r8
 8005a04:	f841 3b04 	str.w	r3, [r1], #4
 8005a08:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005a0c:	d2e9      	bcs.n	80059e2 <quorem+0xac>
 8005a0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a16:	b922      	cbnz	r2, 8005a22 <quorem+0xec>
 8005a18:	3b04      	subs	r3, #4
 8005a1a:	429d      	cmp	r5, r3
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	d30a      	bcc.n	8005a36 <quorem+0x100>
 8005a20:	613c      	str	r4, [r7, #16]
 8005a22:	4630      	mov	r0, r6
 8005a24:	b003      	add	sp, #12
 8005a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	3b04      	subs	r3, #4
 8005a2e:	2a00      	cmp	r2, #0
 8005a30:	d1ce      	bne.n	80059d0 <quorem+0x9a>
 8005a32:	3c01      	subs	r4, #1
 8005a34:	e7c9      	b.n	80059ca <quorem+0x94>
 8005a36:	6812      	ldr	r2, [r2, #0]
 8005a38:	3b04      	subs	r3, #4
 8005a3a:	2a00      	cmp	r2, #0
 8005a3c:	d1f0      	bne.n	8005a20 <quorem+0xea>
 8005a3e:	3c01      	subs	r4, #1
 8005a40:	e7eb      	b.n	8005a1a <quorem+0xe4>
 8005a42:	2000      	movs	r0, #0
 8005a44:	e7ee      	b.n	8005a24 <quorem+0xee>
	...

08005a48 <_dtoa_r>:
 8005a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a4c:	ed2d 8b02 	vpush	{d8}
 8005a50:	69c5      	ldr	r5, [r0, #28]
 8005a52:	b091      	sub	sp, #68	; 0x44
 8005a54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a58:	ec59 8b10 	vmov	r8, r9, d0
 8005a5c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8005a5e:	9106      	str	r1, [sp, #24]
 8005a60:	4606      	mov	r6, r0
 8005a62:	9208      	str	r2, [sp, #32]
 8005a64:	930c      	str	r3, [sp, #48]	; 0x30
 8005a66:	b975      	cbnz	r5, 8005a86 <_dtoa_r+0x3e>
 8005a68:	2010      	movs	r0, #16
 8005a6a:	f000 fda5 	bl	80065b8 <malloc>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	61f0      	str	r0, [r6, #28]
 8005a72:	b920      	cbnz	r0, 8005a7e <_dtoa_r+0x36>
 8005a74:	4ba6      	ldr	r3, [pc, #664]	; (8005d10 <_dtoa_r+0x2c8>)
 8005a76:	21ef      	movs	r1, #239	; 0xef
 8005a78:	48a6      	ldr	r0, [pc, #664]	; (8005d14 <_dtoa_r+0x2cc>)
 8005a7a:	f001 fc0b 	bl	8007294 <__assert_func>
 8005a7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a82:	6005      	str	r5, [r0, #0]
 8005a84:	60c5      	str	r5, [r0, #12]
 8005a86:	69f3      	ldr	r3, [r6, #28]
 8005a88:	6819      	ldr	r1, [r3, #0]
 8005a8a:	b151      	cbz	r1, 8005aa2 <_dtoa_r+0x5a>
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	604a      	str	r2, [r1, #4]
 8005a90:	2301      	movs	r3, #1
 8005a92:	4093      	lsls	r3, r2
 8005a94:	608b      	str	r3, [r1, #8]
 8005a96:	4630      	mov	r0, r6
 8005a98:	f000 fe82 	bl	80067a0 <_Bfree>
 8005a9c:	69f3      	ldr	r3, [r6, #28]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	f1b9 0300 	subs.w	r3, r9, #0
 8005aa6:	bfbb      	ittet	lt
 8005aa8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005aac:	9303      	strlt	r3, [sp, #12]
 8005aae:	2300      	movge	r3, #0
 8005ab0:	2201      	movlt	r2, #1
 8005ab2:	bfac      	ite	ge
 8005ab4:	6023      	strge	r3, [r4, #0]
 8005ab6:	6022      	strlt	r2, [r4, #0]
 8005ab8:	4b97      	ldr	r3, [pc, #604]	; (8005d18 <_dtoa_r+0x2d0>)
 8005aba:	9c03      	ldr	r4, [sp, #12]
 8005abc:	43a3      	bics	r3, r4
 8005abe:	d11c      	bne.n	8005afa <_dtoa_r+0xb2>
 8005ac0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ac2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ac6:	6013      	str	r3, [r2, #0]
 8005ac8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005acc:	ea53 0308 	orrs.w	r3, r3, r8
 8005ad0:	f000 84fb 	beq.w	80064ca <_dtoa_r+0xa82>
 8005ad4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005ad6:	b963      	cbnz	r3, 8005af2 <_dtoa_r+0xaa>
 8005ad8:	4b90      	ldr	r3, [pc, #576]	; (8005d1c <_dtoa_r+0x2d4>)
 8005ada:	e020      	b.n	8005b1e <_dtoa_r+0xd6>
 8005adc:	4b90      	ldr	r3, [pc, #576]	; (8005d20 <_dtoa_r+0x2d8>)
 8005ade:	9301      	str	r3, [sp, #4]
 8005ae0:	3308      	adds	r3, #8
 8005ae2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005ae4:	6013      	str	r3, [r2, #0]
 8005ae6:	9801      	ldr	r0, [sp, #4]
 8005ae8:	b011      	add	sp, #68	; 0x44
 8005aea:	ecbd 8b02 	vpop	{d8}
 8005aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af2:	4b8a      	ldr	r3, [pc, #552]	; (8005d1c <_dtoa_r+0x2d4>)
 8005af4:	9301      	str	r3, [sp, #4]
 8005af6:	3303      	adds	r3, #3
 8005af8:	e7f3      	b.n	8005ae2 <_dtoa_r+0x9a>
 8005afa:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005afe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b06:	d10c      	bne.n	8005b22 <_dtoa_r+0xda>
 8005b08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f000 84d7 	beq.w	80064c4 <_dtoa_r+0xa7c>
 8005b16:	4b83      	ldr	r3, [pc, #524]	; (8005d24 <_dtoa_r+0x2dc>)
 8005b18:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	9301      	str	r3, [sp, #4]
 8005b20:	e7e1      	b.n	8005ae6 <_dtoa_r+0x9e>
 8005b22:	aa0e      	add	r2, sp, #56	; 0x38
 8005b24:	a90f      	add	r1, sp, #60	; 0x3c
 8005b26:	4630      	mov	r0, r6
 8005b28:	eeb0 0b48 	vmov.f64	d0, d8
 8005b2c:	f001 f91a 	bl	8006d64 <__d2b>
 8005b30:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8005b34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b36:	4605      	mov	r5, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d046      	beq.n	8005bca <_dtoa_r+0x182>
 8005b3c:	eeb0 7b48 	vmov.f64	d7, d8
 8005b40:	ee18 1a90 	vmov	r1, s17
 8005b44:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005b48:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8005b4c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005b50:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005b54:	2000      	movs	r0, #0
 8005b56:	ee07 1a90 	vmov	s15, r1
 8005b5a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8005b5e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005cf8 <_dtoa_r+0x2b0>
 8005b62:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005b66:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8005d00 <_dtoa_r+0x2b8>
 8005b6a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005b6e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005d08 <_dtoa_r+0x2c0>
 8005b72:	ee07 3a90 	vmov	s15, r3
 8005b76:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005b7a:	eeb0 7b46 	vmov.f64	d7, d6
 8005b7e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005b82:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005b86:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8e:	ee16 ba90 	vmov	fp, s13
 8005b92:	9009      	str	r0, [sp, #36]	; 0x24
 8005b94:	d508      	bpl.n	8005ba8 <_dtoa_r+0x160>
 8005b96:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005b9a:	eeb4 6b47 	vcmp.f64	d6, d7
 8005b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba2:	bf18      	it	ne
 8005ba4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005ba8:	f1bb 0f16 	cmp.w	fp, #22
 8005bac:	d82b      	bhi.n	8005c06 <_dtoa_r+0x1be>
 8005bae:	495e      	ldr	r1, [pc, #376]	; (8005d28 <_dtoa_r+0x2e0>)
 8005bb0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005bb4:	ed91 7b00 	vldr	d7, [r1]
 8005bb8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc0:	d501      	bpl.n	8005bc6 <_dtoa_r+0x17e>
 8005bc2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005bc6:	2100      	movs	r1, #0
 8005bc8:	e01e      	b.n	8005c08 <_dtoa_r+0x1c0>
 8005bca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bcc:	4413      	add	r3, r2
 8005bce:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8005bd2:	2920      	cmp	r1, #32
 8005bd4:	bfc1      	itttt	gt
 8005bd6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8005bda:	408c      	lslgt	r4, r1
 8005bdc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8005be0:	fa28 f101 	lsrgt.w	r1, r8, r1
 8005be4:	bfd6      	itet	le
 8005be6:	f1c1 0120 	rsble	r1, r1, #32
 8005bea:	4321      	orrgt	r1, r4
 8005bec:	fa08 f101 	lslle.w	r1, r8, r1
 8005bf0:	ee07 1a90 	vmov	s15, r1
 8005bf4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	ee17 1a90 	vmov	r1, s15
 8005bfe:	2001      	movs	r0, #1
 8005c00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005c04:	e7a7      	b.n	8005b56 <_dtoa_r+0x10e>
 8005c06:	2101      	movs	r1, #1
 8005c08:	1ad2      	subs	r2, r2, r3
 8005c0a:	1e53      	subs	r3, r2, #1
 8005c0c:	9305      	str	r3, [sp, #20]
 8005c0e:	bf45      	ittet	mi
 8005c10:	f1c2 0301 	rsbmi	r3, r2, #1
 8005c14:	9304      	strmi	r3, [sp, #16]
 8005c16:	2300      	movpl	r3, #0
 8005c18:	2300      	movmi	r3, #0
 8005c1a:	bf4c      	ite	mi
 8005c1c:	9305      	strmi	r3, [sp, #20]
 8005c1e:	9304      	strpl	r3, [sp, #16]
 8005c20:	f1bb 0f00 	cmp.w	fp, #0
 8005c24:	910b      	str	r1, [sp, #44]	; 0x2c
 8005c26:	db18      	blt.n	8005c5a <_dtoa_r+0x212>
 8005c28:	9b05      	ldr	r3, [sp, #20]
 8005c2a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005c2e:	445b      	add	r3, fp
 8005c30:	9305      	str	r3, [sp, #20]
 8005c32:	2300      	movs	r3, #0
 8005c34:	9a06      	ldr	r2, [sp, #24]
 8005c36:	2a09      	cmp	r2, #9
 8005c38:	d848      	bhi.n	8005ccc <_dtoa_r+0x284>
 8005c3a:	2a05      	cmp	r2, #5
 8005c3c:	bfc4      	itt	gt
 8005c3e:	3a04      	subgt	r2, #4
 8005c40:	9206      	strgt	r2, [sp, #24]
 8005c42:	9a06      	ldr	r2, [sp, #24]
 8005c44:	f1a2 0202 	sub.w	r2, r2, #2
 8005c48:	bfcc      	ite	gt
 8005c4a:	2400      	movgt	r4, #0
 8005c4c:	2401      	movle	r4, #1
 8005c4e:	2a03      	cmp	r2, #3
 8005c50:	d847      	bhi.n	8005ce2 <_dtoa_r+0x29a>
 8005c52:	e8df f002 	tbb	[pc, r2]
 8005c56:	2d0b      	.short	0x2d0b
 8005c58:	392b      	.short	0x392b
 8005c5a:	9b04      	ldr	r3, [sp, #16]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	eba3 030b 	sub.w	r3, r3, fp
 8005c62:	9304      	str	r3, [sp, #16]
 8005c64:	920a      	str	r2, [sp, #40]	; 0x28
 8005c66:	f1cb 0300 	rsb	r3, fp, #0
 8005c6a:	e7e3      	b.n	8005c34 <_dtoa_r+0x1ec>
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	9207      	str	r2, [sp, #28]
 8005c70:	9a08      	ldr	r2, [sp, #32]
 8005c72:	2a00      	cmp	r2, #0
 8005c74:	dc38      	bgt.n	8005ce8 <_dtoa_r+0x2a0>
 8005c76:	f04f 0a01 	mov.w	sl, #1
 8005c7a:	46d1      	mov	r9, sl
 8005c7c:	4652      	mov	r2, sl
 8005c7e:	f8cd a020 	str.w	sl, [sp, #32]
 8005c82:	69f7      	ldr	r7, [r6, #28]
 8005c84:	2100      	movs	r1, #0
 8005c86:	2004      	movs	r0, #4
 8005c88:	f100 0c14 	add.w	ip, r0, #20
 8005c8c:	4594      	cmp	ip, r2
 8005c8e:	d930      	bls.n	8005cf2 <_dtoa_r+0x2aa>
 8005c90:	6079      	str	r1, [r7, #4]
 8005c92:	4630      	mov	r0, r6
 8005c94:	930d      	str	r3, [sp, #52]	; 0x34
 8005c96:	f000 fd43 	bl	8006720 <_Balloc>
 8005c9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c9c:	9001      	str	r0, [sp, #4]
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	d145      	bne.n	8005d30 <_dtoa_r+0x2e8>
 8005ca4:	4b21      	ldr	r3, [pc, #132]	; (8005d2c <_dtoa_r+0x2e4>)
 8005ca6:	f240 11af 	movw	r1, #431	; 0x1af
 8005caa:	e6e5      	b.n	8005a78 <_dtoa_r+0x30>
 8005cac:	2201      	movs	r2, #1
 8005cae:	e7de      	b.n	8005c6e <_dtoa_r+0x226>
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	9207      	str	r2, [sp, #28]
 8005cb4:	9a08      	ldr	r2, [sp, #32]
 8005cb6:	eb0b 0a02 	add.w	sl, fp, r2
 8005cba:	f10a 0901 	add.w	r9, sl, #1
 8005cbe:	464a      	mov	r2, r9
 8005cc0:	2a01      	cmp	r2, #1
 8005cc2:	bfb8      	it	lt
 8005cc4:	2201      	movlt	r2, #1
 8005cc6:	e7dc      	b.n	8005c82 <_dtoa_r+0x23a>
 8005cc8:	2201      	movs	r2, #1
 8005cca:	e7f2      	b.n	8005cb2 <_dtoa_r+0x26a>
 8005ccc:	2401      	movs	r4, #1
 8005cce:	2200      	movs	r2, #0
 8005cd0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005cd4:	f04f 3aff 	mov.w	sl, #4294967295
 8005cd8:	2100      	movs	r1, #0
 8005cda:	46d1      	mov	r9, sl
 8005cdc:	2212      	movs	r2, #18
 8005cde:	9108      	str	r1, [sp, #32]
 8005ce0:	e7cf      	b.n	8005c82 <_dtoa_r+0x23a>
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	9207      	str	r2, [sp, #28]
 8005ce6:	e7f5      	b.n	8005cd4 <_dtoa_r+0x28c>
 8005ce8:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005cec:	46d1      	mov	r9, sl
 8005cee:	4652      	mov	r2, sl
 8005cf0:	e7c7      	b.n	8005c82 <_dtoa_r+0x23a>
 8005cf2:	3101      	adds	r1, #1
 8005cf4:	0040      	lsls	r0, r0, #1
 8005cf6:	e7c7      	b.n	8005c88 <_dtoa_r+0x240>
 8005cf8:	636f4361 	.word	0x636f4361
 8005cfc:	3fd287a7 	.word	0x3fd287a7
 8005d00:	8b60c8b3 	.word	0x8b60c8b3
 8005d04:	3fc68a28 	.word	0x3fc68a28
 8005d08:	509f79fb 	.word	0x509f79fb
 8005d0c:	3fd34413 	.word	0x3fd34413
 8005d10:	080079a1 	.word	0x080079a1
 8005d14:	080079b8 	.word	0x080079b8
 8005d18:	7ff00000 	.word	0x7ff00000
 8005d1c:	0800799d 	.word	0x0800799d
 8005d20:	08007994 	.word	0x08007994
 8005d24:	08007971 	.word	0x08007971
 8005d28:	08007aa8 	.word	0x08007aa8
 8005d2c:	08007a10 	.word	0x08007a10
 8005d30:	69f2      	ldr	r2, [r6, #28]
 8005d32:	9901      	ldr	r1, [sp, #4]
 8005d34:	6011      	str	r1, [r2, #0]
 8005d36:	f1b9 0f0e 	cmp.w	r9, #14
 8005d3a:	d86c      	bhi.n	8005e16 <_dtoa_r+0x3ce>
 8005d3c:	2c00      	cmp	r4, #0
 8005d3e:	d06a      	beq.n	8005e16 <_dtoa_r+0x3ce>
 8005d40:	f1bb 0f00 	cmp.w	fp, #0
 8005d44:	f340 80a0 	ble.w	8005e88 <_dtoa_r+0x440>
 8005d48:	4ac1      	ldr	r2, [pc, #772]	; (8006050 <_dtoa_r+0x608>)
 8005d4a:	f00b 010f 	and.w	r1, fp, #15
 8005d4e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005d52:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005d56:	ed92 7b00 	vldr	d7, [r2]
 8005d5a:	ea4f 122b 	mov.w	r2, fp, asr #4
 8005d5e:	f000 8087 	beq.w	8005e70 <_dtoa_r+0x428>
 8005d62:	49bc      	ldr	r1, [pc, #752]	; (8006054 <_dtoa_r+0x60c>)
 8005d64:	ed91 6b08 	vldr	d6, [r1, #32]
 8005d68:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005d6c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005d70:	f002 020f 	and.w	r2, r2, #15
 8005d74:	2103      	movs	r1, #3
 8005d76:	48b7      	ldr	r0, [pc, #732]	; (8006054 <_dtoa_r+0x60c>)
 8005d78:	2a00      	cmp	r2, #0
 8005d7a:	d17b      	bne.n	8005e74 <_dtoa_r+0x42c>
 8005d7c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005d80:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005d84:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d8e:	2a00      	cmp	r2, #0
 8005d90:	f000 80a0 	beq.w	8005ed4 <_dtoa_r+0x48c>
 8005d94:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005d98:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da0:	f140 8098 	bpl.w	8005ed4 <_dtoa_r+0x48c>
 8005da4:	f1b9 0f00 	cmp.w	r9, #0
 8005da8:	f000 8094 	beq.w	8005ed4 <_dtoa_r+0x48c>
 8005dac:	f1ba 0f00 	cmp.w	sl, #0
 8005db0:	dd2f      	ble.n	8005e12 <_dtoa_r+0x3ca>
 8005db2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005db6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005dba:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005dbe:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005dc2:	3101      	adds	r1, #1
 8005dc4:	4654      	mov	r4, sl
 8005dc6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005dca:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005dce:	ee07 1a90 	vmov	s15, r1
 8005dd2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005dd6:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005dda:	ee15 7a90 	vmov	r7, s11
 8005dde:	ec51 0b15 	vmov	r0, r1, d5
 8005de2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8005de6:	2c00      	cmp	r4, #0
 8005de8:	d177      	bne.n	8005eda <_dtoa_r+0x492>
 8005dea:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005dee:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005df2:	ec41 0b17 	vmov	d7, r0, r1
 8005df6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dfe:	f300 826a 	bgt.w	80062d6 <_dtoa_r+0x88e>
 8005e02:	eeb1 7b47 	vneg.f64	d7, d7
 8005e06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e0e:	f100 8260 	bmi.w	80062d2 <_dtoa_r+0x88a>
 8005e12:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005e16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e18:	2a00      	cmp	r2, #0
 8005e1a:	f2c0 811d 	blt.w	8006058 <_dtoa_r+0x610>
 8005e1e:	f1bb 0f0e 	cmp.w	fp, #14
 8005e22:	f300 8119 	bgt.w	8006058 <_dtoa_r+0x610>
 8005e26:	4b8a      	ldr	r3, [pc, #552]	; (8006050 <_dtoa_r+0x608>)
 8005e28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005e2c:	ed93 6b00 	vldr	d6, [r3]
 8005e30:	9b08      	ldr	r3, [sp, #32]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f280 80b7 	bge.w	8005fa6 <_dtoa_r+0x55e>
 8005e38:	f1b9 0f00 	cmp.w	r9, #0
 8005e3c:	f300 80b3 	bgt.w	8005fa6 <_dtoa_r+0x55e>
 8005e40:	f040 8246 	bne.w	80062d0 <_dtoa_r+0x888>
 8005e44:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005e48:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005e4c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e50:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e58:	464c      	mov	r4, r9
 8005e5a:	464f      	mov	r7, r9
 8005e5c:	f280 821c 	bge.w	8006298 <_dtoa_r+0x850>
 8005e60:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e64:	2331      	movs	r3, #49	; 0x31
 8005e66:	f808 3b01 	strb.w	r3, [r8], #1
 8005e6a:	f10b 0b01 	add.w	fp, fp, #1
 8005e6e:	e218      	b.n	80062a2 <_dtoa_r+0x85a>
 8005e70:	2102      	movs	r1, #2
 8005e72:	e780      	b.n	8005d76 <_dtoa_r+0x32e>
 8005e74:	07d4      	lsls	r4, r2, #31
 8005e76:	d504      	bpl.n	8005e82 <_dtoa_r+0x43a>
 8005e78:	ed90 6b00 	vldr	d6, [r0]
 8005e7c:	3101      	adds	r1, #1
 8005e7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005e82:	1052      	asrs	r2, r2, #1
 8005e84:	3008      	adds	r0, #8
 8005e86:	e777      	b.n	8005d78 <_dtoa_r+0x330>
 8005e88:	d022      	beq.n	8005ed0 <_dtoa_r+0x488>
 8005e8a:	f1cb 0200 	rsb	r2, fp, #0
 8005e8e:	4970      	ldr	r1, [pc, #448]	; (8006050 <_dtoa_r+0x608>)
 8005e90:	f002 000f 	and.w	r0, r2, #15
 8005e94:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005e98:	ed91 7b00 	vldr	d7, [r1]
 8005e9c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005ea0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005ea4:	486b      	ldr	r0, [pc, #428]	; (8006054 <_dtoa_r+0x60c>)
 8005ea6:	1112      	asrs	r2, r2, #4
 8005ea8:	2400      	movs	r4, #0
 8005eaa:	2102      	movs	r1, #2
 8005eac:	b92a      	cbnz	r2, 8005eba <_dtoa_r+0x472>
 8005eae:	2c00      	cmp	r4, #0
 8005eb0:	f43f af6a 	beq.w	8005d88 <_dtoa_r+0x340>
 8005eb4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005eb8:	e766      	b.n	8005d88 <_dtoa_r+0x340>
 8005eba:	07d7      	lsls	r7, r2, #31
 8005ebc:	d505      	bpl.n	8005eca <_dtoa_r+0x482>
 8005ebe:	ed90 6b00 	vldr	d6, [r0]
 8005ec2:	3101      	adds	r1, #1
 8005ec4:	2401      	movs	r4, #1
 8005ec6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005eca:	1052      	asrs	r2, r2, #1
 8005ecc:	3008      	adds	r0, #8
 8005ece:	e7ed      	b.n	8005eac <_dtoa_r+0x464>
 8005ed0:	2102      	movs	r1, #2
 8005ed2:	e759      	b.n	8005d88 <_dtoa_r+0x340>
 8005ed4:	465a      	mov	r2, fp
 8005ed6:	464c      	mov	r4, r9
 8005ed8:	e775      	b.n	8005dc6 <_dtoa_r+0x37e>
 8005eda:	ec41 0b17 	vmov	d7, r0, r1
 8005ede:	495c      	ldr	r1, [pc, #368]	; (8006050 <_dtoa_r+0x608>)
 8005ee0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8005ee4:	ed11 4b02 	vldr	d4, [r1, #-8]
 8005ee8:	9901      	ldr	r1, [sp, #4]
 8005eea:	440c      	add	r4, r1
 8005eec:	9907      	ldr	r1, [sp, #28]
 8005eee:	b351      	cbz	r1, 8005f46 <_dtoa_r+0x4fe>
 8005ef0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005ef4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005ef8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005efc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005f00:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005f04:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005f08:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005f0c:	ee14 1a90 	vmov	r1, s9
 8005f10:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005f14:	3130      	adds	r1, #48	; 0x30
 8005f16:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005f1a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f22:	f808 1b01 	strb.w	r1, [r8], #1
 8005f26:	d439      	bmi.n	8005f9c <_dtoa_r+0x554>
 8005f28:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005f2c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f34:	d472      	bmi.n	800601c <_dtoa_r+0x5d4>
 8005f36:	45a0      	cmp	r8, r4
 8005f38:	f43f af6b 	beq.w	8005e12 <_dtoa_r+0x3ca>
 8005f3c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005f40:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005f44:	e7e0      	b.n	8005f08 <_dtoa_r+0x4c0>
 8005f46:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005f4a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005f4e:	4620      	mov	r0, r4
 8005f50:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005f54:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005f58:	ee14 1a90 	vmov	r1, s9
 8005f5c:	3130      	adds	r1, #48	; 0x30
 8005f5e:	f808 1b01 	strb.w	r1, [r8], #1
 8005f62:	45a0      	cmp	r8, r4
 8005f64:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005f68:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005f6c:	d118      	bne.n	8005fa0 <_dtoa_r+0x558>
 8005f6e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005f72:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005f76:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f7e:	dc4d      	bgt.n	800601c <_dtoa_r+0x5d4>
 8005f80:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005f84:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f8c:	f57f af41 	bpl.w	8005e12 <_dtoa_r+0x3ca>
 8005f90:	4680      	mov	r8, r0
 8005f92:	3801      	subs	r0, #1
 8005f94:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005f98:	2b30      	cmp	r3, #48	; 0x30
 8005f9a:	d0f9      	beq.n	8005f90 <_dtoa_r+0x548>
 8005f9c:	4693      	mov	fp, r2
 8005f9e:	e02a      	b.n	8005ff6 <_dtoa_r+0x5ae>
 8005fa0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005fa4:	e7d6      	b.n	8005f54 <_dtoa_r+0x50c>
 8005fa6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005faa:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005fae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005fb2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005fb6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005fba:	ee15 3a10 	vmov	r3, s10
 8005fbe:	3330      	adds	r3, #48	; 0x30
 8005fc0:	f808 3b01 	strb.w	r3, [r8], #1
 8005fc4:	9b01      	ldr	r3, [sp, #4]
 8005fc6:	eba8 0303 	sub.w	r3, r8, r3
 8005fca:	4599      	cmp	r9, r3
 8005fcc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005fd0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005fd4:	d133      	bne.n	800603e <_dtoa_r+0x5f6>
 8005fd6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005fda:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fe2:	dc1a      	bgt.n	800601a <_dtoa_r+0x5d2>
 8005fe4:	eeb4 7b46 	vcmp.f64	d7, d6
 8005fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fec:	d103      	bne.n	8005ff6 <_dtoa_r+0x5ae>
 8005fee:	ee15 3a10 	vmov	r3, s10
 8005ff2:	07d9      	lsls	r1, r3, #31
 8005ff4:	d411      	bmi.n	800601a <_dtoa_r+0x5d2>
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	4630      	mov	r0, r6
 8005ffa:	f000 fbd1 	bl	80067a0 <_Bfree>
 8005ffe:	2300      	movs	r3, #0
 8006000:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006002:	f888 3000 	strb.w	r3, [r8]
 8006006:	f10b 0301 	add.w	r3, fp, #1
 800600a:	6013      	str	r3, [r2, #0]
 800600c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800600e:	2b00      	cmp	r3, #0
 8006010:	f43f ad69 	beq.w	8005ae6 <_dtoa_r+0x9e>
 8006014:	f8c3 8000 	str.w	r8, [r3]
 8006018:	e565      	b.n	8005ae6 <_dtoa_r+0x9e>
 800601a:	465a      	mov	r2, fp
 800601c:	4643      	mov	r3, r8
 800601e:	4698      	mov	r8, r3
 8006020:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8006024:	2939      	cmp	r1, #57	; 0x39
 8006026:	d106      	bne.n	8006036 <_dtoa_r+0x5ee>
 8006028:	9901      	ldr	r1, [sp, #4]
 800602a:	4299      	cmp	r1, r3
 800602c:	d1f7      	bne.n	800601e <_dtoa_r+0x5d6>
 800602e:	9801      	ldr	r0, [sp, #4]
 8006030:	2130      	movs	r1, #48	; 0x30
 8006032:	3201      	adds	r2, #1
 8006034:	7001      	strb	r1, [r0, #0]
 8006036:	7819      	ldrb	r1, [r3, #0]
 8006038:	3101      	adds	r1, #1
 800603a:	7019      	strb	r1, [r3, #0]
 800603c:	e7ae      	b.n	8005f9c <_dtoa_r+0x554>
 800603e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006042:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800604a:	d1b2      	bne.n	8005fb2 <_dtoa_r+0x56a>
 800604c:	e7d3      	b.n	8005ff6 <_dtoa_r+0x5ae>
 800604e:	bf00      	nop
 8006050:	08007aa8 	.word	0x08007aa8
 8006054:	08007a80 	.word	0x08007a80
 8006058:	9907      	ldr	r1, [sp, #28]
 800605a:	2900      	cmp	r1, #0
 800605c:	f000 80d0 	beq.w	8006200 <_dtoa_r+0x7b8>
 8006060:	9906      	ldr	r1, [sp, #24]
 8006062:	2901      	cmp	r1, #1
 8006064:	f300 80b4 	bgt.w	80061d0 <_dtoa_r+0x788>
 8006068:	9909      	ldr	r1, [sp, #36]	; 0x24
 800606a:	2900      	cmp	r1, #0
 800606c:	f000 80ac 	beq.w	80061c8 <_dtoa_r+0x780>
 8006070:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006074:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006078:	461c      	mov	r4, r3
 800607a:	9309      	str	r3, [sp, #36]	; 0x24
 800607c:	9b04      	ldr	r3, [sp, #16]
 800607e:	4413      	add	r3, r2
 8006080:	9304      	str	r3, [sp, #16]
 8006082:	9b05      	ldr	r3, [sp, #20]
 8006084:	2101      	movs	r1, #1
 8006086:	4413      	add	r3, r2
 8006088:	4630      	mov	r0, r6
 800608a:	9305      	str	r3, [sp, #20]
 800608c:	f000 fc3e 	bl	800690c <__i2b>
 8006090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006092:	4607      	mov	r7, r0
 8006094:	f1b8 0f00 	cmp.w	r8, #0
 8006098:	d00d      	beq.n	80060b6 <_dtoa_r+0x66e>
 800609a:	9a05      	ldr	r2, [sp, #20]
 800609c:	2a00      	cmp	r2, #0
 800609e:	dd0a      	ble.n	80060b6 <_dtoa_r+0x66e>
 80060a0:	4542      	cmp	r2, r8
 80060a2:	9904      	ldr	r1, [sp, #16]
 80060a4:	bfa8      	it	ge
 80060a6:	4642      	movge	r2, r8
 80060a8:	1a89      	subs	r1, r1, r2
 80060aa:	9104      	str	r1, [sp, #16]
 80060ac:	9905      	ldr	r1, [sp, #20]
 80060ae:	eba8 0802 	sub.w	r8, r8, r2
 80060b2:	1a8a      	subs	r2, r1, r2
 80060b4:	9205      	str	r2, [sp, #20]
 80060b6:	b303      	cbz	r3, 80060fa <_dtoa_r+0x6b2>
 80060b8:	9a07      	ldr	r2, [sp, #28]
 80060ba:	2a00      	cmp	r2, #0
 80060bc:	f000 80a5 	beq.w	800620a <_dtoa_r+0x7c2>
 80060c0:	2c00      	cmp	r4, #0
 80060c2:	dd13      	ble.n	80060ec <_dtoa_r+0x6a4>
 80060c4:	4639      	mov	r1, r7
 80060c6:	4622      	mov	r2, r4
 80060c8:	4630      	mov	r0, r6
 80060ca:	930d      	str	r3, [sp, #52]	; 0x34
 80060cc:	f000 fcde 	bl	8006a8c <__pow5mult>
 80060d0:	462a      	mov	r2, r5
 80060d2:	4601      	mov	r1, r0
 80060d4:	4607      	mov	r7, r0
 80060d6:	4630      	mov	r0, r6
 80060d8:	f000 fc2e 	bl	8006938 <__multiply>
 80060dc:	4629      	mov	r1, r5
 80060de:	9009      	str	r0, [sp, #36]	; 0x24
 80060e0:	4630      	mov	r0, r6
 80060e2:	f000 fb5d 	bl	80067a0 <_Bfree>
 80060e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ea:	4615      	mov	r5, r2
 80060ec:	1b1a      	subs	r2, r3, r4
 80060ee:	d004      	beq.n	80060fa <_dtoa_r+0x6b2>
 80060f0:	4629      	mov	r1, r5
 80060f2:	4630      	mov	r0, r6
 80060f4:	f000 fcca 	bl	8006a8c <__pow5mult>
 80060f8:	4605      	mov	r5, r0
 80060fa:	2101      	movs	r1, #1
 80060fc:	4630      	mov	r0, r6
 80060fe:	f000 fc05 	bl	800690c <__i2b>
 8006102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006104:	2b00      	cmp	r3, #0
 8006106:	4604      	mov	r4, r0
 8006108:	f340 8081 	ble.w	800620e <_dtoa_r+0x7c6>
 800610c:	461a      	mov	r2, r3
 800610e:	4601      	mov	r1, r0
 8006110:	4630      	mov	r0, r6
 8006112:	f000 fcbb 	bl	8006a8c <__pow5mult>
 8006116:	9b06      	ldr	r3, [sp, #24]
 8006118:	2b01      	cmp	r3, #1
 800611a:	4604      	mov	r4, r0
 800611c:	dd7a      	ble.n	8006214 <_dtoa_r+0x7cc>
 800611e:	2300      	movs	r3, #0
 8006120:	9309      	str	r3, [sp, #36]	; 0x24
 8006122:	6922      	ldr	r2, [r4, #16]
 8006124:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006128:	6910      	ldr	r0, [r2, #16]
 800612a:	f000 fba1 	bl	8006870 <__hi0bits>
 800612e:	f1c0 0020 	rsb	r0, r0, #32
 8006132:	9b05      	ldr	r3, [sp, #20]
 8006134:	4418      	add	r0, r3
 8006136:	f010 001f 	ands.w	r0, r0, #31
 800613a:	f000 8093 	beq.w	8006264 <_dtoa_r+0x81c>
 800613e:	f1c0 0220 	rsb	r2, r0, #32
 8006142:	2a04      	cmp	r2, #4
 8006144:	f340 8085 	ble.w	8006252 <_dtoa_r+0x80a>
 8006148:	9b04      	ldr	r3, [sp, #16]
 800614a:	f1c0 001c 	rsb	r0, r0, #28
 800614e:	4403      	add	r3, r0
 8006150:	9304      	str	r3, [sp, #16]
 8006152:	9b05      	ldr	r3, [sp, #20]
 8006154:	4480      	add	r8, r0
 8006156:	4403      	add	r3, r0
 8006158:	9305      	str	r3, [sp, #20]
 800615a:	9b04      	ldr	r3, [sp, #16]
 800615c:	2b00      	cmp	r3, #0
 800615e:	dd05      	ble.n	800616c <_dtoa_r+0x724>
 8006160:	4629      	mov	r1, r5
 8006162:	461a      	mov	r2, r3
 8006164:	4630      	mov	r0, r6
 8006166:	f000 fceb 	bl	8006b40 <__lshift>
 800616a:	4605      	mov	r5, r0
 800616c:	9b05      	ldr	r3, [sp, #20]
 800616e:	2b00      	cmp	r3, #0
 8006170:	dd05      	ble.n	800617e <_dtoa_r+0x736>
 8006172:	4621      	mov	r1, r4
 8006174:	461a      	mov	r2, r3
 8006176:	4630      	mov	r0, r6
 8006178:	f000 fce2 	bl	8006b40 <__lshift>
 800617c:	4604      	mov	r4, r0
 800617e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006180:	2b00      	cmp	r3, #0
 8006182:	d071      	beq.n	8006268 <_dtoa_r+0x820>
 8006184:	4621      	mov	r1, r4
 8006186:	4628      	mov	r0, r5
 8006188:	f000 fd46 	bl	8006c18 <__mcmp>
 800618c:	2800      	cmp	r0, #0
 800618e:	da6b      	bge.n	8006268 <_dtoa_r+0x820>
 8006190:	2300      	movs	r3, #0
 8006192:	4629      	mov	r1, r5
 8006194:	220a      	movs	r2, #10
 8006196:	4630      	mov	r0, r6
 8006198:	f000 fb24 	bl	80067e4 <__multadd>
 800619c:	9b07      	ldr	r3, [sp, #28]
 800619e:	f10b 3bff 	add.w	fp, fp, #4294967295
 80061a2:	4605      	mov	r5, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f000 8197 	beq.w	80064d8 <_dtoa_r+0xa90>
 80061aa:	4639      	mov	r1, r7
 80061ac:	2300      	movs	r3, #0
 80061ae:	220a      	movs	r2, #10
 80061b0:	4630      	mov	r0, r6
 80061b2:	f000 fb17 	bl	80067e4 <__multadd>
 80061b6:	f1ba 0f00 	cmp.w	sl, #0
 80061ba:	4607      	mov	r7, r0
 80061bc:	f300 8093 	bgt.w	80062e6 <_dtoa_r+0x89e>
 80061c0:	9b06      	ldr	r3, [sp, #24]
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	dc57      	bgt.n	8006276 <_dtoa_r+0x82e>
 80061c6:	e08e      	b.n	80062e6 <_dtoa_r+0x89e>
 80061c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80061ce:	e751      	b.n	8006074 <_dtoa_r+0x62c>
 80061d0:	f109 34ff 	add.w	r4, r9, #4294967295
 80061d4:	42a3      	cmp	r3, r4
 80061d6:	bfbf      	itttt	lt
 80061d8:	1ae2      	sublt	r2, r4, r3
 80061da:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80061dc:	189b      	addlt	r3, r3, r2
 80061de:	930a      	strlt	r3, [sp, #40]	; 0x28
 80061e0:	bfae      	itee	ge
 80061e2:	1b1c      	subge	r4, r3, r4
 80061e4:	4623      	movlt	r3, r4
 80061e6:	2400      	movlt	r4, #0
 80061e8:	f1b9 0f00 	cmp.w	r9, #0
 80061ec:	bfb5      	itete	lt
 80061ee:	9a04      	ldrlt	r2, [sp, #16]
 80061f0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80061f4:	eba2 0809 	sublt.w	r8, r2, r9
 80061f8:	464a      	movge	r2, r9
 80061fa:	bfb8      	it	lt
 80061fc:	2200      	movlt	r2, #0
 80061fe:	e73c      	b.n	800607a <_dtoa_r+0x632>
 8006200:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006204:	9f07      	ldr	r7, [sp, #28]
 8006206:	461c      	mov	r4, r3
 8006208:	e744      	b.n	8006094 <_dtoa_r+0x64c>
 800620a:	461a      	mov	r2, r3
 800620c:	e770      	b.n	80060f0 <_dtoa_r+0x6a8>
 800620e:	9b06      	ldr	r3, [sp, #24]
 8006210:	2b01      	cmp	r3, #1
 8006212:	dc18      	bgt.n	8006246 <_dtoa_r+0x7fe>
 8006214:	9b02      	ldr	r3, [sp, #8]
 8006216:	b9b3      	cbnz	r3, 8006246 <_dtoa_r+0x7fe>
 8006218:	9b03      	ldr	r3, [sp, #12]
 800621a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800621e:	b9a2      	cbnz	r2, 800624a <_dtoa_r+0x802>
 8006220:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006224:	0d12      	lsrs	r2, r2, #20
 8006226:	0512      	lsls	r2, r2, #20
 8006228:	b18a      	cbz	r2, 800624e <_dtoa_r+0x806>
 800622a:	9b04      	ldr	r3, [sp, #16]
 800622c:	3301      	adds	r3, #1
 800622e:	9304      	str	r3, [sp, #16]
 8006230:	9b05      	ldr	r3, [sp, #20]
 8006232:	3301      	adds	r3, #1
 8006234:	9305      	str	r3, [sp, #20]
 8006236:	2301      	movs	r3, #1
 8006238:	9309      	str	r3, [sp, #36]	; 0x24
 800623a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800623c:	2b00      	cmp	r3, #0
 800623e:	f47f af70 	bne.w	8006122 <_dtoa_r+0x6da>
 8006242:	2001      	movs	r0, #1
 8006244:	e775      	b.n	8006132 <_dtoa_r+0x6ea>
 8006246:	2300      	movs	r3, #0
 8006248:	e7f6      	b.n	8006238 <_dtoa_r+0x7f0>
 800624a:	9b02      	ldr	r3, [sp, #8]
 800624c:	e7f4      	b.n	8006238 <_dtoa_r+0x7f0>
 800624e:	9209      	str	r2, [sp, #36]	; 0x24
 8006250:	e7f3      	b.n	800623a <_dtoa_r+0x7f2>
 8006252:	d082      	beq.n	800615a <_dtoa_r+0x712>
 8006254:	9b04      	ldr	r3, [sp, #16]
 8006256:	321c      	adds	r2, #28
 8006258:	4413      	add	r3, r2
 800625a:	9304      	str	r3, [sp, #16]
 800625c:	9b05      	ldr	r3, [sp, #20]
 800625e:	4490      	add	r8, r2
 8006260:	4413      	add	r3, r2
 8006262:	e779      	b.n	8006158 <_dtoa_r+0x710>
 8006264:	4602      	mov	r2, r0
 8006266:	e7f5      	b.n	8006254 <_dtoa_r+0x80c>
 8006268:	f1b9 0f00 	cmp.w	r9, #0
 800626c:	dc36      	bgt.n	80062dc <_dtoa_r+0x894>
 800626e:	9b06      	ldr	r3, [sp, #24]
 8006270:	2b02      	cmp	r3, #2
 8006272:	dd33      	ble.n	80062dc <_dtoa_r+0x894>
 8006274:	46ca      	mov	sl, r9
 8006276:	f1ba 0f00 	cmp.w	sl, #0
 800627a:	d10d      	bne.n	8006298 <_dtoa_r+0x850>
 800627c:	4621      	mov	r1, r4
 800627e:	4653      	mov	r3, sl
 8006280:	2205      	movs	r2, #5
 8006282:	4630      	mov	r0, r6
 8006284:	f000 faae 	bl	80067e4 <__multadd>
 8006288:	4601      	mov	r1, r0
 800628a:	4604      	mov	r4, r0
 800628c:	4628      	mov	r0, r5
 800628e:	f000 fcc3 	bl	8006c18 <__mcmp>
 8006292:	2800      	cmp	r0, #0
 8006294:	f73f ade4 	bgt.w	8005e60 <_dtoa_r+0x418>
 8006298:	9b08      	ldr	r3, [sp, #32]
 800629a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800629e:	ea6f 0b03 	mvn.w	fp, r3
 80062a2:	f04f 0900 	mov.w	r9, #0
 80062a6:	4621      	mov	r1, r4
 80062a8:	4630      	mov	r0, r6
 80062aa:	f000 fa79 	bl	80067a0 <_Bfree>
 80062ae:	2f00      	cmp	r7, #0
 80062b0:	f43f aea1 	beq.w	8005ff6 <_dtoa_r+0x5ae>
 80062b4:	f1b9 0f00 	cmp.w	r9, #0
 80062b8:	d005      	beq.n	80062c6 <_dtoa_r+0x87e>
 80062ba:	45b9      	cmp	r9, r7
 80062bc:	d003      	beq.n	80062c6 <_dtoa_r+0x87e>
 80062be:	4649      	mov	r1, r9
 80062c0:	4630      	mov	r0, r6
 80062c2:	f000 fa6d 	bl	80067a0 <_Bfree>
 80062c6:	4639      	mov	r1, r7
 80062c8:	4630      	mov	r0, r6
 80062ca:	f000 fa69 	bl	80067a0 <_Bfree>
 80062ce:	e692      	b.n	8005ff6 <_dtoa_r+0x5ae>
 80062d0:	2400      	movs	r4, #0
 80062d2:	4627      	mov	r7, r4
 80062d4:	e7e0      	b.n	8006298 <_dtoa_r+0x850>
 80062d6:	4693      	mov	fp, r2
 80062d8:	4627      	mov	r7, r4
 80062da:	e5c1      	b.n	8005e60 <_dtoa_r+0x418>
 80062dc:	9b07      	ldr	r3, [sp, #28]
 80062de:	46ca      	mov	sl, r9
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 8100 	beq.w	80064e6 <_dtoa_r+0xa9e>
 80062e6:	f1b8 0f00 	cmp.w	r8, #0
 80062ea:	dd05      	ble.n	80062f8 <_dtoa_r+0x8b0>
 80062ec:	4639      	mov	r1, r7
 80062ee:	4642      	mov	r2, r8
 80062f0:	4630      	mov	r0, r6
 80062f2:	f000 fc25 	bl	8006b40 <__lshift>
 80062f6:	4607      	mov	r7, r0
 80062f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d05d      	beq.n	80063ba <_dtoa_r+0x972>
 80062fe:	6879      	ldr	r1, [r7, #4]
 8006300:	4630      	mov	r0, r6
 8006302:	f000 fa0d 	bl	8006720 <_Balloc>
 8006306:	4680      	mov	r8, r0
 8006308:	b928      	cbnz	r0, 8006316 <_dtoa_r+0x8ce>
 800630a:	4b82      	ldr	r3, [pc, #520]	; (8006514 <_dtoa_r+0xacc>)
 800630c:	4602      	mov	r2, r0
 800630e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006312:	f7ff bbb1 	b.w	8005a78 <_dtoa_r+0x30>
 8006316:	693a      	ldr	r2, [r7, #16]
 8006318:	3202      	adds	r2, #2
 800631a:	0092      	lsls	r2, r2, #2
 800631c:	f107 010c 	add.w	r1, r7, #12
 8006320:	300c      	adds	r0, #12
 8006322:	f000 ffa9 	bl	8007278 <memcpy>
 8006326:	2201      	movs	r2, #1
 8006328:	4641      	mov	r1, r8
 800632a:	4630      	mov	r0, r6
 800632c:	f000 fc08 	bl	8006b40 <__lshift>
 8006330:	9b01      	ldr	r3, [sp, #4]
 8006332:	3301      	adds	r3, #1
 8006334:	9304      	str	r3, [sp, #16]
 8006336:	9b01      	ldr	r3, [sp, #4]
 8006338:	4453      	add	r3, sl
 800633a:	9308      	str	r3, [sp, #32]
 800633c:	9b02      	ldr	r3, [sp, #8]
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	46b9      	mov	r9, r7
 8006344:	9307      	str	r3, [sp, #28]
 8006346:	4607      	mov	r7, r0
 8006348:	9b04      	ldr	r3, [sp, #16]
 800634a:	4621      	mov	r1, r4
 800634c:	3b01      	subs	r3, #1
 800634e:	4628      	mov	r0, r5
 8006350:	9302      	str	r3, [sp, #8]
 8006352:	f7ff faf0 	bl	8005936 <quorem>
 8006356:	4603      	mov	r3, r0
 8006358:	3330      	adds	r3, #48	; 0x30
 800635a:	9005      	str	r0, [sp, #20]
 800635c:	4649      	mov	r1, r9
 800635e:	4628      	mov	r0, r5
 8006360:	9309      	str	r3, [sp, #36]	; 0x24
 8006362:	f000 fc59 	bl	8006c18 <__mcmp>
 8006366:	463a      	mov	r2, r7
 8006368:	4682      	mov	sl, r0
 800636a:	4621      	mov	r1, r4
 800636c:	4630      	mov	r0, r6
 800636e:	f000 fc6f 	bl	8006c50 <__mdiff>
 8006372:	68c2      	ldr	r2, [r0, #12]
 8006374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006376:	4680      	mov	r8, r0
 8006378:	bb0a      	cbnz	r2, 80063be <_dtoa_r+0x976>
 800637a:	4601      	mov	r1, r0
 800637c:	4628      	mov	r0, r5
 800637e:	f000 fc4b 	bl	8006c18 <__mcmp>
 8006382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006384:	4602      	mov	r2, r0
 8006386:	4641      	mov	r1, r8
 8006388:	4630      	mov	r0, r6
 800638a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800638e:	f000 fa07 	bl	80067a0 <_Bfree>
 8006392:	9b06      	ldr	r3, [sp, #24]
 8006394:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006396:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800639a:	ea43 0102 	orr.w	r1, r3, r2
 800639e:	9b07      	ldr	r3, [sp, #28]
 80063a0:	4319      	orrs	r1, r3
 80063a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a4:	d10d      	bne.n	80063c2 <_dtoa_r+0x97a>
 80063a6:	2b39      	cmp	r3, #57	; 0x39
 80063a8:	d029      	beq.n	80063fe <_dtoa_r+0x9b6>
 80063aa:	f1ba 0f00 	cmp.w	sl, #0
 80063ae:	dd01      	ble.n	80063b4 <_dtoa_r+0x96c>
 80063b0:	9b05      	ldr	r3, [sp, #20]
 80063b2:	3331      	adds	r3, #49	; 0x31
 80063b4:	9a02      	ldr	r2, [sp, #8]
 80063b6:	7013      	strb	r3, [r2, #0]
 80063b8:	e775      	b.n	80062a6 <_dtoa_r+0x85e>
 80063ba:	4638      	mov	r0, r7
 80063bc:	e7b8      	b.n	8006330 <_dtoa_r+0x8e8>
 80063be:	2201      	movs	r2, #1
 80063c0:	e7e1      	b.n	8006386 <_dtoa_r+0x93e>
 80063c2:	f1ba 0f00 	cmp.w	sl, #0
 80063c6:	db06      	blt.n	80063d6 <_dtoa_r+0x98e>
 80063c8:	9906      	ldr	r1, [sp, #24]
 80063ca:	ea41 0a0a 	orr.w	sl, r1, sl
 80063ce:	9907      	ldr	r1, [sp, #28]
 80063d0:	ea5a 0a01 	orrs.w	sl, sl, r1
 80063d4:	d120      	bne.n	8006418 <_dtoa_r+0x9d0>
 80063d6:	2a00      	cmp	r2, #0
 80063d8:	ddec      	ble.n	80063b4 <_dtoa_r+0x96c>
 80063da:	4629      	mov	r1, r5
 80063dc:	2201      	movs	r2, #1
 80063de:	4630      	mov	r0, r6
 80063e0:	9304      	str	r3, [sp, #16]
 80063e2:	f000 fbad 	bl	8006b40 <__lshift>
 80063e6:	4621      	mov	r1, r4
 80063e8:	4605      	mov	r5, r0
 80063ea:	f000 fc15 	bl	8006c18 <__mcmp>
 80063ee:	2800      	cmp	r0, #0
 80063f0:	9b04      	ldr	r3, [sp, #16]
 80063f2:	dc02      	bgt.n	80063fa <_dtoa_r+0x9b2>
 80063f4:	d1de      	bne.n	80063b4 <_dtoa_r+0x96c>
 80063f6:	07da      	lsls	r2, r3, #31
 80063f8:	d5dc      	bpl.n	80063b4 <_dtoa_r+0x96c>
 80063fa:	2b39      	cmp	r3, #57	; 0x39
 80063fc:	d1d8      	bne.n	80063b0 <_dtoa_r+0x968>
 80063fe:	9a02      	ldr	r2, [sp, #8]
 8006400:	2339      	movs	r3, #57	; 0x39
 8006402:	7013      	strb	r3, [r2, #0]
 8006404:	4643      	mov	r3, r8
 8006406:	4698      	mov	r8, r3
 8006408:	3b01      	subs	r3, #1
 800640a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800640e:	2a39      	cmp	r2, #57	; 0x39
 8006410:	d051      	beq.n	80064b6 <_dtoa_r+0xa6e>
 8006412:	3201      	adds	r2, #1
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	e746      	b.n	80062a6 <_dtoa_r+0x85e>
 8006418:	2a00      	cmp	r2, #0
 800641a:	dd03      	ble.n	8006424 <_dtoa_r+0x9dc>
 800641c:	2b39      	cmp	r3, #57	; 0x39
 800641e:	d0ee      	beq.n	80063fe <_dtoa_r+0x9b6>
 8006420:	3301      	adds	r3, #1
 8006422:	e7c7      	b.n	80063b4 <_dtoa_r+0x96c>
 8006424:	9a04      	ldr	r2, [sp, #16]
 8006426:	9908      	ldr	r1, [sp, #32]
 8006428:	f802 3c01 	strb.w	r3, [r2, #-1]
 800642c:	428a      	cmp	r2, r1
 800642e:	d02b      	beq.n	8006488 <_dtoa_r+0xa40>
 8006430:	4629      	mov	r1, r5
 8006432:	2300      	movs	r3, #0
 8006434:	220a      	movs	r2, #10
 8006436:	4630      	mov	r0, r6
 8006438:	f000 f9d4 	bl	80067e4 <__multadd>
 800643c:	45b9      	cmp	r9, r7
 800643e:	4605      	mov	r5, r0
 8006440:	f04f 0300 	mov.w	r3, #0
 8006444:	f04f 020a 	mov.w	r2, #10
 8006448:	4649      	mov	r1, r9
 800644a:	4630      	mov	r0, r6
 800644c:	d107      	bne.n	800645e <_dtoa_r+0xa16>
 800644e:	f000 f9c9 	bl	80067e4 <__multadd>
 8006452:	4681      	mov	r9, r0
 8006454:	4607      	mov	r7, r0
 8006456:	9b04      	ldr	r3, [sp, #16]
 8006458:	3301      	adds	r3, #1
 800645a:	9304      	str	r3, [sp, #16]
 800645c:	e774      	b.n	8006348 <_dtoa_r+0x900>
 800645e:	f000 f9c1 	bl	80067e4 <__multadd>
 8006462:	4639      	mov	r1, r7
 8006464:	4681      	mov	r9, r0
 8006466:	2300      	movs	r3, #0
 8006468:	220a      	movs	r2, #10
 800646a:	4630      	mov	r0, r6
 800646c:	f000 f9ba 	bl	80067e4 <__multadd>
 8006470:	4607      	mov	r7, r0
 8006472:	e7f0      	b.n	8006456 <_dtoa_r+0xa0e>
 8006474:	f1ba 0f00 	cmp.w	sl, #0
 8006478:	9a01      	ldr	r2, [sp, #4]
 800647a:	bfcc      	ite	gt
 800647c:	46d0      	movgt	r8, sl
 800647e:	f04f 0801 	movle.w	r8, #1
 8006482:	4490      	add	r8, r2
 8006484:	f04f 0900 	mov.w	r9, #0
 8006488:	4629      	mov	r1, r5
 800648a:	2201      	movs	r2, #1
 800648c:	4630      	mov	r0, r6
 800648e:	9302      	str	r3, [sp, #8]
 8006490:	f000 fb56 	bl	8006b40 <__lshift>
 8006494:	4621      	mov	r1, r4
 8006496:	4605      	mov	r5, r0
 8006498:	f000 fbbe 	bl	8006c18 <__mcmp>
 800649c:	2800      	cmp	r0, #0
 800649e:	dcb1      	bgt.n	8006404 <_dtoa_r+0x9bc>
 80064a0:	d102      	bne.n	80064a8 <_dtoa_r+0xa60>
 80064a2:	9b02      	ldr	r3, [sp, #8]
 80064a4:	07db      	lsls	r3, r3, #31
 80064a6:	d4ad      	bmi.n	8006404 <_dtoa_r+0x9bc>
 80064a8:	4643      	mov	r3, r8
 80064aa:	4698      	mov	r8, r3
 80064ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064b0:	2a30      	cmp	r2, #48	; 0x30
 80064b2:	d0fa      	beq.n	80064aa <_dtoa_r+0xa62>
 80064b4:	e6f7      	b.n	80062a6 <_dtoa_r+0x85e>
 80064b6:	9a01      	ldr	r2, [sp, #4]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d1a4      	bne.n	8006406 <_dtoa_r+0x9be>
 80064bc:	f10b 0b01 	add.w	fp, fp, #1
 80064c0:	2331      	movs	r3, #49	; 0x31
 80064c2:	e778      	b.n	80063b6 <_dtoa_r+0x96e>
 80064c4:	4b14      	ldr	r3, [pc, #80]	; (8006518 <_dtoa_r+0xad0>)
 80064c6:	f7ff bb2a 	b.w	8005b1e <_dtoa_r+0xd6>
 80064ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f47f ab05 	bne.w	8005adc <_dtoa_r+0x94>
 80064d2:	4b12      	ldr	r3, [pc, #72]	; (800651c <_dtoa_r+0xad4>)
 80064d4:	f7ff bb23 	b.w	8005b1e <_dtoa_r+0xd6>
 80064d8:	f1ba 0f00 	cmp.w	sl, #0
 80064dc:	dc03      	bgt.n	80064e6 <_dtoa_r+0xa9e>
 80064de:	9b06      	ldr	r3, [sp, #24]
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	f73f aec8 	bgt.w	8006276 <_dtoa_r+0x82e>
 80064e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80064ea:	4621      	mov	r1, r4
 80064ec:	4628      	mov	r0, r5
 80064ee:	f7ff fa22 	bl	8005936 <quorem>
 80064f2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80064f6:	f808 3b01 	strb.w	r3, [r8], #1
 80064fa:	9a01      	ldr	r2, [sp, #4]
 80064fc:	eba8 0202 	sub.w	r2, r8, r2
 8006500:	4592      	cmp	sl, r2
 8006502:	ddb7      	ble.n	8006474 <_dtoa_r+0xa2c>
 8006504:	4629      	mov	r1, r5
 8006506:	2300      	movs	r3, #0
 8006508:	220a      	movs	r2, #10
 800650a:	4630      	mov	r0, r6
 800650c:	f000 f96a 	bl	80067e4 <__multadd>
 8006510:	4605      	mov	r5, r0
 8006512:	e7ea      	b.n	80064ea <_dtoa_r+0xaa2>
 8006514:	08007a10 	.word	0x08007a10
 8006518:	08007970 	.word	0x08007970
 800651c:	08007994 	.word	0x08007994

08006520 <_free_r>:
 8006520:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006522:	2900      	cmp	r1, #0
 8006524:	d044      	beq.n	80065b0 <_free_r+0x90>
 8006526:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800652a:	9001      	str	r0, [sp, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	f1a1 0404 	sub.w	r4, r1, #4
 8006532:	bfb8      	it	lt
 8006534:	18e4      	addlt	r4, r4, r3
 8006536:	f000 f8e7 	bl	8006708 <__malloc_lock>
 800653a:	4a1e      	ldr	r2, [pc, #120]	; (80065b4 <_free_r+0x94>)
 800653c:	9801      	ldr	r0, [sp, #4]
 800653e:	6813      	ldr	r3, [r2, #0]
 8006540:	b933      	cbnz	r3, 8006550 <_free_r+0x30>
 8006542:	6063      	str	r3, [r4, #4]
 8006544:	6014      	str	r4, [r2, #0]
 8006546:	b003      	add	sp, #12
 8006548:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800654c:	f000 b8e2 	b.w	8006714 <__malloc_unlock>
 8006550:	42a3      	cmp	r3, r4
 8006552:	d908      	bls.n	8006566 <_free_r+0x46>
 8006554:	6825      	ldr	r5, [r4, #0]
 8006556:	1961      	adds	r1, r4, r5
 8006558:	428b      	cmp	r3, r1
 800655a:	bf01      	itttt	eq
 800655c:	6819      	ldreq	r1, [r3, #0]
 800655e:	685b      	ldreq	r3, [r3, #4]
 8006560:	1949      	addeq	r1, r1, r5
 8006562:	6021      	streq	r1, [r4, #0]
 8006564:	e7ed      	b.n	8006542 <_free_r+0x22>
 8006566:	461a      	mov	r2, r3
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	b10b      	cbz	r3, 8006570 <_free_r+0x50>
 800656c:	42a3      	cmp	r3, r4
 800656e:	d9fa      	bls.n	8006566 <_free_r+0x46>
 8006570:	6811      	ldr	r1, [r2, #0]
 8006572:	1855      	adds	r5, r2, r1
 8006574:	42a5      	cmp	r5, r4
 8006576:	d10b      	bne.n	8006590 <_free_r+0x70>
 8006578:	6824      	ldr	r4, [r4, #0]
 800657a:	4421      	add	r1, r4
 800657c:	1854      	adds	r4, r2, r1
 800657e:	42a3      	cmp	r3, r4
 8006580:	6011      	str	r1, [r2, #0]
 8006582:	d1e0      	bne.n	8006546 <_free_r+0x26>
 8006584:	681c      	ldr	r4, [r3, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	6053      	str	r3, [r2, #4]
 800658a:	440c      	add	r4, r1
 800658c:	6014      	str	r4, [r2, #0]
 800658e:	e7da      	b.n	8006546 <_free_r+0x26>
 8006590:	d902      	bls.n	8006598 <_free_r+0x78>
 8006592:	230c      	movs	r3, #12
 8006594:	6003      	str	r3, [r0, #0]
 8006596:	e7d6      	b.n	8006546 <_free_r+0x26>
 8006598:	6825      	ldr	r5, [r4, #0]
 800659a:	1961      	adds	r1, r4, r5
 800659c:	428b      	cmp	r3, r1
 800659e:	bf04      	itt	eq
 80065a0:	6819      	ldreq	r1, [r3, #0]
 80065a2:	685b      	ldreq	r3, [r3, #4]
 80065a4:	6063      	str	r3, [r4, #4]
 80065a6:	bf04      	itt	eq
 80065a8:	1949      	addeq	r1, r1, r5
 80065aa:	6021      	streq	r1, [r4, #0]
 80065ac:	6054      	str	r4, [r2, #4]
 80065ae:	e7ca      	b.n	8006546 <_free_r+0x26>
 80065b0:	b003      	add	sp, #12
 80065b2:	bd30      	pop	{r4, r5, pc}
 80065b4:	20000b60 	.word	0x20000b60

080065b8 <malloc>:
 80065b8:	4b02      	ldr	r3, [pc, #8]	; (80065c4 <malloc+0xc>)
 80065ba:	4601      	mov	r1, r0
 80065bc:	6818      	ldr	r0, [r3, #0]
 80065be:	f000 b823 	b.w	8006608 <_malloc_r>
 80065c2:	bf00      	nop
 80065c4:	20000064 	.word	0x20000064

080065c8 <sbrk_aligned>:
 80065c8:	b570      	push	{r4, r5, r6, lr}
 80065ca:	4e0e      	ldr	r6, [pc, #56]	; (8006604 <sbrk_aligned+0x3c>)
 80065cc:	460c      	mov	r4, r1
 80065ce:	6831      	ldr	r1, [r6, #0]
 80065d0:	4605      	mov	r5, r0
 80065d2:	b911      	cbnz	r1, 80065da <sbrk_aligned+0x12>
 80065d4:	f000 fe40 	bl	8007258 <_sbrk_r>
 80065d8:	6030      	str	r0, [r6, #0]
 80065da:	4621      	mov	r1, r4
 80065dc:	4628      	mov	r0, r5
 80065de:	f000 fe3b 	bl	8007258 <_sbrk_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	d00a      	beq.n	80065fc <sbrk_aligned+0x34>
 80065e6:	1cc4      	adds	r4, r0, #3
 80065e8:	f024 0403 	bic.w	r4, r4, #3
 80065ec:	42a0      	cmp	r0, r4
 80065ee:	d007      	beq.n	8006600 <sbrk_aligned+0x38>
 80065f0:	1a21      	subs	r1, r4, r0
 80065f2:	4628      	mov	r0, r5
 80065f4:	f000 fe30 	bl	8007258 <_sbrk_r>
 80065f8:	3001      	adds	r0, #1
 80065fa:	d101      	bne.n	8006600 <sbrk_aligned+0x38>
 80065fc:	f04f 34ff 	mov.w	r4, #4294967295
 8006600:	4620      	mov	r0, r4
 8006602:	bd70      	pop	{r4, r5, r6, pc}
 8006604:	20000b64 	.word	0x20000b64

08006608 <_malloc_r>:
 8006608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800660c:	1ccd      	adds	r5, r1, #3
 800660e:	f025 0503 	bic.w	r5, r5, #3
 8006612:	3508      	adds	r5, #8
 8006614:	2d0c      	cmp	r5, #12
 8006616:	bf38      	it	cc
 8006618:	250c      	movcc	r5, #12
 800661a:	2d00      	cmp	r5, #0
 800661c:	4607      	mov	r7, r0
 800661e:	db01      	blt.n	8006624 <_malloc_r+0x1c>
 8006620:	42a9      	cmp	r1, r5
 8006622:	d905      	bls.n	8006630 <_malloc_r+0x28>
 8006624:	230c      	movs	r3, #12
 8006626:	603b      	str	r3, [r7, #0]
 8006628:	2600      	movs	r6, #0
 800662a:	4630      	mov	r0, r6
 800662c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006630:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006704 <_malloc_r+0xfc>
 8006634:	f000 f868 	bl	8006708 <__malloc_lock>
 8006638:	f8d8 3000 	ldr.w	r3, [r8]
 800663c:	461c      	mov	r4, r3
 800663e:	bb5c      	cbnz	r4, 8006698 <_malloc_r+0x90>
 8006640:	4629      	mov	r1, r5
 8006642:	4638      	mov	r0, r7
 8006644:	f7ff ffc0 	bl	80065c8 <sbrk_aligned>
 8006648:	1c43      	adds	r3, r0, #1
 800664a:	4604      	mov	r4, r0
 800664c:	d155      	bne.n	80066fa <_malloc_r+0xf2>
 800664e:	f8d8 4000 	ldr.w	r4, [r8]
 8006652:	4626      	mov	r6, r4
 8006654:	2e00      	cmp	r6, #0
 8006656:	d145      	bne.n	80066e4 <_malloc_r+0xdc>
 8006658:	2c00      	cmp	r4, #0
 800665a:	d048      	beq.n	80066ee <_malloc_r+0xe6>
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	4631      	mov	r1, r6
 8006660:	4638      	mov	r0, r7
 8006662:	eb04 0903 	add.w	r9, r4, r3
 8006666:	f000 fdf7 	bl	8007258 <_sbrk_r>
 800666a:	4581      	cmp	r9, r0
 800666c:	d13f      	bne.n	80066ee <_malloc_r+0xe6>
 800666e:	6821      	ldr	r1, [r4, #0]
 8006670:	1a6d      	subs	r5, r5, r1
 8006672:	4629      	mov	r1, r5
 8006674:	4638      	mov	r0, r7
 8006676:	f7ff ffa7 	bl	80065c8 <sbrk_aligned>
 800667a:	3001      	adds	r0, #1
 800667c:	d037      	beq.n	80066ee <_malloc_r+0xe6>
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	442b      	add	r3, r5
 8006682:	6023      	str	r3, [r4, #0]
 8006684:	f8d8 3000 	ldr.w	r3, [r8]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d038      	beq.n	80066fe <_malloc_r+0xf6>
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	42a2      	cmp	r2, r4
 8006690:	d12b      	bne.n	80066ea <_malloc_r+0xe2>
 8006692:	2200      	movs	r2, #0
 8006694:	605a      	str	r2, [r3, #4]
 8006696:	e00f      	b.n	80066b8 <_malloc_r+0xb0>
 8006698:	6822      	ldr	r2, [r4, #0]
 800669a:	1b52      	subs	r2, r2, r5
 800669c:	d41f      	bmi.n	80066de <_malloc_r+0xd6>
 800669e:	2a0b      	cmp	r2, #11
 80066a0:	d917      	bls.n	80066d2 <_malloc_r+0xca>
 80066a2:	1961      	adds	r1, r4, r5
 80066a4:	42a3      	cmp	r3, r4
 80066a6:	6025      	str	r5, [r4, #0]
 80066a8:	bf18      	it	ne
 80066aa:	6059      	strne	r1, [r3, #4]
 80066ac:	6863      	ldr	r3, [r4, #4]
 80066ae:	bf08      	it	eq
 80066b0:	f8c8 1000 	streq.w	r1, [r8]
 80066b4:	5162      	str	r2, [r4, r5]
 80066b6:	604b      	str	r3, [r1, #4]
 80066b8:	4638      	mov	r0, r7
 80066ba:	f104 060b 	add.w	r6, r4, #11
 80066be:	f000 f829 	bl	8006714 <__malloc_unlock>
 80066c2:	f026 0607 	bic.w	r6, r6, #7
 80066c6:	1d23      	adds	r3, r4, #4
 80066c8:	1af2      	subs	r2, r6, r3
 80066ca:	d0ae      	beq.n	800662a <_malloc_r+0x22>
 80066cc:	1b9b      	subs	r3, r3, r6
 80066ce:	50a3      	str	r3, [r4, r2]
 80066d0:	e7ab      	b.n	800662a <_malloc_r+0x22>
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	6862      	ldr	r2, [r4, #4]
 80066d6:	d1dd      	bne.n	8006694 <_malloc_r+0x8c>
 80066d8:	f8c8 2000 	str.w	r2, [r8]
 80066dc:	e7ec      	b.n	80066b8 <_malloc_r+0xb0>
 80066de:	4623      	mov	r3, r4
 80066e0:	6864      	ldr	r4, [r4, #4]
 80066e2:	e7ac      	b.n	800663e <_malloc_r+0x36>
 80066e4:	4634      	mov	r4, r6
 80066e6:	6876      	ldr	r6, [r6, #4]
 80066e8:	e7b4      	b.n	8006654 <_malloc_r+0x4c>
 80066ea:	4613      	mov	r3, r2
 80066ec:	e7cc      	b.n	8006688 <_malloc_r+0x80>
 80066ee:	230c      	movs	r3, #12
 80066f0:	603b      	str	r3, [r7, #0]
 80066f2:	4638      	mov	r0, r7
 80066f4:	f000 f80e 	bl	8006714 <__malloc_unlock>
 80066f8:	e797      	b.n	800662a <_malloc_r+0x22>
 80066fa:	6025      	str	r5, [r4, #0]
 80066fc:	e7dc      	b.n	80066b8 <_malloc_r+0xb0>
 80066fe:	605b      	str	r3, [r3, #4]
 8006700:	deff      	udf	#255	; 0xff
 8006702:	bf00      	nop
 8006704:	20000b60 	.word	0x20000b60

08006708 <__malloc_lock>:
 8006708:	4801      	ldr	r0, [pc, #4]	; (8006710 <__malloc_lock+0x8>)
 800670a:	f7ff b912 	b.w	8005932 <__retarget_lock_acquire_recursive>
 800670e:	bf00      	nop
 8006710:	20000b5c 	.word	0x20000b5c

08006714 <__malloc_unlock>:
 8006714:	4801      	ldr	r0, [pc, #4]	; (800671c <__malloc_unlock+0x8>)
 8006716:	f7ff b90d 	b.w	8005934 <__retarget_lock_release_recursive>
 800671a:	bf00      	nop
 800671c:	20000b5c 	.word	0x20000b5c

08006720 <_Balloc>:
 8006720:	b570      	push	{r4, r5, r6, lr}
 8006722:	69c6      	ldr	r6, [r0, #28]
 8006724:	4604      	mov	r4, r0
 8006726:	460d      	mov	r5, r1
 8006728:	b976      	cbnz	r6, 8006748 <_Balloc+0x28>
 800672a:	2010      	movs	r0, #16
 800672c:	f7ff ff44 	bl	80065b8 <malloc>
 8006730:	4602      	mov	r2, r0
 8006732:	61e0      	str	r0, [r4, #28]
 8006734:	b920      	cbnz	r0, 8006740 <_Balloc+0x20>
 8006736:	4b18      	ldr	r3, [pc, #96]	; (8006798 <_Balloc+0x78>)
 8006738:	4818      	ldr	r0, [pc, #96]	; (800679c <_Balloc+0x7c>)
 800673a:	216b      	movs	r1, #107	; 0x6b
 800673c:	f000 fdaa 	bl	8007294 <__assert_func>
 8006740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006744:	6006      	str	r6, [r0, #0]
 8006746:	60c6      	str	r6, [r0, #12]
 8006748:	69e6      	ldr	r6, [r4, #28]
 800674a:	68f3      	ldr	r3, [r6, #12]
 800674c:	b183      	cbz	r3, 8006770 <_Balloc+0x50>
 800674e:	69e3      	ldr	r3, [r4, #28]
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006756:	b9b8      	cbnz	r0, 8006788 <_Balloc+0x68>
 8006758:	2101      	movs	r1, #1
 800675a:	fa01 f605 	lsl.w	r6, r1, r5
 800675e:	1d72      	adds	r2, r6, #5
 8006760:	0092      	lsls	r2, r2, #2
 8006762:	4620      	mov	r0, r4
 8006764:	f000 fdb4 	bl	80072d0 <_calloc_r>
 8006768:	b160      	cbz	r0, 8006784 <_Balloc+0x64>
 800676a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800676e:	e00e      	b.n	800678e <_Balloc+0x6e>
 8006770:	2221      	movs	r2, #33	; 0x21
 8006772:	2104      	movs	r1, #4
 8006774:	4620      	mov	r0, r4
 8006776:	f000 fdab 	bl	80072d0 <_calloc_r>
 800677a:	69e3      	ldr	r3, [r4, #28]
 800677c:	60f0      	str	r0, [r6, #12]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1e4      	bne.n	800674e <_Balloc+0x2e>
 8006784:	2000      	movs	r0, #0
 8006786:	bd70      	pop	{r4, r5, r6, pc}
 8006788:	6802      	ldr	r2, [r0, #0]
 800678a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800678e:	2300      	movs	r3, #0
 8006790:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006794:	e7f7      	b.n	8006786 <_Balloc+0x66>
 8006796:	bf00      	nop
 8006798:	080079a1 	.word	0x080079a1
 800679c:	08007a21 	.word	0x08007a21

080067a0 <_Bfree>:
 80067a0:	b570      	push	{r4, r5, r6, lr}
 80067a2:	69c6      	ldr	r6, [r0, #28]
 80067a4:	4605      	mov	r5, r0
 80067a6:	460c      	mov	r4, r1
 80067a8:	b976      	cbnz	r6, 80067c8 <_Bfree+0x28>
 80067aa:	2010      	movs	r0, #16
 80067ac:	f7ff ff04 	bl	80065b8 <malloc>
 80067b0:	4602      	mov	r2, r0
 80067b2:	61e8      	str	r0, [r5, #28]
 80067b4:	b920      	cbnz	r0, 80067c0 <_Bfree+0x20>
 80067b6:	4b09      	ldr	r3, [pc, #36]	; (80067dc <_Bfree+0x3c>)
 80067b8:	4809      	ldr	r0, [pc, #36]	; (80067e0 <_Bfree+0x40>)
 80067ba:	218f      	movs	r1, #143	; 0x8f
 80067bc:	f000 fd6a 	bl	8007294 <__assert_func>
 80067c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067c4:	6006      	str	r6, [r0, #0]
 80067c6:	60c6      	str	r6, [r0, #12]
 80067c8:	b13c      	cbz	r4, 80067da <_Bfree+0x3a>
 80067ca:	69eb      	ldr	r3, [r5, #28]
 80067cc:	6862      	ldr	r2, [r4, #4]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067d4:	6021      	str	r1, [r4, #0]
 80067d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067da:	bd70      	pop	{r4, r5, r6, pc}
 80067dc:	080079a1 	.word	0x080079a1
 80067e0:	08007a21 	.word	0x08007a21

080067e4 <__multadd>:
 80067e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e8:	690d      	ldr	r5, [r1, #16]
 80067ea:	4607      	mov	r7, r0
 80067ec:	460c      	mov	r4, r1
 80067ee:	461e      	mov	r6, r3
 80067f0:	f101 0c14 	add.w	ip, r1, #20
 80067f4:	2000      	movs	r0, #0
 80067f6:	f8dc 3000 	ldr.w	r3, [ip]
 80067fa:	b299      	uxth	r1, r3
 80067fc:	fb02 6101 	mla	r1, r2, r1, r6
 8006800:	0c1e      	lsrs	r6, r3, #16
 8006802:	0c0b      	lsrs	r3, r1, #16
 8006804:	fb02 3306 	mla	r3, r2, r6, r3
 8006808:	b289      	uxth	r1, r1
 800680a:	3001      	adds	r0, #1
 800680c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006810:	4285      	cmp	r5, r0
 8006812:	f84c 1b04 	str.w	r1, [ip], #4
 8006816:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800681a:	dcec      	bgt.n	80067f6 <__multadd+0x12>
 800681c:	b30e      	cbz	r6, 8006862 <__multadd+0x7e>
 800681e:	68a3      	ldr	r3, [r4, #8]
 8006820:	42ab      	cmp	r3, r5
 8006822:	dc19      	bgt.n	8006858 <__multadd+0x74>
 8006824:	6861      	ldr	r1, [r4, #4]
 8006826:	4638      	mov	r0, r7
 8006828:	3101      	adds	r1, #1
 800682a:	f7ff ff79 	bl	8006720 <_Balloc>
 800682e:	4680      	mov	r8, r0
 8006830:	b928      	cbnz	r0, 800683e <__multadd+0x5a>
 8006832:	4602      	mov	r2, r0
 8006834:	4b0c      	ldr	r3, [pc, #48]	; (8006868 <__multadd+0x84>)
 8006836:	480d      	ldr	r0, [pc, #52]	; (800686c <__multadd+0x88>)
 8006838:	21ba      	movs	r1, #186	; 0xba
 800683a:	f000 fd2b 	bl	8007294 <__assert_func>
 800683e:	6922      	ldr	r2, [r4, #16]
 8006840:	3202      	adds	r2, #2
 8006842:	f104 010c 	add.w	r1, r4, #12
 8006846:	0092      	lsls	r2, r2, #2
 8006848:	300c      	adds	r0, #12
 800684a:	f000 fd15 	bl	8007278 <memcpy>
 800684e:	4621      	mov	r1, r4
 8006850:	4638      	mov	r0, r7
 8006852:	f7ff ffa5 	bl	80067a0 <_Bfree>
 8006856:	4644      	mov	r4, r8
 8006858:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800685c:	3501      	adds	r5, #1
 800685e:	615e      	str	r6, [r3, #20]
 8006860:	6125      	str	r5, [r4, #16]
 8006862:	4620      	mov	r0, r4
 8006864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006868:	08007a10 	.word	0x08007a10
 800686c:	08007a21 	.word	0x08007a21

08006870 <__hi0bits>:
 8006870:	0c03      	lsrs	r3, r0, #16
 8006872:	041b      	lsls	r3, r3, #16
 8006874:	b9d3      	cbnz	r3, 80068ac <__hi0bits+0x3c>
 8006876:	0400      	lsls	r0, r0, #16
 8006878:	2310      	movs	r3, #16
 800687a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800687e:	bf04      	itt	eq
 8006880:	0200      	lsleq	r0, r0, #8
 8006882:	3308      	addeq	r3, #8
 8006884:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006888:	bf04      	itt	eq
 800688a:	0100      	lsleq	r0, r0, #4
 800688c:	3304      	addeq	r3, #4
 800688e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006892:	bf04      	itt	eq
 8006894:	0080      	lsleq	r0, r0, #2
 8006896:	3302      	addeq	r3, #2
 8006898:	2800      	cmp	r0, #0
 800689a:	db05      	blt.n	80068a8 <__hi0bits+0x38>
 800689c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80068a0:	f103 0301 	add.w	r3, r3, #1
 80068a4:	bf08      	it	eq
 80068a6:	2320      	moveq	r3, #32
 80068a8:	4618      	mov	r0, r3
 80068aa:	4770      	bx	lr
 80068ac:	2300      	movs	r3, #0
 80068ae:	e7e4      	b.n	800687a <__hi0bits+0xa>

080068b0 <__lo0bits>:
 80068b0:	6803      	ldr	r3, [r0, #0]
 80068b2:	f013 0207 	ands.w	r2, r3, #7
 80068b6:	d00c      	beq.n	80068d2 <__lo0bits+0x22>
 80068b8:	07d9      	lsls	r1, r3, #31
 80068ba:	d422      	bmi.n	8006902 <__lo0bits+0x52>
 80068bc:	079a      	lsls	r2, r3, #30
 80068be:	bf49      	itett	mi
 80068c0:	085b      	lsrmi	r3, r3, #1
 80068c2:	089b      	lsrpl	r3, r3, #2
 80068c4:	6003      	strmi	r3, [r0, #0]
 80068c6:	2201      	movmi	r2, #1
 80068c8:	bf5c      	itt	pl
 80068ca:	6003      	strpl	r3, [r0, #0]
 80068cc:	2202      	movpl	r2, #2
 80068ce:	4610      	mov	r0, r2
 80068d0:	4770      	bx	lr
 80068d2:	b299      	uxth	r1, r3
 80068d4:	b909      	cbnz	r1, 80068da <__lo0bits+0x2a>
 80068d6:	0c1b      	lsrs	r3, r3, #16
 80068d8:	2210      	movs	r2, #16
 80068da:	b2d9      	uxtb	r1, r3
 80068dc:	b909      	cbnz	r1, 80068e2 <__lo0bits+0x32>
 80068de:	3208      	adds	r2, #8
 80068e0:	0a1b      	lsrs	r3, r3, #8
 80068e2:	0719      	lsls	r1, r3, #28
 80068e4:	bf04      	itt	eq
 80068e6:	091b      	lsreq	r3, r3, #4
 80068e8:	3204      	addeq	r2, #4
 80068ea:	0799      	lsls	r1, r3, #30
 80068ec:	bf04      	itt	eq
 80068ee:	089b      	lsreq	r3, r3, #2
 80068f0:	3202      	addeq	r2, #2
 80068f2:	07d9      	lsls	r1, r3, #31
 80068f4:	d403      	bmi.n	80068fe <__lo0bits+0x4e>
 80068f6:	085b      	lsrs	r3, r3, #1
 80068f8:	f102 0201 	add.w	r2, r2, #1
 80068fc:	d003      	beq.n	8006906 <__lo0bits+0x56>
 80068fe:	6003      	str	r3, [r0, #0]
 8006900:	e7e5      	b.n	80068ce <__lo0bits+0x1e>
 8006902:	2200      	movs	r2, #0
 8006904:	e7e3      	b.n	80068ce <__lo0bits+0x1e>
 8006906:	2220      	movs	r2, #32
 8006908:	e7e1      	b.n	80068ce <__lo0bits+0x1e>
	...

0800690c <__i2b>:
 800690c:	b510      	push	{r4, lr}
 800690e:	460c      	mov	r4, r1
 8006910:	2101      	movs	r1, #1
 8006912:	f7ff ff05 	bl	8006720 <_Balloc>
 8006916:	4602      	mov	r2, r0
 8006918:	b928      	cbnz	r0, 8006926 <__i2b+0x1a>
 800691a:	4b05      	ldr	r3, [pc, #20]	; (8006930 <__i2b+0x24>)
 800691c:	4805      	ldr	r0, [pc, #20]	; (8006934 <__i2b+0x28>)
 800691e:	f240 1145 	movw	r1, #325	; 0x145
 8006922:	f000 fcb7 	bl	8007294 <__assert_func>
 8006926:	2301      	movs	r3, #1
 8006928:	6144      	str	r4, [r0, #20]
 800692a:	6103      	str	r3, [r0, #16]
 800692c:	bd10      	pop	{r4, pc}
 800692e:	bf00      	nop
 8006930:	08007a10 	.word	0x08007a10
 8006934:	08007a21 	.word	0x08007a21

08006938 <__multiply>:
 8006938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693c:	4691      	mov	r9, r2
 800693e:	690a      	ldr	r2, [r1, #16]
 8006940:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006944:	429a      	cmp	r2, r3
 8006946:	bfb8      	it	lt
 8006948:	460b      	movlt	r3, r1
 800694a:	460c      	mov	r4, r1
 800694c:	bfbc      	itt	lt
 800694e:	464c      	movlt	r4, r9
 8006950:	4699      	movlt	r9, r3
 8006952:	6927      	ldr	r7, [r4, #16]
 8006954:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006958:	68a3      	ldr	r3, [r4, #8]
 800695a:	6861      	ldr	r1, [r4, #4]
 800695c:	eb07 060a 	add.w	r6, r7, sl
 8006960:	42b3      	cmp	r3, r6
 8006962:	b085      	sub	sp, #20
 8006964:	bfb8      	it	lt
 8006966:	3101      	addlt	r1, #1
 8006968:	f7ff feda 	bl	8006720 <_Balloc>
 800696c:	b930      	cbnz	r0, 800697c <__multiply+0x44>
 800696e:	4602      	mov	r2, r0
 8006970:	4b44      	ldr	r3, [pc, #272]	; (8006a84 <__multiply+0x14c>)
 8006972:	4845      	ldr	r0, [pc, #276]	; (8006a88 <__multiply+0x150>)
 8006974:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006978:	f000 fc8c 	bl	8007294 <__assert_func>
 800697c:	f100 0514 	add.w	r5, r0, #20
 8006980:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006984:	462b      	mov	r3, r5
 8006986:	2200      	movs	r2, #0
 8006988:	4543      	cmp	r3, r8
 800698a:	d321      	bcc.n	80069d0 <__multiply+0x98>
 800698c:	f104 0314 	add.w	r3, r4, #20
 8006990:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006994:	f109 0314 	add.w	r3, r9, #20
 8006998:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800699c:	9202      	str	r2, [sp, #8]
 800699e:	1b3a      	subs	r2, r7, r4
 80069a0:	3a15      	subs	r2, #21
 80069a2:	f022 0203 	bic.w	r2, r2, #3
 80069a6:	3204      	adds	r2, #4
 80069a8:	f104 0115 	add.w	r1, r4, #21
 80069ac:	428f      	cmp	r7, r1
 80069ae:	bf38      	it	cc
 80069b0:	2204      	movcc	r2, #4
 80069b2:	9201      	str	r2, [sp, #4]
 80069b4:	9a02      	ldr	r2, [sp, #8]
 80069b6:	9303      	str	r3, [sp, #12]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d80c      	bhi.n	80069d6 <__multiply+0x9e>
 80069bc:	2e00      	cmp	r6, #0
 80069be:	dd03      	ble.n	80069c8 <__multiply+0x90>
 80069c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d05b      	beq.n	8006a80 <__multiply+0x148>
 80069c8:	6106      	str	r6, [r0, #16]
 80069ca:	b005      	add	sp, #20
 80069cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d0:	f843 2b04 	str.w	r2, [r3], #4
 80069d4:	e7d8      	b.n	8006988 <__multiply+0x50>
 80069d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80069da:	f1ba 0f00 	cmp.w	sl, #0
 80069de:	d024      	beq.n	8006a2a <__multiply+0xf2>
 80069e0:	f104 0e14 	add.w	lr, r4, #20
 80069e4:	46a9      	mov	r9, r5
 80069e6:	f04f 0c00 	mov.w	ip, #0
 80069ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80069ee:	f8d9 1000 	ldr.w	r1, [r9]
 80069f2:	fa1f fb82 	uxth.w	fp, r2
 80069f6:	b289      	uxth	r1, r1
 80069f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80069fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006a00:	f8d9 2000 	ldr.w	r2, [r9]
 8006a04:	4461      	add	r1, ip
 8006a06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006a0a:	fb0a c20b 	mla	r2, sl, fp, ip
 8006a0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006a12:	b289      	uxth	r1, r1
 8006a14:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006a18:	4577      	cmp	r7, lr
 8006a1a:	f849 1b04 	str.w	r1, [r9], #4
 8006a1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006a22:	d8e2      	bhi.n	80069ea <__multiply+0xb2>
 8006a24:	9a01      	ldr	r2, [sp, #4]
 8006a26:	f845 c002 	str.w	ip, [r5, r2]
 8006a2a:	9a03      	ldr	r2, [sp, #12]
 8006a2c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006a30:	3304      	adds	r3, #4
 8006a32:	f1b9 0f00 	cmp.w	r9, #0
 8006a36:	d021      	beq.n	8006a7c <__multiply+0x144>
 8006a38:	6829      	ldr	r1, [r5, #0]
 8006a3a:	f104 0c14 	add.w	ip, r4, #20
 8006a3e:	46ae      	mov	lr, r5
 8006a40:	f04f 0a00 	mov.w	sl, #0
 8006a44:	f8bc b000 	ldrh.w	fp, [ip]
 8006a48:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006a4c:	fb09 220b 	mla	r2, r9, fp, r2
 8006a50:	4452      	add	r2, sl
 8006a52:	b289      	uxth	r1, r1
 8006a54:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006a58:	f84e 1b04 	str.w	r1, [lr], #4
 8006a5c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006a60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006a64:	f8be 1000 	ldrh.w	r1, [lr]
 8006a68:	fb09 110a 	mla	r1, r9, sl, r1
 8006a6c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006a70:	4567      	cmp	r7, ip
 8006a72:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006a76:	d8e5      	bhi.n	8006a44 <__multiply+0x10c>
 8006a78:	9a01      	ldr	r2, [sp, #4]
 8006a7a:	50a9      	str	r1, [r5, r2]
 8006a7c:	3504      	adds	r5, #4
 8006a7e:	e799      	b.n	80069b4 <__multiply+0x7c>
 8006a80:	3e01      	subs	r6, #1
 8006a82:	e79b      	b.n	80069bc <__multiply+0x84>
 8006a84:	08007a10 	.word	0x08007a10
 8006a88:	08007a21 	.word	0x08007a21

08006a8c <__pow5mult>:
 8006a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a90:	4615      	mov	r5, r2
 8006a92:	f012 0203 	ands.w	r2, r2, #3
 8006a96:	4606      	mov	r6, r0
 8006a98:	460f      	mov	r7, r1
 8006a9a:	d007      	beq.n	8006aac <__pow5mult+0x20>
 8006a9c:	4c25      	ldr	r4, [pc, #148]	; (8006b34 <__pow5mult+0xa8>)
 8006a9e:	3a01      	subs	r2, #1
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006aa6:	f7ff fe9d 	bl	80067e4 <__multadd>
 8006aaa:	4607      	mov	r7, r0
 8006aac:	10ad      	asrs	r5, r5, #2
 8006aae:	d03d      	beq.n	8006b2c <__pow5mult+0xa0>
 8006ab0:	69f4      	ldr	r4, [r6, #28]
 8006ab2:	b97c      	cbnz	r4, 8006ad4 <__pow5mult+0x48>
 8006ab4:	2010      	movs	r0, #16
 8006ab6:	f7ff fd7f 	bl	80065b8 <malloc>
 8006aba:	4602      	mov	r2, r0
 8006abc:	61f0      	str	r0, [r6, #28]
 8006abe:	b928      	cbnz	r0, 8006acc <__pow5mult+0x40>
 8006ac0:	4b1d      	ldr	r3, [pc, #116]	; (8006b38 <__pow5mult+0xac>)
 8006ac2:	481e      	ldr	r0, [pc, #120]	; (8006b3c <__pow5mult+0xb0>)
 8006ac4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006ac8:	f000 fbe4 	bl	8007294 <__assert_func>
 8006acc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ad0:	6004      	str	r4, [r0, #0]
 8006ad2:	60c4      	str	r4, [r0, #12]
 8006ad4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ad8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006adc:	b94c      	cbnz	r4, 8006af2 <__pow5mult+0x66>
 8006ade:	f240 2171 	movw	r1, #625	; 0x271
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	f7ff ff12 	bl	800690c <__i2b>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f8c8 0008 	str.w	r0, [r8, #8]
 8006aee:	4604      	mov	r4, r0
 8006af0:	6003      	str	r3, [r0, #0]
 8006af2:	f04f 0900 	mov.w	r9, #0
 8006af6:	07eb      	lsls	r3, r5, #31
 8006af8:	d50a      	bpl.n	8006b10 <__pow5mult+0x84>
 8006afa:	4639      	mov	r1, r7
 8006afc:	4622      	mov	r2, r4
 8006afe:	4630      	mov	r0, r6
 8006b00:	f7ff ff1a 	bl	8006938 <__multiply>
 8006b04:	4639      	mov	r1, r7
 8006b06:	4680      	mov	r8, r0
 8006b08:	4630      	mov	r0, r6
 8006b0a:	f7ff fe49 	bl	80067a0 <_Bfree>
 8006b0e:	4647      	mov	r7, r8
 8006b10:	106d      	asrs	r5, r5, #1
 8006b12:	d00b      	beq.n	8006b2c <__pow5mult+0xa0>
 8006b14:	6820      	ldr	r0, [r4, #0]
 8006b16:	b938      	cbnz	r0, 8006b28 <__pow5mult+0x9c>
 8006b18:	4622      	mov	r2, r4
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	4630      	mov	r0, r6
 8006b1e:	f7ff ff0b 	bl	8006938 <__multiply>
 8006b22:	6020      	str	r0, [r4, #0]
 8006b24:	f8c0 9000 	str.w	r9, [r0]
 8006b28:	4604      	mov	r4, r0
 8006b2a:	e7e4      	b.n	8006af6 <__pow5mult+0x6a>
 8006b2c:	4638      	mov	r0, r7
 8006b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b32:	bf00      	nop
 8006b34:	08007b70 	.word	0x08007b70
 8006b38:	080079a1 	.word	0x080079a1
 8006b3c:	08007a21 	.word	0x08007a21

08006b40 <__lshift>:
 8006b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b44:	460c      	mov	r4, r1
 8006b46:	6849      	ldr	r1, [r1, #4]
 8006b48:	6923      	ldr	r3, [r4, #16]
 8006b4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b4e:	68a3      	ldr	r3, [r4, #8]
 8006b50:	4607      	mov	r7, r0
 8006b52:	4691      	mov	r9, r2
 8006b54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b58:	f108 0601 	add.w	r6, r8, #1
 8006b5c:	42b3      	cmp	r3, r6
 8006b5e:	db0b      	blt.n	8006b78 <__lshift+0x38>
 8006b60:	4638      	mov	r0, r7
 8006b62:	f7ff fddd 	bl	8006720 <_Balloc>
 8006b66:	4605      	mov	r5, r0
 8006b68:	b948      	cbnz	r0, 8006b7e <__lshift+0x3e>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	4b28      	ldr	r3, [pc, #160]	; (8006c10 <__lshift+0xd0>)
 8006b6e:	4829      	ldr	r0, [pc, #164]	; (8006c14 <__lshift+0xd4>)
 8006b70:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006b74:	f000 fb8e 	bl	8007294 <__assert_func>
 8006b78:	3101      	adds	r1, #1
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	e7ee      	b.n	8006b5c <__lshift+0x1c>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	f100 0114 	add.w	r1, r0, #20
 8006b84:	f100 0210 	add.w	r2, r0, #16
 8006b88:	4618      	mov	r0, r3
 8006b8a:	4553      	cmp	r3, sl
 8006b8c:	db33      	blt.n	8006bf6 <__lshift+0xb6>
 8006b8e:	6920      	ldr	r0, [r4, #16]
 8006b90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b94:	f104 0314 	add.w	r3, r4, #20
 8006b98:	f019 091f 	ands.w	r9, r9, #31
 8006b9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ba0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ba4:	d02b      	beq.n	8006bfe <__lshift+0xbe>
 8006ba6:	f1c9 0e20 	rsb	lr, r9, #32
 8006baa:	468a      	mov	sl, r1
 8006bac:	2200      	movs	r2, #0
 8006bae:	6818      	ldr	r0, [r3, #0]
 8006bb0:	fa00 f009 	lsl.w	r0, r0, r9
 8006bb4:	4310      	orrs	r0, r2
 8006bb6:	f84a 0b04 	str.w	r0, [sl], #4
 8006bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bbe:	459c      	cmp	ip, r3
 8006bc0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006bc4:	d8f3      	bhi.n	8006bae <__lshift+0x6e>
 8006bc6:	ebac 0304 	sub.w	r3, ip, r4
 8006bca:	3b15      	subs	r3, #21
 8006bcc:	f023 0303 	bic.w	r3, r3, #3
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	f104 0015 	add.w	r0, r4, #21
 8006bd6:	4584      	cmp	ip, r0
 8006bd8:	bf38      	it	cc
 8006bda:	2304      	movcc	r3, #4
 8006bdc:	50ca      	str	r2, [r1, r3]
 8006bde:	b10a      	cbz	r2, 8006be4 <__lshift+0xa4>
 8006be0:	f108 0602 	add.w	r6, r8, #2
 8006be4:	3e01      	subs	r6, #1
 8006be6:	4638      	mov	r0, r7
 8006be8:	612e      	str	r6, [r5, #16]
 8006bea:	4621      	mov	r1, r4
 8006bec:	f7ff fdd8 	bl	80067a0 <_Bfree>
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bf6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	e7c5      	b.n	8006b8a <__lshift+0x4a>
 8006bfe:	3904      	subs	r1, #4
 8006c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c04:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c08:	459c      	cmp	ip, r3
 8006c0a:	d8f9      	bhi.n	8006c00 <__lshift+0xc0>
 8006c0c:	e7ea      	b.n	8006be4 <__lshift+0xa4>
 8006c0e:	bf00      	nop
 8006c10:	08007a10 	.word	0x08007a10
 8006c14:	08007a21 	.word	0x08007a21

08006c18 <__mcmp>:
 8006c18:	b530      	push	{r4, r5, lr}
 8006c1a:	6902      	ldr	r2, [r0, #16]
 8006c1c:	690c      	ldr	r4, [r1, #16]
 8006c1e:	1b12      	subs	r2, r2, r4
 8006c20:	d10e      	bne.n	8006c40 <__mcmp+0x28>
 8006c22:	f100 0314 	add.w	r3, r0, #20
 8006c26:	3114      	adds	r1, #20
 8006c28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006c2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006c30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006c34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006c38:	42a5      	cmp	r5, r4
 8006c3a:	d003      	beq.n	8006c44 <__mcmp+0x2c>
 8006c3c:	d305      	bcc.n	8006c4a <__mcmp+0x32>
 8006c3e:	2201      	movs	r2, #1
 8006c40:	4610      	mov	r0, r2
 8006c42:	bd30      	pop	{r4, r5, pc}
 8006c44:	4283      	cmp	r3, r0
 8006c46:	d3f3      	bcc.n	8006c30 <__mcmp+0x18>
 8006c48:	e7fa      	b.n	8006c40 <__mcmp+0x28>
 8006c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4e:	e7f7      	b.n	8006c40 <__mcmp+0x28>

08006c50 <__mdiff>:
 8006c50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	460c      	mov	r4, r1
 8006c56:	4606      	mov	r6, r0
 8006c58:	4611      	mov	r1, r2
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	4690      	mov	r8, r2
 8006c5e:	f7ff ffdb 	bl	8006c18 <__mcmp>
 8006c62:	1e05      	subs	r5, r0, #0
 8006c64:	d110      	bne.n	8006c88 <__mdiff+0x38>
 8006c66:	4629      	mov	r1, r5
 8006c68:	4630      	mov	r0, r6
 8006c6a:	f7ff fd59 	bl	8006720 <_Balloc>
 8006c6e:	b930      	cbnz	r0, 8006c7e <__mdiff+0x2e>
 8006c70:	4b3a      	ldr	r3, [pc, #232]	; (8006d5c <__mdiff+0x10c>)
 8006c72:	4602      	mov	r2, r0
 8006c74:	f240 2137 	movw	r1, #567	; 0x237
 8006c78:	4839      	ldr	r0, [pc, #228]	; (8006d60 <__mdiff+0x110>)
 8006c7a:	f000 fb0b 	bl	8007294 <__assert_func>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c88:	bfa4      	itt	ge
 8006c8a:	4643      	movge	r3, r8
 8006c8c:	46a0      	movge	r8, r4
 8006c8e:	4630      	mov	r0, r6
 8006c90:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c94:	bfa6      	itte	ge
 8006c96:	461c      	movge	r4, r3
 8006c98:	2500      	movge	r5, #0
 8006c9a:	2501      	movlt	r5, #1
 8006c9c:	f7ff fd40 	bl	8006720 <_Balloc>
 8006ca0:	b920      	cbnz	r0, 8006cac <__mdiff+0x5c>
 8006ca2:	4b2e      	ldr	r3, [pc, #184]	; (8006d5c <__mdiff+0x10c>)
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	f240 2145 	movw	r1, #581	; 0x245
 8006caa:	e7e5      	b.n	8006c78 <__mdiff+0x28>
 8006cac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006cb0:	6926      	ldr	r6, [r4, #16]
 8006cb2:	60c5      	str	r5, [r0, #12]
 8006cb4:	f104 0914 	add.w	r9, r4, #20
 8006cb8:	f108 0514 	add.w	r5, r8, #20
 8006cbc:	f100 0e14 	add.w	lr, r0, #20
 8006cc0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006cc4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006cc8:	f108 0210 	add.w	r2, r8, #16
 8006ccc:	46f2      	mov	sl, lr
 8006cce:	2100      	movs	r1, #0
 8006cd0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006cd4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006cd8:	fa11 f88b 	uxtah	r8, r1, fp
 8006cdc:	b299      	uxth	r1, r3
 8006cde:	0c1b      	lsrs	r3, r3, #16
 8006ce0:	eba8 0801 	sub.w	r8, r8, r1
 8006ce4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ce8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006cec:	fa1f f888 	uxth.w	r8, r8
 8006cf0:	1419      	asrs	r1, r3, #16
 8006cf2:	454e      	cmp	r6, r9
 8006cf4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006cf8:	f84a 3b04 	str.w	r3, [sl], #4
 8006cfc:	d8e8      	bhi.n	8006cd0 <__mdiff+0x80>
 8006cfe:	1b33      	subs	r3, r6, r4
 8006d00:	3b15      	subs	r3, #21
 8006d02:	f023 0303 	bic.w	r3, r3, #3
 8006d06:	3304      	adds	r3, #4
 8006d08:	3415      	adds	r4, #21
 8006d0a:	42a6      	cmp	r6, r4
 8006d0c:	bf38      	it	cc
 8006d0e:	2304      	movcc	r3, #4
 8006d10:	441d      	add	r5, r3
 8006d12:	4473      	add	r3, lr
 8006d14:	469e      	mov	lr, r3
 8006d16:	462e      	mov	r6, r5
 8006d18:	4566      	cmp	r6, ip
 8006d1a:	d30e      	bcc.n	8006d3a <__mdiff+0xea>
 8006d1c:	f10c 0203 	add.w	r2, ip, #3
 8006d20:	1b52      	subs	r2, r2, r5
 8006d22:	f022 0203 	bic.w	r2, r2, #3
 8006d26:	3d03      	subs	r5, #3
 8006d28:	45ac      	cmp	ip, r5
 8006d2a:	bf38      	it	cc
 8006d2c:	2200      	movcc	r2, #0
 8006d2e:	4413      	add	r3, r2
 8006d30:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006d34:	b17a      	cbz	r2, 8006d56 <__mdiff+0x106>
 8006d36:	6107      	str	r7, [r0, #16]
 8006d38:	e7a4      	b.n	8006c84 <__mdiff+0x34>
 8006d3a:	f856 8b04 	ldr.w	r8, [r6], #4
 8006d3e:	fa11 f288 	uxtah	r2, r1, r8
 8006d42:	1414      	asrs	r4, r2, #16
 8006d44:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006d48:	b292      	uxth	r2, r2
 8006d4a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006d4e:	f84e 2b04 	str.w	r2, [lr], #4
 8006d52:	1421      	asrs	r1, r4, #16
 8006d54:	e7e0      	b.n	8006d18 <__mdiff+0xc8>
 8006d56:	3f01      	subs	r7, #1
 8006d58:	e7ea      	b.n	8006d30 <__mdiff+0xe0>
 8006d5a:	bf00      	nop
 8006d5c:	08007a10 	.word	0x08007a10
 8006d60:	08007a21 	.word	0x08007a21

08006d64 <__d2b>:
 8006d64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d68:	460f      	mov	r7, r1
 8006d6a:	2101      	movs	r1, #1
 8006d6c:	ec59 8b10 	vmov	r8, r9, d0
 8006d70:	4616      	mov	r6, r2
 8006d72:	f7ff fcd5 	bl	8006720 <_Balloc>
 8006d76:	4604      	mov	r4, r0
 8006d78:	b930      	cbnz	r0, 8006d88 <__d2b+0x24>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	4b24      	ldr	r3, [pc, #144]	; (8006e10 <__d2b+0xac>)
 8006d7e:	4825      	ldr	r0, [pc, #148]	; (8006e14 <__d2b+0xb0>)
 8006d80:	f240 310f 	movw	r1, #783	; 0x30f
 8006d84:	f000 fa86 	bl	8007294 <__assert_func>
 8006d88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d90:	bb2d      	cbnz	r5, 8006dde <__d2b+0x7a>
 8006d92:	9301      	str	r3, [sp, #4]
 8006d94:	f1b8 0300 	subs.w	r3, r8, #0
 8006d98:	d026      	beq.n	8006de8 <__d2b+0x84>
 8006d9a:	4668      	mov	r0, sp
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	f7ff fd87 	bl	80068b0 <__lo0bits>
 8006da2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006da6:	b1e8      	cbz	r0, 8006de4 <__d2b+0x80>
 8006da8:	f1c0 0320 	rsb	r3, r0, #32
 8006dac:	fa02 f303 	lsl.w	r3, r2, r3
 8006db0:	430b      	orrs	r3, r1
 8006db2:	40c2      	lsrs	r2, r0
 8006db4:	6163      	str	r3, [r4, #20]
 8006db6:	9201      	str	r2, [sp, #4]
 8006db8:	9b01      	ldr	r3, [sp, #4]
 8006dba:	61a3      	str	r3, [r4, #24]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	bf14      	ite	ne
 8006dc0:	2202      	movne	r2, #2
 8006dc2:	2201      	moveq	r2, #1
 8006dc4:	6122      	str	r2, [r4, #16]
 8006dc6:	b1bd      	cbz	r5, 8006df8 <__d2b+0x94>
 8006dc8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006dcc:	4405      	add	r5, r0
 8006dce:	603d      	str	r5, [r7, #0]
 8006dd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006dd4:	6030      	str	r0, [r6, #0]
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	b003      	add	sp, #12
 8006dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006de2:	e7d6      	b.n	8006d92 <__d2b+0x2e>
 8006de4:	6161      	str	r1, [r4, #20]
 8006de6:	e7e7      	b.n	8006db8 <__d2b+0x54>
 8006de8:	a801      	add	r0, sp, #4
 8006dea:	f7ff fd61 	bl	80068b0 <__lo0bits>
 8006dee:	9b01      	ldr	r3, [sp, #4]
 8006df0:	6163      	str	r3, [r4, #20]
 8006df2:	3020      	adds	r0, #32
 8006df4:	2201      	movs	r2, #1
 8006df6:	e7e5      	b.n	8006dc4 <__d2b+0x60>
 8006df8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006dfc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006e00:	6038      	str	r0, [r7, #0]
 8006e02:	6918      	ldr	r0, [r3, #16]
 8006e04:	f7ff fd34 	bl	8006870 <__hi0bits>
 8006e08:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e0c:	e7e2      	b.n	8006dd4 <__d2b+0x70>
 8006e0e:	bf00      	nop
 8006e10:	08007a10 	.word	0x08007a10
 8006e14:	08007a21 	.word	0x08007a21

08006e18 <__ssputs_r>:
 8006e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e1c:	688e      	ldr	r6, [r1, #8]
 8006e1e:	461f      	mov	r7, r3
 8006e20:	42be      	cmp	r6, r7
 8006e22:	680b      	ldr	r3, [r1, #0]
 8006e24:	4682      	mov	sl, r0
 8006e26:	460c      	mov	r4, r1
 8006e28:	4690      	mov	r8, r2
 8006e2a:	d82c      	bhi.n	8006e86 <__ssputs_r+0x6e>
 8006e2c:	898a      	ldrh	r2, [r1, #12]
 8006e2e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e32:	d026      	beq.n	8006e82 <__ssputs_r+0x6a>
 8006e34:	6965      	ldr	r5, [r4, #20]
 8006e36:	6909      	ldr	r1, [r1, #16]
 8006e38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e3c:	eba3 0901 	sub.w	r9, r3, r1
 8006e40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e44:	1c7b      	adds	r3, r7, #1
 8006e46:	444b      	add	r3, r9
 8006e48:	106d      	asrs	r5, r5, #1
 8006e4a:	429d      	cmp	r5, r3
 8006e4c:	bf38      	it	cc
 8006e4e:	461d      	movcc	r5, r3
 8006e50:	0553      	lsls	r3, r2, #21
 8006e52:	d527      	bpl.n	8006ea4 <__ssputs_r+0x8c>
 8006e54:	4629      	mov	r1, r5
 8006e56:	f7ff fbd7 	bl	8006608 <_malloc_r>
 8006e5a:	4606      	mov	r6, r0
 8006e5c:	b360      	cbz	r0, 8006eb8 <__ssputs_r+0xa0>
 8006e5e:	6921      	ldr	r1, [r4, #16]
 8006e60:	464a      	mov	r2, r9
 8006e62:	f000 fa09 	bl	8007278 <memcpy>
 8006e66:	89a3      	ldrh	r3, [r4, #12]
 8006e68:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e70:	81a3      	strh	r3, [r4, #12]
 8006e72:	6126      	str	r6, [r4, #16]
 8006e74:	6165      	str	r5, [r4, #20]
 8006e76:	444e      	add	r6, r9
 8006e78:	eba5 0509 	sub.w	r5, r5, r9
 8006e7c:	6026      	str	r6, [r4, #0]
 8006e7e:	60a5      	str	r5, [r4, #8]
 8006e80:	463e      	mov	r6, r7
 8006e82:	42be      	cmp	r6, r7
 8006e84:	d900      	bls.n	8006e88 <__ssputs_r+0x70>
 8006e86:	463e      	mov	r6, r7
 8006e88:	6820      	ldr	r0, [r4, #0]
 8006e8a:	4632      	mov	r2, r6
 8006e8c:	4641      	mov	r1, r8
 8006e8e:	f000 f9c9 	bl	8007224 <memmove>
 8006e92:	68a3      	ldr	r3, [r4, #8]
 8006e94:	1b9b      	subs	r3, r3, r6
 8006e96:	60a3      	str	r3, [r4, #8]
 8006e98:	6823      	ldr	r3, [r4, #0]
 8006e9a:	4433      	add	r3, r6
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	2000      	movs	r0, #0
 8006ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea4:	462a      	mov	r2, r5
 8006ea6:	f000 fa3b 	bl	8007320 <_realloc_r>
 8006eaa:	4606      	mov	r6, r0
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d1e0      	bne.n	8006e72 <__ssputs_r+0x5a>
 8006eb0:	6921      	ldr	r1, [r4, #16]
 8006eb2:	4650      	mov	r0, sl
 8006eb4:	f7ff fb34 	bl	8006520 <_free_r>
 8006eb8:	230c      	movs	r3, #12
 8006eba:	f8ca 3000 	str.w	r3, [sl]
 8006ebe:	89a3      	ldrh	r3, [r4, #12]
 8006ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ec4:	81a3      	strh	r3, [r4, #12]
 8006ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eca:	e7e9      	b.n	8006ea0 <__ssputs_r+0x88>

08006ecc <_svfiprintf_r>:
 8006ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed0:	4698      	mov	r8, r3
 8006ed2:	898b      	ldrh	r3, [r1, #12]
 8006ed4:	061b      	lsls	r3, r3, #24
 8006ed6:	b09d      	sub	sp, #116	; 0x74
 8006ed8:	4607      	mov	r7, r0
 8006eda:	460d      	mov	r5, r1
 8006edc:	4614      	mov	r4, r2
 8006ede:	d50e      	bpl.n	8006efe <_svfiprintf_r+0x32>
 8006ee0:	690b      	ldr	r3, [r1, #16]
 8006ee2:	b963      	cbnz	r3, 8006efe <_svfiprintf_r+0x32>
 8006ee4:	2140      	movs	r1, #64	; 0x40
 8006ee6:	f7ff fb8f 	bl	8006608 <_malloc_r>
 8006eea:	6028      	str	r0, [r5, #0]
 8006eec:	6128      	str	r0, [r5, #16]
 8006eee:	b920      	cbnz	r0, 8006efa <_svfiprintf_r+0x2e>
 8006ef0:	230c      	movs	r3, #12
 8006ef2:	603b      	str	r3, [r7, #0]
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef8:	e0d0      	b.n	800709c <_svfiprintf_r+0x1d0>
 8006efa:	2340      	movs	r3, #64	; 0x40
 8006efc:	616b      	str	r3, [r5, #20]
 8006efe:	2300      	movs	r3, #0
 8006f00:	9309      	str	r3, [sp, #36]	; 0x24
 8006f02:	2320      	movs	r3, #32
 8006f04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f08:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f0c:	2330      	movs	r3, #48	; 0x30
 8006f0e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80070b4 <_svfiprintf_r+0x1e8>
 8006f12:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f16:	f04f 0901 	mov.w	r9, #1
 8006f1a:	4623      	mov	r3, r4
 8006f1c:	469a      	mov	sl, r3
 8006f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f22:	b10a      	cbz	r2, 8006f28 <_svfiprintf_r+0x5c>
 8006f24:	2a25      	cmp	r2, #37	; 0x25
 8006f26:	d1f9      	bne.n	8006f1c <_svfiprintf_r+0x50>
 8006f28:	ebba 0b04 	subs.w	fp, sl, r4
 8006f2c:	d00b      	beq.n	8006f46 <_svfiprintf_r+0x7a>
 8006f2e:	465b      	mov	r3, fp
 8006f30:	4622      	mov	r2, r4
 8006f32:	4629      	mov	r1, r5
 8006f34:	4638      	mov	r0, r7
 8006f36:	f7ff ff6f 	bl	8006e18 <__ssputs_r>
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	f000 80a9 	beq.w	8007092 <_svfiprintf_r+0x1c6>
 8006f40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f42:	445a      	add	r2, fp
 8006f44:	9209      	str	r2, [sp, #36]	; 0x24
 8006f46:	f89a 3000 	ldrb.w	r3, [sl]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f000 80a1 	beq.w	8007092 <_svfiprintf_r+0x1c6>
 8006f50:	2300      	movs	r3, #0
 8006f52:	f04f 32ff 	mov.w	r2, #4294967295
 8006f56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f5a:	f10a 0a01 	add.w	sl, sl, #1
 8006f5e:	9304      	str	r3, [sp, #16]
 8006f60:	9307      	str	r3, [sp, #28]
 8006f62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f66:	931a      	str	r3, [sp, #104]	; 0x68
 8006f68:	4654      	mov	r4, sl
 8006f6a:	2205      	movs	r2, #5
 8006f6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f70:	4850      	ldr	r0, [pc, #320]	; (80070b4 <_svfiprintf_r+0x1e8>)
 8006f72:	f7f9 f965 	bl	8000240 <memchr>
 8006f76:	9a04      	ldr	r2, [sp, #16]
 8006f78:	b9d8      	cbnz	r0, 8006fb2 <_svfiprintf_r+0xe6>
 8006f7a:	06d0      	lsls	r0, r2, #27
 8006f7c:	bf44      	itt	mi
 8006f7e:	2320      	movmi	r3, #32
 8006f80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f84:	0711      	lsls	r1, r2, #28
 8006f86:	bf44      	itt	mi
 8006f88:	232b      	movmi	r3, #43	; 0x2b
 8006f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f8e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f92:	2b2a      	cmp	r3, #42	; 0x2a
 8006f94:	d015      	beq.n	8006fc2 <_svfiprintf_r+0xf6>
 8006f96:	9a07      	ldr	r2, [sp, #28]
 8006f98:	4654      	mov	r4, sl
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	f04f 0c0a 	mov.w	ip, #10
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fa6:	3b30      	subs	r3, #48	; 0x30
 8006fa8:	2b09      	cmp	r3, #9
 8006faa:	d94d      	bls.n	8007048 <_svfiprintf_r+0x17c>
 8006fac:	b1b0      	cbz	r0, 8006fdc <_svfiprintf_r+0x110>
 8006fae:	9207      	str	r2, [sp, #28]
 8006fb0:	e014      	b.n	8006fdc <_svfiprintf_r+0x110>
 8006fb2:	eba0 0308 	sub.w	r3, r0, r8
 8006fb6:	fa09 f303 	lsl.w	r3, r9, r3
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	9304      	str	r3, [sp, #16]
 8006fbe:	46a2      	mov	sl, r4
 8006fc0:	e7d2      	b.n	8006f68 <_svfiprintf_r+0x9c>
 8006fc2:	9b03      	ldr	r3, [sp, #12]
 8006fc4:	1d19      	adds	r1, r3, #4
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	9103      	str	r1, [sp, #12]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	bfbb      	ittet	lt
 8006fce:	425b      	neglt	r3, r3
 8006fd0:	f042 0202 	orrlt.w	r2, r2, #2
 8006fd4:	9307      	strge	r3, [sp, #28]
 8006fd6:	9307      	strlt	r3, [sp, #28]
 8006fd8:	bfb8      	it	lt
 8006fda:	9204      	strlt	r2, [sp, #16]
 8006fdc:	7823      	ldrb	r3, [r4, #0]
 8006fde:	2b2e      	cmp	r3, #46	; 0x2e
 8006fe0:	d10c      	bne.n	8006ffc <_svfiprintf_r+0x130>
 8006fe2:	7863      	ldrb	r3, [r4, #1]
 8006fe4:	2b2a      	cmp	r3, #42	; 0x2a
 8006fe6:	d134      	bne.n	8007052 <_svfiprintf_r+0x186>
 8006fe8:	9b03      	ldr	r3, [sp, #12]
 8006fea:	1d1a      	adds	r2, r3, #4
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	9203      	str	r2, [sp, #12]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	bfb8      	it	lt
 8006ff4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ff8:	3402      	adds	r4, #2
 8006ffa:	9305      	str	r3, [sp, #20]
 8006ffc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80070c4 <_svfiprintf_r+0x1f8>
 8007000:	7821      	ldrb	r1, [r4, #0]
 8007002:	2203      	movs	r2, #3
 8007004:	4650      	mov	r0, sl
 8007006:	f7f9 f91b 	bl	8000240 <memchr>
 800700a:	b138      	cbz	r0, 800701c <_svfiprintf_r+0x150>
 800700c:	9b04      	ldr	r3, [sp, #16]
 800700e:	eba0 000a 	sub.w	r0, r0, sl
 8007012:	2240      	movs	r2, #64	; 0x40
 8007014:	4082      	lsls	r2, r0
 8007016:	4313      	orrs	r3, r2
 8007018:	3401      	adds	r4, #1
 800701a:	9304      	str	r3, [sp, #16]
 800701c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007020:	4825      	ldr	r0, [pc, #148]	; (80070b8 <_svfiprintf_r+0x1ec>)
 8007022:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007026:	2206      	movs	r2, #6
 8007028:	f7f9 f90a 	bl	8000240 <memchr>
 800702c:	2800      	cmp	r0, #0
 800702e:	d038      	beq.n	80070a2 <_svfiprintf_r+0x1d6>
 8007030:	4b22      	ldr	r3, [pc, #136]	; (80070bc <_svfiprintf_r+0x1f0>)
 8007032:	bb1b      	cbnz	r3, 800707c <_svfiprintf_r+0x1b0>
 8007034:	9b03      	ldr	r3, [sp, #12]
 8007036:	3307      	adds	r3, #7
 8007038:	f023 0307 	bic.w	r3, r3, #7
 800703c:	3308      	adds	r3, #8
 800703e:	9303      	str	r3, [sp, #12]
 8007040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007042:	4433      	add	r3, r6
 8007044:	9309      	str	r3, [sp, #36]	; 0x24
 8007046:	e768      	b.n	8006f1a <_svfiprintf_r+0x4e>
 8007048:	fb0c 3202 	mla	r2, ip, r2, r3
 800704c:	460c      	mov	r4, r1
 800704e:	2001      	movs	r0, #1
 8007050:	e7a6      	b.n	8006fa0 <_svfiprintf_r+0xd4>
 8007052:	2300      	movs	r3, #0
 8007054:	3401      	adds	r4, #1
 8007056:	9305      	str	r3, [sp, #20]
 8007058:	4619      	mov	r1, r3
 800705a:	f04f 0c0a 	mov.w	ip, #10
 800705e:	4620      	mov	r0, r4
 8007060:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007064:	3a30      	subs	r2, #48	; 0x30
 8007066:	2a09      	cmp	r2, #9
 8007068:	d903      	bls.n	8007072 <_svfiprintf_r+0x1a6>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d0c6      	beq.n	8006ffc <_svfiprintf_r+0x130>
 800706e:	9105      	str	r1, [sp, #20]
 8007070:	e7c4      	b.n	8006ffc <_svfiprintf_r+0x130>
 8007072:	fb0c 2101 	mla	r1, ip, r1, r2
 8007076:	4604      	mov	r4, r0
 8007078:	2301      	movs	r3, #1
 800707a:	e7f0      	b.n	800705e <_svfiprintf_r+0x192>
 800707c:	ab03      	add	r3, sp, #12
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	462a      	mov	r2, r5
 8007082:	4b0f      	ldr	r3, [pc, #60]	; (80070c0 <_svfiprintf_r+0x1f4>)
 8007084:	a904      	add	r1, sp, #16
 8007086:	4638      	mov	r0, r7
 8007088:	f7fd ff06 	bl	8004e98 <_printf_float>
 800708c:	1c42      	adds	r2, r0, #1
 800708e:	4606      	mov	r6, r0
 8007090:	d1d6      	bne.n	8007040 <_svfiprintf_r+0x174>
 8007092:	89ab      	ldrh	r3, [r5, #12]
 8007094:	065b      	lsls	r3, r3, #25
 8007096:	f53f af2d 	bmi.w	8006ef4 <_svfiprintf_r+0x28>
 800709a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800709c:	b01d      	add	sp, #116	; 0x74
 800709e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a2:	ab03      	add	r3, sp, #12
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	462a      	mov	r2, r5
 80070a8:	4b05      	ldr	r3, [pc, #20]	; (80070c0 <_svfiprintf_r+0x1f4>)
 80070aa:	a904      	add	r1, sp, #16
 80070ac:	4638      	mov	r0, r7
 80070ae:	f7fe f97b 	bl	80053a8 <_printf_i>
 80070b2:	e7eb      	b.n	800708c <_svfiprintf_r+0x1c0>
 80070b4:	08007b7c 	.word	0x08007b7c
 80070b8:	08007b86 	.word	0x08007b86
 80070bc:	08004e99 	.word	0x08004e99
 80070c0:	08006e19 	.word	0x08006e19
 80070c4:	08007b82 	.word	0x08007b82

080070c8 <__sflush_r>:
 80070c8:	898a      	ldrh	r2, [r1, #12]
 80070ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ce:	4605      	mov	r5, r0
 80070d0:	0710      	lsls	r0, r2, #28
 80070d2:	460c      	mov	r4, r1
 80070d4:	d458      	bmi.n	8007188 <__sflush_r+0xc0>
 80070d6:	684b      	ldr	r3, [r1, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	dc05      	bgt.n	80070e8 <__sflush_r+0x20>
 80070dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80070de:	2b00      	cmp	r3, #0
 80070e0:	dc02      	bgt.n	80070e8 <__sflush_r+0x20>
 80070e2:	2000      	movs	r0, #0
 80070e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80070ea:	2e00      	cmp	r6, #0
 80070ec:	d0f9      	beq.n	80070e2 <__sflush_r+0x1a>
 80070ee:	2300      	movs	r3, #0
 80070f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80070f4:	682f      	ldr	r7, [r5, #0]
 80070f6:	6a21      	ldr	r1, [r4, #32]
 80070f8:	602b      	str	r3, [r5, #0]
 80070fa:	d032      	beq.n	8007162 <__sflush_r+0x9a>
 80070fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80070fe:	89a3      	ldrh	r3, [r4, #12]
 8007100:	075a      	lsls	r2, r3, #29
 8007102:	d505      	bpl.n	8007110 <__sflush_r+0x48>
 8007104:	6863      	ldr	r3, [r4, #4]
 8007106:	1ac0      	subs	r0, r0, r3
 8007108:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800710a:	b10b      	cbz	r3, 8007110 <__sflush_r+0x48>
 800710c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800710e:	1ac0      	subs	r0, r0, r3
 8007110:	2300      	movs	r3, #0
 8007112:	4602      	mov	r2, r0
 8007114:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007116:	6a21      	ldr	r1, [r4, #32]
 8007118:	4628      	mov	r0, r5
 800711a:	47b0      	blx	r6
 800711c:	1c43      	adds	r3, r0, #1
 800711e:	89a3      	ldrh	r3, [r4, #12]
 8007120:	d106      	bne.n	8007130 <__sflush_r+0x68>
 8007122:	6829      	ldr	r1, [r5, #0]
 8007124:	291d      	cmp	r1, #29
 8007126:	d82b      	bhi.n	8007180 <__sflush_r+0xb8>
 8007128:	4a29      	ldr	r2, [pc, #164]	; (80071d0 <__sflush_r+0x108>)
 800712a:	410a      	asrs	r2, r1
 800712c:	07d6      	lsls	r6, r2, #31
 800712e:	d427      	bmi.n	8007180 <__sflush_r+0xb8>
 8007130:	2200      	movs	r2, #0
 8007132:	6062      	str	r2, [r4, #4]
 8007134:	04d9      	lsls	r1, r3, #19
 8007136:	6922      	ldr	r2, [r4, #16]
 8007138:	6022      	str	r2, [r4, #0]
 800713a:	d504      	bpl.n	8007146 <__sflush_r+0x7e>
 800713c:	1c42      	adds	r2, r0, #1
 800713e:	d101      	bne.n	8007144 <__sflush_r+0x7c>
 8007140:	682b      	ldr	r3, [r5, #0]
 8007142:	b903      	cbnz	r3, 8007146 <__sflush_r+0x7e>
 8007144:	6560      	str	r0, [r4, #84]	; 0x54
 8007146:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007148:	602f      	str	r7, [r5, #0]
 800714a:	2900      	cmp	r1, #0
 800714c:	d0c9      	beq.n	80070e2 <__sflush_r+0x1a>
 800714e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007152:	4299      	cmp	r1, r3
 8007154:	d002      	beq.n	800715c <__sflush_r+0x94>
 8007156:	4628      	mov	r0, r5
 8007158:	f7ff f9e2 	bl	8006520 <_free_r>
 800715c:	2000      	movs	r0, #0
 800715e:	6360      	str	r0, [r4, #52]	; 0x34
 8007160:	e7c0      	b.n	80070e4 <__sflush_r+0x1c>
 8007162:	2301      	movs	r3, #1
 8007164:	4628      	mov	r0, r5
 8007166:	47b0      	blx	r6
 8007168:	1c41      	adds	r1, r0, #1
 800716a:	d1c8      	bne.n	80070fe <__sflush_r+0x36>
 800716c:	682b      	ldr	r3, [r5, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d0c5      	beq.n	80070fe <__sflush_r+0x36>
 8007172:	2b1d      	cmp	r3, #29
 8007174:	d001      	beq.n	800717a <__sflush_r+0xb2>
 8007176:	2b16      	cmp	r3, #22
 8007178:	d101      	bne.n	800717e <__sflush_r+0xb6>
 800717a:	602f      	str	r7, [r5, #0]
 800717c:	e7b1      	b.n	80070e2 <__sflush_r+0x1a>
 800717e:	89a3      	ldrh	r3, [r4, #12]
 8007180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007184:	81a3      	strh	r3, [r4, #12]
 8007186:	e7ad      	b.n	80070e4 <__sflush_r+0x1c>
 8007188:	690f      	ldr	r7, [r1, #16]
 800718a:	2f00      	cmp	r7, #0
 800718c:	d0a9      	beq.n	80070e2 <__sflush_r+0x1a>
 800718e:	0793      	lsls	r3, r2, #30
 8007190:	680e      	ldr	r6, [r1, #0]
 8007192:	bf08      	it	eq
 8007194:	694b      	ldreq	r3, [r1, #20]
 8007196:	600f      	str	r7, [r1, #0]
 8007198:	bf18      	it	ne
 800719a:	2300      	movne	r3, #0
 800719c:	eba6 0807 	sub.w	r8, r6, r7
 80071a0:	608b      	str	r3, [r1, #8]
 80071a2:	f1b8 0f00 	cmp.w	r8, #0
 80071a6:	dd9c      	ble.n	80070e2 <__sflush_r+0x1a>
 80071a8:	6a21      	ldr	r1, [r4, #32]
 80071aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80071ac:	4643      	mov	r3, r8
 80071ae:	463a      	mov	r2, r7
 80071b0:	4628      	mov	r0, r5
 80071b2:	47b0      	blx	r6
 80071b4:	2800      	cmp	r0, #0
 80071b6:	dc06      	bgt.n	80071c6 <__sflush_r+0xfe>
 80071b8:	89a3      	ldrh	r3, [r4, #12]
 80071ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071be:	81a3      	strh	r3, [r4, #12]
 80071c0:	f04f 30ff 	mov.w	r0, #4294967295
 80071c4:	e78e      	b.n	80070e4 <__sflush_r+0x1c>
 80071c6:	4407      	add	r7, r0
 80071c8:	eba8 0800 	sub.w	r8, r8, r0
 80071cc:	e7e9      	b.n	80071a2 <__sflush_r+0xda>
 80071ce:	bf00      	nop
 80071d0:	dfbffffe 	.word	0xdfbffffe

080071d4 <_fflush_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	690b      	ldr	r3, [r1, #16]
 80071d8:	4605      	mov	r5, r0
 80071da:	460c      	mov	r4, r1
 80071dc:	b913      	cbnz	r3, 80071e4 <_fflush_r+0x10>
 80071de:	2500      	movs	r5, #0
 80071e0:	4628      	mov	r0, r5
 80071e2:	bd38      	pop	{r3, r4, r5, pc}
 80071e4:	b118      	cbz	r0, 80071ee <_fflush_r+0x1a>
 80071e6:	6a03      	ldr	r3, [r0, #32]
 80071e8:	b90b      	cbnz	r3, 80071ee <_fflush_r+0x1a>
 80071ea:	f7fe fa8b 	bl	8005704 <__sinit>
 80071ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d0f3      	beq.n	80071de <_fflush_r+0xa>
 80071f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80071f8:	07d0      	lsls	r0, r2, #31
 80071fa:	d404      	bmi.n	8007206 <_fflush_r+0x32>
 80071fc:	0599      	lsls	r1, r3, #22
 80071fe:	d402      	bmi.n	8007206 <_fflush_r+0x32>
 8007200:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007202:	f7fe fb96 	bl	8005932 <__retarget_lock_acquire_recursive>
 8007206:	4628      	mov	r0, r5
 8007208:	4621      	mov	r1, r4
 800720a:	f7ff ff5d 	bl	80070c8 <__sflush_r>
 800720e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007210:	07da      	lsls	r2, r3, #31
 8007212:	4605      	mov	r5, r0
 8007214:	d4e4      	bmi.n	80071e0 <_fflush_r+0xc>
 8007216:	89a3      	ldrh	r3, [r4, #12]
 8007218:	059b      	lsls	r3, r3, #22
 800721a:	d4e1      	bmi.n	80071e0 <_fflush_r+0xc>
 800721c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800721e:	f7fe fb89 	bl	8005934 <__retarget_lock_release_recursive>
 8007222:	e7dd      	b.n	80071e0 <_fflush_r+0xc>

08007224 <memmove>:
 8007224:	4288      	cmp	r0, r1
 8007226:	b510      	push	{r4, lr}
 8007228:	eb01 0402 	add.w	r4, r1, r2
 800722c:	d902      	bls.n	8007234 <memmove+0x10>
 800722e:	4284      	cmp	r4, r0
 8007230:	4623      	mov	r3, r4
 8007232:	d807      	bhi.n	8007244 <memmove+0x20>
 8007234:	1e43      	subs	r3, r0, #1
 8007236:	42a1      	cmp	r1, r4
 8007238:	d008      	beq.n	800724c <memmove+0x28>
 800723a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800723e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007242:	e7f8      	b.n	8007236 <memmove+0x12>
 8007244:	4402      	add	r2, r0
 8007246:	4601      	mov	r1, r0
 8007248:	428a      	cmp	r2, r1
 800724a:	d100      	bne.n	800724e <memmove+0x2a>
 800724c:	bd10      	pop	{r4, pc}
 800724e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007256:	e7f7      	b.n	8007248 <memmove+0x24>

08007258 <_sbrk_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	4d06      	ldr	r5, [pc, #24]	; (8007274 <_sbrk_r+0x1c>)
 800725c:	2300      	movs	r3, #0
 800725e:	4604      	mov	r4, r0
 8007260:	4608      	mov	r0, r1
 8007262:	602b      	str	r3, [r5, #0]
 8007264:	f7f9 ffa2 	bl	80011ac <_sbrk>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_sbrk_r+0x1a>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_sbrk_r+0x1a>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20000b58 	.word	0x20000b58

08007278 <memcpy>:
 8007278:	440a      	add	r2, r1
 800727a:	4291      	cmp	r1, r2
 800727c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007280:	d100      	bne.n	8007284 <memcpy+0xc>
 8007282:	4770      	bx	lr
 8007284:	b510      	push	{r4, lr}
 8007286:	f811 4b01 	ldrb.w	r4, [r1], #1
 800728a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800728e:	4291      	cmp	r1, r2
 8007290:	d1f9      	bne.n	8007286 <memcpy+0xe>
 8007292:	bd10      	pop	{r4, pc}

08007294 <__assert_func>:
 8007294:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007296:	4614      	mov	r4, r2
 8007298:	461a      	mov	r2, r3
 800729a:	4b09      	ldr	r3, [pc, #36]	; (80072c0 <__assert_func+0x2c>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4605      	mov	r5, r0
 80072a0:	68d8      	ldr	r0, [r3, #12]
 80072a2:	b14c      	cbz	r4, 80072b8 <__assert_func+0x24>
 80072a4:	4b07      	ldr	r3, [pc, #28]	; (80072c4 <__assert_func+0x30>)
 80072a6:	9100      	str	r1, [sp, #0]
 80072a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80072ac:	4906      	ldr	r1, [pc, #24]	; (80072c8 <__assert_func+0x34>)
 80072ae:	462b      	mov	r3, r5
 80072b0:	f000 f872 	bl	8007398 <fiprintf>
 80072b4:	f000 f882 	bl	80073bc <abort>
 80072b8:	4b04      	ldr	r3, [pc, #16]	; (80072cc <__assert_func+0x38>)
 80072ba:	461c      	mov	r4, r3
 80072bc:	e7f3      	b.n	80072a6 <__assert_func+0x12>
 80072be:	bf00      	nop
 80072c0:	20000064 	.word	0x20000064
 80072c4:	08007b97 	.word	0x08007b97
 80072c8:	08007ba4 	.word	0x08007ba4
 80072cc:	08007bd2 	.word	0x08007bd2

080072d0 <_calloc_r>:
 80072d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072d2:	fba1 2402 	umull	r2, r4, r1, r2
 80072d6:	b94c      	cbnz	r4, 80072ec <_calloc_r+0x1c>
 80072d8:	4611      	mov	r1, r2
 80072da:	9201      	str	r2, [sp, #4]
 80072dc:	f7ff f994 	bl	8006608 <_malloc_r>
 80072e0:	9a01      	ldr	r2, [sp, #4]
 80072e2:	4605      	mov	r5, r0
 80072e4:	b930      	cbnz	r0, 80072f4 <_calloc_r+0x24>
 80072e6:	4628      	mov	r0, r5
 80072e8:	b003      	add	sp, #12
 80072ea:	bd30      	pop	{r4, r5, pc}
 80072ec:	220c      	movs	r2, #12
 80072ee:	6002      	str	r2, [r0, #0]
 80072f0:	2500      	movs	r5, #0
 80072f2:	e7f8      	b.n	80072e6 <_calloc_r+0x16>
 80072f4:	4621      	mov	r1, r4
 80072f6:	f7fe fa9e 	bl	8005836 <memset>
 80072fa:	e7f4      	b.n	80072e6 <_calloc_r+0x16>

080072fc <__ascii_mbtowc>:
 80072fc:	b082      	sub	sp, #8
 80072fe:	b901      	cbnz	r1, 8007302 <__ascii_mbtowc+0x6>
 8007300:	a901      	add	r1, sp, #4
 8007302:	b142      	cbz	r2, 8007316 <__ascii_mbtowc+0x1a>
 8007304:	b14b      	cbz	r3, 800731a <__ascii_mbtowc+0x1e>
 8007306:	7813      	ldrb	r3, [r2, #0]
 8007308:	600b      	str	r3, [r1, #0]
 800730a:	7812      	ldrb	r2, [r2, #0]
 800730c:	1e10      	subs	r0, r2, #0
 800730e:	bf18      	it	ne
 8007310:	2001      	movne	r0, #1
 8007312:	b002      	add	sp, #8
 8007314:	4770      	bx	lr
 8007316:	4610      	mov	r0, r2
 8007318:	e7fb      	b.n	8007312 <__ascii_mbtowc+0x16>
 800731a:	f06f 0001 	mvn.w	r0, #1
 800731e:	e7f8      	b.n	8007312 <__ascii_mbtowc+0x16>

08007320 <_realloc_r>:
 8007320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007324:	4680      	mov	r8, r0
 8007326:	4614      	mov	r4, r2
 8007328:	460e      	mov	r6, r1
 800732a:	b921      	cbnz	r1, 8007336 <_realloc_r+0x16>
 800732c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007330:	4611      	mov	r1, r2
 8007332:	f7ff b969 	b.w	8006608 <_malloc_r>
 8007336:	b92a      	cbnz	r2, 8007344 <_realloc_r+0x24>
 8007338:	f7ff f8f2 	bl	8006520 <_free_r>
 800733c:	4625      	mov	r5, r4
 800733e:	4628      	mov	r0, r5
 8007340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007344:	f000 f841 	bl	80073ca <_malloc_usable_size_r>
 8007348:	4284      	cmp	r4, r0
 800734a:	4607      	mov	r7, r0
 800734c:	d802      	bhi.n	8007354 <_realloc_r+0x34>
 800734e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007352:	d812      	bhi.n	800737a <_realloc_r+0x5a>
 8007354:	4621      	mov	r1, r4
 8007356:	4640      	mov	r0, r8
 8007358:	f7ff f956 	bl	8006608 <_malloc_r>
 800735c:	4605      	mov	r5, r0
 800735e:	2800      	cmp	r0, #0
 8007360:	d0ed      	beq.n	800733e <_realloc_r+0x1e>
 8007362:	42bc      	cmp	r4, r7
 8007364:	4622      	mov	r2, r4
 8007366:	4631      	mov	r1, r6
 8007368:	bf28      	it	cs
 800736a:	463a      	movcs	r2, r7
 800736c:	f7ff ff84 	bl	8007278 <memcpy>
 8007370:	4631      	mov	r1, r6
 8007372:	4640      	mov	r0, r8
 8007374:	f7ff f8d4 	bl	8006520 <_free_r>
 8007378:	e7e1      	b.n	800733e <_realloc_r+0x1e>
 800737a:	4635      	mov	r5, r6
 800737c:	e7df      	b.n	800733e <_realloc_r+0x1e>

0800737e <__ascii_wctomb>:
 800737e:	b149      	cbz	r1, 8007394 <__ascii_wctomb+0x16>
 8007380:	2aff      	cmp	r2, #255	; 0xff
 8007382:	bf85      	ittet	hi
 8007384:	238a      	movhi	r3, #138	; 0x8a
 8007386:	6003      	strhi	r3, [r0, #0]
 8007388:	700a      	strbls	r2, [r1, #0]
 800738a:	f04f 30ff 	movhi.w	r0, #4294967295
 800738e:	bf98      	it	ls
 8007390:	2001      	movls	r0, #1
 8007392:	4770      	bx	lr
 8007394:	4608      	mov	r0, r1
 8007396:	4770      	bx	lr

08007398 <fiprintf>:
 8007398:	b40e      	push	{r1, r2, r3}
 800739a:	b503      	push	{r0, r1, lr}
 800739c:	4601      	mov	r1, r0
 800739e:	ab03      	add	r3, sp, #12
 80073a0:	4805      	ldr	r0, [pc, #20]	; (80073b8 <fiprintf+0x20>)
 80073a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80073a6:	6800      	ldr	r0, [r0, #0]
 80073a8:	9301      	str	r3, [sp, #4]
 80073aa:	f000 f83f 	bl	800742c <_vfiprintf_r>
 80073ae:	b002      	add	sp, #8
 80073b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80073b4:	b003      	add	sp, #12
 80073b6:	4770      	bx	lr
 80073b8:	20000064 	.word	0x20000064

080073bc <abort>:
 80073bc:	b508      	push	{r3, lr}
 80073be:	2006      	movs	r0, #6
 80073c0:	f000 fa0c 	bl	80077dc <raise>
 80073c4:	2001      	movs	r0, #1
 80073c6:	f7f9 fe79 	bl	80010bc <_exit>

080073ca <_malloc_usable_size_r>:
 80073ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073ce:	1f18      	subs	r0, r3, #4
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	bfbc      	itt	lt
 80073d4:	580b      	ldrlt	r3, [r1, r0]
 80073d6:	18c0      	addlt	r0, r0, r3
 80073d8:	4770      	bx	lr

080073da <__sfputc_r>:
 80073da:	6893      	ldr	r3, [r2, #8]
 80073dc:	3b01      	subs	r3, #1
 80073de:	2b00      	cmp	r3, #0
 80073e0:	b410      	push	{r4}
 80073e2:	6093      	str	r3, [r2, #8]
 80073e4:	da08      	bge.n	80073f8 <__sfputc_r+0x1e>
 80073e6:	6994      	ldr	r4, [r2, #24]
 80073e8:	42a3      	cmp	r3, r4
 80073ea:	db01      	blt.n	80073f0 <__sfputc_r+0x16>
 80073ec:	290a      	cmp	r1, #10
 80073ee:	d103      	bne.n	80073f8 <__sfputc_r+0x1e>
 80073f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073f4:	f000 b934 	b.w	8007660 <__swbuf_r>
 80073f8:	6813      	ldr	r3, [r2, #0]
 80073fa:	1c58      	adds	r0, r3, #1
 80073fc:	6010      	str	r0, [r2, #0]
 80073fe:	7019      	strb	r1, [r3, #0]
 8007400:	4608      	mov	r0, r1
 8007402:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007406:	4770      	bx	lr

08007408 <__sfputs_r>:
 8007408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800740a:	4606      	mov	r6, r0
 800740c:	460f      	mov	r7, r1
 800740e:	4614      	mov	r4, r2
 8007410:	18d5      	adds	r5, r2, r3
 8007412:	42ac      	cmp	r4, r5
 8007414:	d101      	bne.n	800741a <__sfputs_r+0x12>
 8007416:	2000      	movs	r0, #0
 8007418:	e007      	b.n	800742a <__sfputs_r+0x22>
 800741a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800741e:	463a      	mov	r2, r7
 8007420:	4630      	mov	r0, r6
 8007422:	f7ff ffda 	bl	80073da <__sfputc_r>
 8007426:	1c43      	adds	r3, r0, #1
 8007428:	d1f3      	bne.n	8007412 <__sfputs_r+0xa>
 800742a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800742c <_vfiprintf_r>:
 800742c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007430:	460d      	mov	r5, r1
 8007432:	b09d      	sub	sp, #116	; 0x74
 8007434:	4614      	mov	r4, r2
 8007436:	4698      	mov	r8, r3
 8007438:	4606      	mov	r6, r0
 800743a:	b118      	cbz	r0, 8007444 <_vfiprintf_r+0x18>
 800743c:	6a03      	ldr	r3, [r0, #32]
 800743e:	b90b      	cbnz	r3, 8007444 <_vfiprintf_r+0x18>
 8007440:	f7fe f960 	bl	8005704 <__sinit>
 8007444:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007446:	07d9      	lsls	r1, r3, #31
 8007448:	d405      	bmi.n	8007456 <_vfiprintf_r+0x2a>
 800744a:	89ab      	ldrh	r3, [r5, #12]
 800744c:	059a      	lsls	r2, r3, #22
 800744e:	d402      	bmi.n	8007456 <_vfiprintf_r+0x2a>
 8007450:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007452:	f7fe fa6e 	bl	8005932 <__retarget_lock_acquire_recursive>
 8007456:	89ab      	ldrh	r3, [r5, #12]
 8007458:	071b      	lsls	r3, r3, #28
 800745a:	d501      	bpl.n	8007460 <_vfiprintf_r+0x34>
 800745c:	692b      	ldr	r3, [r5, #16]
 800745e:	b99b      	cbnz	r3, 8007488 <_vfiprintf_r+0x5c>
 8007460:	4629      	mov	r1, r5
 8007462:	4630      	mov	r0, r6
 8007464:	f000 f93a 	bl	80076dc <__swsetup_r>
 8007468:	b170      	cbz	r0, 8007488 <_vfiprintf_r+0x5c>
 800746a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800746c:	07dc      	lsls	r4, r3, #31
 800746e:	d504      	bpl.n	800747a <_vfiprintf_r+0x4e>
 8007470:	f04f 30ff 	mov.w	r0, #4294967295
 8007474:	b01d      	add	sp, #116	; 0x74
 8007476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800747a:	89ab      	ldrh	r3, [r5, #12]
 800747c:	0598      	lsls	r0, r3, #22
 800747e:	d4f7      	bmi.n	8007470 <_vfiprintf_r+0x44>
 8007480:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007482:	f7fe fa57 	bl	8005934 <__retarget_lock_release_recursive>
 8007486:	e7f3      	b.n	8007470 <_vfiprintf_r+0x44>
 8007488:	2300      	movs	r3, #0
 800748a:	9309      	str	r3, [sp, #36]	; 0x24
 800748c:	2320      	movs	r3, #32
 800748e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007492:	f8cd 800c 	str.w	r8, [sp, #12]
 8007496:	2330      	movs	r3, #48	; 0x30
 8007498:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800764c <_vfiprintf_r+0x220>
 800749c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074a0:	f04f 0901 	mov.w	r9, #1
 80074a4:	4623      	mov	r3, r4
 80074a6:	469a      	mov	sl, r3
 80074a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074ac:	b10a      	cbz	r2, 80074b2 <_vfiprintf_r+0x86>
 80074ae:	2a25      	cmp	r2, #37	; 0x25
 80074b0:	d1f9      	bne.n	80074a6 <_vfiprintf_r+0x7a>
 80074b2:	ebba 0b04 	subs.w	fp, sl, r4
 80074b6:	d00b      	beq.n	80074d0 <_vfiprintf_r+0xa4>
 80074b8:	465b      	mov	r3, fp
 80074ba:	4622      	mov	r2, r4
 80074bc:	4629      	mov	r1, r5
 80074be:	4630      	mov	r0, r6
 80074c0:	f7ff ffa2 	bl	8007408 <__sfputs_r>
 80074c4:	3001      	adds	r0, #1
 80074c6:	f000 80a9 	beq.w	800761c <_vfiprintf_r+0x1f0>
 80074ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074cc:	445a      	add	r2, fp
 80074ce:	9209      	str	r2, [sp, #36]	; 0x24
 80074d0:	f89a 3000 	ldrb.w	r3, [sl]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f000 80a1 	beq.w	800761c <_vfiprintf_r+0x1f0>
 80074da:	2300      	movs	r3, #0
 80074dc:	f04f 32ff 	mov.w	r2, #4294967295
 80074e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074e4:	f10a 0a01 	add.w	sl, sl, #1
 80074e8:	9304      	str	r3, [sp, #16]
 80074ea:	9307      	str	r3, [sp, #28]
 80074ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074f0:	931a      	str	r3, [sp, #104]	; 0x68
 80074f2:	4654      	mov	r4, sl
 80074f4:	2205      	movs	r2, #5
 80074f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074fa:	4854      	ldr	r0, [pc, #336]	; (800764c <_vfiprintf_r+0x220>)
 80074fc:	f7f8 fea0 	bl	8000240 <memchr>
 8007500:	9a04      	ldr	r2, [sp, #16]
 8007502:	b9d8      	cbnz	r0, 800753c <_vfiprintf_r+0x110>
 8007504:	06d1      	lsls	r1, r2, #27
 8007506:	bf44      	itt	mi
 8007508:	2320      	movmi	r3, #32
 800750a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800750e:	0713      	lsls	r3, r2, #28
 8007510:	bf44      	itt	mi
 8007512:	232b      	movmi	r3, #43	; 0x2b
 8007514:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007518:	f89a 3000 	ldrb.w	r3, [sl]
 800751c:	2b2a      	cmp	r3, #42	; 0x2a
 800751e:	d015      	beq.n	800754c <_vfiprintf_r+0x120>
 8007520:	9a07      	ldr	r2, [sp, #28]
 8007522:	4654      	mov	r4, sl
 8007524:	2000      	movs	r0, #0
 8007526:	f04f 0c0a 	mov.w	ip, #10
 800752a:	4621      	mov	r1, r4
 800752c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007530:	3b30      	subs	r3, #48	; 0x30
 8007532:	2b09      	cmp	r3, #9
 8007534:	d94d      	bls.n	80075d2 <_vfiprintf_r+0x1a6>
 8007536:	b1b0      	cbz	r0, 8007566 <_vfiprintf_r+0x13a>
 8007538:	9207      	str	r2, [sp, #28]
 800753a:	e014      	b.n	8007566 <_vfiprintf_r+0x13a>
 800753c:	eba0 0308 	sub.w	r3, r0, r8
 8007540:	fa09 f303 	lsl.w	r3, r9, r3
 8007544:	4313      	orrs	r3, r2
 8007546:	9304      	str	r3, [sp, #16]
 8007548:	46a2      	mov	sl, r4
 800754a:	e7d2      	b.n	80074f2 <_vfiprintf_r+0xc6>
 800754c:	9b03      	ldr	r3, [sp, #12]
 800754e:	1d19      	adds	r1, r3, #4
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	9103      	str	r1, [sp, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	bfbb      	ittet	lt
 8007558:	425b      	neglt	r3, r3
 800755a:	f042 0202 	orrlt.w	r2, r2, #2
 800755e:	9307      	strge	r3, [sp, #28]
 8007560:	9307      	strlt	r3, [sp, #28]
 8007562:	bfb8      	it	lt
 8007564:	9204      	strlt	r2, [sp, #16]
 8007566:	7823      	ldrb	r3, [r4, #0]
 8007568:	2b2e      	cmp	r3, #46	; 0x2e
 800756a:	d10c      	bne.n	8007586 <_vfiprintf_r+0x15a>
 800756c:	7863      	ldrb	r3, [r4, #1]
 800756e:	2b2a      	cmp	r3, #42	; 0x2a
 8007570:	d134      	bne.n	80075dc <_vfiprintf_r+0x1b0>
 8007572:	9b03      	ldr	r3, [sp, #12]
 8007574:	1d1a      	adds	r2, r3, #4
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	9203      	str	r2, [sp, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	bfb8      	it	lt
 800757e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007582:	3402      	adds	r4, #2
 8007584:	9305      	str	r3, [sp, #20]
 8007586:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800765c <_vfiprintf_r+0x230>
 800758a:	7821      	ldrb	r1, [r4, #0]
 800758c:	2203      	movs	r2, #3
 800758e:	4650      	mov	r0, sl
 8007590:	f7f8 fe56 	bl	8000240 <memchr>
 8007594:	b138      	cbz	r0, 80075a6 <_vfiprintf_r+0x17a>
 8007596:	9b04      	ldr	r3, [sp, #16]
 8007598:	eba0 000a 	sub.w	r0, r0, sl
 800759c:	2240      	movs	r2, #64	; 0x40
 800759e:	4082      	lsls	r2, r0
 80075a0:	4313      	orrs	r3, r2
 80075a2:	3401      	adds	r4, #1
 80075a4:	9304      	str	r3, [sp, #16]
 80075a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075aa:	4829      	ldr	r0, [pc, #164]	; (8007650 <_vfiprintf_r+0x224>)
 80075ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075b0:	2206      	movs	r2, #6
 80075b2:	f7f8 fe45 	bl	8000240 <memchr>
 80075b6:	2800      	cmp	r0, #0
 80075b8:	d03f      	beq.n	800763a <_vfiprintf_r+0x20e>
 80075ba:	4b26      	ldr	r3, [pc, #152]	; (8007654 <_vfiprintf_r+0x228>)
 80075bc:	bb1b      	cbnz	r3, 8007606 <_vfiprintf_r+0x1da>
 80075be:	9b03      	ldr	r3, [sp, #12]
 80075c0:	3307      	adds	r3, #7
 80075c2:	f023 0307 	bic.w	r3, r3, #7
 80075c6:	3308      	adds	r3, #8
 80075c8:	9303      	str	r3, [sp, #12]
 80075ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075cc:	443b      	add	r3, r7
 80075ce:	9309      	str	r3, [sp, #36]	; 0x24
 80075d0:	e768      	b.n	80074a4 <_vfiprintf_r+0x78>
 80075d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80075d6:	460c      	mov	r4, r1
 80075d8:	2001      	movs	r0, #1
 80075da:	e7a6      	b.n	800752a <_vfiprintf_r+0xfe>
 80075dc:	2300      	movs	r3, #0
 80075de:	3401      	adds	r4, #1
 80075e0:	9305      	str	r3, [sp, #20]
 80075e2:	4619      	mov	r1, r3
 80075e4:	f04f 0c0a 	mov.w	ip, #10
 80075e8:	4620      	mov	r0, r4
 80075ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075ee:	3a30      	subs	r2, #48	; 0x30
 80075f0:	2a09      	cmp	r2, #9
 80075f2:	d903      	bls.n	80075fc <_vfiprintf_r+0x1d0>
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0c6      	beq.n	8007586 <_vfiprintf_r+0x15a>
 80075f8:	9105      	str	r1, [sp, #20]
 80075fa:	e7c4      	b.n	8007586 <_vfiprintf_r+0x15a>
 80075fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007600:	4604      	mov	r4, r0
 8007602:	2301      	movs	r3, #1
 8007604:	e7f0      	b.n	80075e8 <_vfiprintf_r+0x1bc>
 8007606:	ab03      	add	r3, sp, #12
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	462a      	mov	r2, r5
 800760c:	4b12      	ldr	r3, [pc, #72]	; (8007658 <_vfiprintf_r+0x22c>)
 800760e:	a904      	add	r1, sp, #16
 8007610:	4630      	mov	r0, r6
 8007612:	f7fd fc41 	bl	8004e98 <_printf_float>
 8007616:	4607      	mov	r7, r0
 8007618:	1c78      	adds	r0, r7, #1
 800761a:	d1d6      	bne.n	80075ca <_vfiprintf_r+0x19e>
 800761c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800761e:	07d9      	lsls	r1, r3, #31
 8007620:	d405      	bmi.n	800762e <_vfiprintf_r+0x202>
 8007622:	89ab      	ldrh	r3, [r5, #12]
 8007624:	059a      	lsls	r2, r3, #22
 8007626:	d402      	bmi.n	800762e <_vfiprintf_r+0x202>
 8007628:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800762a:	f7fe f983 	bl	8005934 <__retarget_lock_release_recursive>
 800762e:	89ab      	ldrh	r3, [r5, #12]
 8007630:	065b      	lsls	r3, r3, #25
 8007632:	f53f af1d 	bmi.w	8007470 <_vfiprintf_r+0x44>
 8007636:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007638:	e71c      	b.n	8007474 <_vfiprintf_r+0x48>
 800763a:	ab03      	add	r3, sp, #12
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	462a      	mov	r2, r5
 8007640:	4b05      	ldr	r3, [pc, #20]	; (8007658 <_vfiprintf_r+0x22c>)
 8007642:	a904      	add	r1, sp, #16
 8007644:	4630      	mov	r0, r6
 8007646:	f7fd feaf 	bl	80053a8 <_printf_i>
 800764a:	e7e4      	b.n	8007616 <_vfiprintf_r+0x1ea>
 800764c:	08007b7c 	.word	0x08007b7c
 8007650:	08007b86 	.word	0x08007b86
 8007654:	08004e99 	.word	0x08004e99
 8007658:	08007409 	.word	0x08007409
 800765c:	08007b82 	.word	0x08007b82

08007660 <__swbuf_r>:
 8007660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007662:	460e      	mov	r6, r1
 8007664:	4614      	mov	r4, r2
 8007666:	4605      	mov	r5, r0
 8007668:	b118      	cbz	r0, 8007672 <__swbuf_r+0x12>
 800766a:	6a03      	ldr	r3, [r0, #32]
 800766c:	b90b      	cbnz	r3, 8007672 <__swbuf_r+0x12>
 800766e:	f7fe f849 	bl	8005704 <__sinit>
 8007672:	69a3      	ldr	r3, [r4, #24]
 8007674:	60a3      	str	r3, [r4, #8]
 8007676:	89a3      	ldrh	r3, [r4, #12]
 8007678:	071a      	lsls	r2, r3, #28
 800767a:	d525      	bpl.n	80076c8 <__swbuf_r+0x68>
 800767c:	6923      	ldr	r3, [r4, #16]
 800767e:	b31b      	cbz	r3, 80076c8 <__swbuf_r+0x68>
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	6922      	ldr	r2, [r4, #16]
 8007684:	1a98      	subs	r0, r3, r2
 8007686:	6963      	ldr	r3, [r4, #20]
 8007688:	b2f6      	uxtb	r6, r6
 800768a:	4283      	cmp	r3, r0
 800768c:	4637      	mov	r7, r6
 800768e:	dc04      	bgt.n	800769a <__swbuf_r+0x3a>
 8007690:	4621      	mov	r1, r4
 8007692:	4628      	mov	r0, r5
 8007694:	f7ff fd9e 	bl	80071d4 <_fflush_r>
 8007698:	b9e0      	cbnz	r0, 80076d4 <__swbuf_r+0x74>
 800769a:	68a3      	ldr	r3, [r4, #8]
 800769c:	3b01      	subs	r3, #1
 800769e:	60a3      	str	r3, [r4, #8]
 80076a0:	6823      	ldr	r3, [r4, #0]
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	6022      	str	r2, [r4, #0]
 80076a6:	701e      	strb	r6, [r3, #0]
 80076a8:	6962      	ldr	r2, [r4, #20]
 80076aa:	1c43      	adds	r3, r0, #1
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d004      	beq.n	80076ba <__swbuf_r+0x5a>
 80076b0:	89a3      	ldrh	r3, [r4, #12]
 80076b2:	07db      	lsls	r3, r3, #31
 80076b4:	d506      	bpl.n	80076c4 <__swbuf_r+0x64>
 80076b6:	2e0a      	cmp	r6, #10
 80076b8:	d104      	bne.n	80076c4 <__swbuf_r+0x64>
 80076ba:	4621      	mov	r1, r4
 80076bc:	4628      	mov	r0, r5
 80076be:	f7ff fd89 	bl	80071d4 <_fflush_r>
 80076c2:	b938      	cbnz	r0, 80076d4 <__swbuf_r+0x74>
 80076c4:	4638      	mov	r0, r7
 80076c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076c8:	4621      	mov	r1, r4
 80076ca:	4628      	mov	r0, r5
 80076cc:	f000 f806 	bl	80076dc <__swsetup_r>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d0d5      	beq.n	8007680 <__swbuf_r+0x20>
 80076d4:	f04f 37ff 	mov.w	r7, #4294967295
 80076d8:	e7f4      	b.n	80076c4 <__swbuf_r+0x64>
	...

080076dc <__swsetup_r>:
 80076dc:	b538      	push	{r3, r4, r5, lr}
 80076de:	4b2a      	ldr	r3, [pc, #168]	; (8007788 <__swsetup_r+0xac>)
 80076e0:	4605      	mov	r5, r0
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	460c      	mov	r4, r1
 80076e6:	b118      	cbz	r0, 80076f0 <__swsetup_r+0x14>
 80076e8:	6a03      	ldr	r3, [r0, #32]
 80076ea:	b90b      	cbnz	r3, 80076f0 <__swsetup_r+0x14>
 80076ec:	f7fe f80a 	bl	8005704 <__sinit>
 80076f0:	89a3      	ldrh	r3, [r4, #12]
 80076f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076f6:	0718      	lsls	r0, r3, #28
 80076f8:	d422      	bmi.n	8007740 <__swsetup_r+0x64>
 80076fa:	06d9      	lsls	r1, r3, #27
 80076fc:	d407      	bmi.n	800770e <__swsetup_r+0x32>
 80076fe:	2309      	movs	r3, #9
 8007700:	602b      	str	r3, [r5, #0]
 8007702:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007706:	81a3      	strh	r3, [r4, #12]
 8007708:	f04f 30ff 	mov.w	r0, #4294967295
 800770c:	e034      	b.n	8007778 <__swsetup_r+0x9c>
 800770e:	0758      	lsls	r0, r3, #29
 8007710:	d512      	bpl.n	8007738 <__swsetup_r+0x5c>
 8007712:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007714:	b141      	cbz	r1, 8007728 <__swsetup_r+0x4c>
 8007716:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800771a:	4299      	cmp	r1, r3
 800771c:	d002      	beq.n	8007724 <__swsetup_r+0x48>
 800771e:	4628      	mov	r0, r5
 8007720:	f7fe fefe 	bl	8006520 <_free_r>
 8007724:	2300      	movs	r3, #0
 8007726:	6363      	str	r3, [r4, #52]	; 0x34
 8007728:	89a3      	ldrh	r3, [r4, #12]
 800772a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800772e:	81a3      	strh	r3, [r4, #12]
 8007730:	2300      	movs	r3, #0
 8007732:	6063      	str	r3, [r4, #4]
 8007734:	6923      	ldr	r3, [r4, #16]
 8007736:	6023      	str	r3, [r4, #0]
 8007738:	89a3      	ldrh	r3, [r4, #12]
 800773a:	f043 0308 	orr.w	r3, r3, #8
 800773e:	81a3      	strh	r3, [r4, #12]
 8007740:	6923      	ldr	r3, [r4, #16]
 8007742:	b94b      	cbnz	r3, 8007758 <__swsetup_r+0x7c>
 8007744:	89a3      	ldrh	r3, [r4, #12]
 8007746:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800774a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800774e:	d003      	beq.n	8007758 <__swsetup_r+0x7c>
 8007750:	4621      	mov	r1, r4
 8007752:	4628      	mov	r0, r5
 8007754:	f000 f884 	bl	8007860 <__smakebuf_r>
 8007758:	89a0      	ldrh	r0, [r4, #12]
 800775a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800775e:	f010 0301 	ands.w	r3, r0, #1
 8007762:	d00a      	beq.n	800777a <__swsetup_r+0x9e>
 8007764:	2300      	movs	r3, #0
 8007766:	60a3      	str	r3, [r4, #8]
 8007768:	6963      	ldr	r3, [r4, #20]
 800776a:	425b      	negs	r3, r3
 800776c:	61a3      	str	r3, [r4, #24]
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	b943      	cbnz	r3, 8007784 <__swsetup_r+0xa8>
 8007772:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007776:	d1c4      	bne.n	8007702 <__swsetup_r+0x26>
 8007778:	bd38      	pop	{r3, r4, r5, pc}
 800777a:	0781      	lsls	r1, r0, #30
 800777c:	bf58      	it	pl
 800777e:	6963      	ldrpl	r3, [r4, #20]
 8007780:	60a3      	str	r3, [r4, #8]
 8007782:	e7f4      	b.n	800776e <__swsetup_r+0x92>
 8007784:	2000      	movs	r0, #0
 8007786:	e7f7      	b.n	8007778 <__swsetup_r+0x9c>
 8007788:	20000064 	.word	0x20000064

0800778c <_raise_r>:
 800778c:	291f      	cmp	r1, #31
 800778e:	b538      	push	{r3, r4, r5, lr}
 8007790:	4604      	mov	r4, r0
 8007792:	460d      	mov	r5, r1
 8007794:	d904      	bls.n	80077a0 <_raise_r+0x14>
 8007796:	2316      	movs	r3, #22
 8007798:	6003      	str	r3, [r0, #0]
 800779a:	f04f 30ff 	mov.w	r0, #4294967295
 800779e:	bd38      	pop	{r3, r4, r5, pc}
 80077a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80077a2:	b112      	cbz	r2, 80077aa <_raise_r+0x1e>
 80077a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077a8:	b94b      	cbnz	r3, 80077be <_raise_r+0x32>
 80077aa:	4620      	mov	r0, r4
 80077ac:	f000 f830 	bl	8007810 <_getpid_r>
 80077b0:	462a      	mov	r2, r5
 80077b2:	4601      	mov	r1, r0
 80077b4:	4620      	mov	r0, r4
 80077b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077ba:	f000 b817 	b.w	80077ec <_kill_r>
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d00a      	beq.n	80077d8 <_raise_r+0x4c>
 80077c2:	1c59      	adds	r1, r3, #1
 80077c4:	d103      	bne.n	80077ce <_raise_r+0x42>
 80077c6:	2316      	movs	r3, #22
 80077c8:	6003      	str	r3, [r0, #0]
 80077ca:	2001      	movs	r0, #1
 80077cc:	e7e7      	b.n	800779e <_raise_r+0x12>
 80077ce:	2400      	movs	r4, #0
 80077d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80077d4:	4628      	mov	r0, r5
 80077d6:	4798      	blx	r3
 80077d8:	2000      	movs	r0, #0
 80077da:	e7e0      	b.n	800779e <_raise_r+0x12>

080077dc <raise>:
 80077dc:	4b02      	ldr	r3, [pc, #8]	; (80077e8 <raise+0xc>)
 80077de:	4601      	mov	r1, r0
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	f7ff bfd3 	b.w	800778c <_raise_r>
 80077e6:	bf00      	nop
 80077e8:	20000064 	.word	0x20000064

080077ec <_kill_r>:
 80077ec:	b538      	push	{r3, r4, r5, lr}
 80077ee:	4d07      	ldr	r5, [pc, #28]	; (800780c <_kill_r+0x20>)
 80077f0:	2300      	movs	r3, #0
 80077f2:	4604      	mov	r4, r0
 80077f4:	4608      	mov	r0, r1
 80077f6:	4611      	mov	r1, r2
 80077f8:	602b      	str	r3, [r5, #0]
 80077fa:	f7f9 fc4f 	bl	800109c <_kill>
 80077fe:	1c43      	adds	r3, r0, #1
 8007800:	d102      	bne.n	8007808 <_kill_r+0x1c>
 8007802:	682b      	ldr	r3, [r5, #0]
 8007804:	b103      	cbz	r3, 8007808 <_kill_r+0x1c>
 8007806:	6023      	str	r3, [r4, #0]
 8007808:	bd38      	pop	{r3, r4, r5, pc}
 800780a:	bf00      	nop
 800780c:	20000b58 	.word	0x20000b58

08007810 <_getpid_r>:
 8007810:	f7f9 bc3c 	b.w	800108c <_getpid>

08007814 <__swhatbuf_r>:
 8007814:	b570      	push	{r4, r5, r6, lr}
 8007816:	460c      	mov	r4, r1
 8007818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800781c:	2900      	cmp	r1, #0
 800781e:	b096      	sub	sp, #88	; 0x58
 8007820:	4615      	mov	r5, r2
 8007822:	461e      	mov	r6, r3
 8007824:	da0d      	bge.n	8007842 <__swhatbuf_r+0x2e>
 8007826:	89a3      	ldrh	r3, [r4, #12]
 8007828:	f013 0f80 	tst.w	r3, #128	; 0x80
 800782c:	f04f 0100 	mov.w	r1, #0
 8007830:	bf0c      	ite	eq
 8007832:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007836:	2340      	movne	r3, #64	; 0x40
 8007838:	2000      	movs	r0, #0
 800783a:	6031      	str	r1, [r6, #0]
 800783c:	602b      	str	r3, [r5, #0]
 800783e:	b016      	add	sp, #88	; 0x58
 8007840:	bd70      	pop	{r4, r5, r6, pc}
 8007842:	466a      	mov	r2, sp
 8007844:	f000 f848 	bl	80078d8 <_fstat_r>
 8007848:	2800      	cmp	r0, #0
 800784a:	dbec      	blt.n	8007826 <__swhatbuf_r+0x12>
 800784c:	9901      	ldr	r1, [sp, #4]
 800784e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007852:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007856:	4259      	negs	r1, r3
 8007858:	4159      	adcs	r1, r3
 800785a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800785e:	e7eb      	b.n	8007838 <__swhatbuf_r+0x24>

08007860 <__smakebuf_r>:
 8007860:	898b      	ldrh	r3, [r1, #12]
 8007862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007864:	079d      	lsls	r5, r3, #30
 8007866:	4606      	mov	r6, r0
 8007868:	460c      	mov	r4, r1
 800786a:	d507      	bpl.n	800787c <__smakebuf_r+0x1c>
 800786c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	6123      	str	r3, [r4, #16]
 8007874:	2301      	movs	r3, #1
 8007876:	6163      	str	r3, [r4, #20]
 8007878:	b002      	add	sp, #8
 800787a:	bd70      	pop	{r4, r5, r6, pc}
 800787c:	ab01      	add	r3, sp, #4
 800787e:	466a      	mov	r2, sp
 8007880:	f7ff ffc8 	bl	8007814 <__swhatbuf_r>
 8007884:	9900      	ldr	r1, [sp, #0]
 8007886:	4605      	mov	r5, r0
 8007888:	4630      	mov	r0, r6
 800788a:	f7fe febd 	bl	8006608 <_malloc_r>
 800788e:	b948      	cbnz	r0, 80078a4 <__smakebuf_r+0x44>
 8007890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007894:	059a      	lsls	r2, r3, #22
 8007896:	d4ef      	bmi.n	8007878 <__smakebuf_r+0x18>
 8007898:	f023 0303 	bic.w	r3, r3, #3
 800789c:	f043 0302 	orr.w	r3, r3, #2
 80078a0:	81a3      	strh	r3, [r4, #12]
 80078a2:	e7e3      	b.n	800786c <__smakebuf_r+0xc>
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	6020      	str	r0, [r4, #0]
 80078a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078ac:	81a3      	strh	r3, [r4, #12]
 80078ae:	9b00      	ldr	r3, [sp, #0]
 80078b0:	6163      	str	r3, [r4, #20]
 80078b2:	9b01      	ldr	r3, [sp, #4]
 80078b4:	6120      	str	r0, [r4, #16]
 80078b6:	b15b      	cbz	r3, 80078d0 <__smakebuf_r+0x70>
 80078b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078bc:	4630      	mov	r0, r6
 80078be:	f000 f81d 	bl	80078fc <_isatty_r>
 80078c2:	b128      	cbz	r0, 80078d0 <__smakebuf_r+0x70>
 80078c4:	89a3      	ldrh	r3, [r4, #12]
 80078c6:	f023 0303 	bic.w	r3, r3, #3
 80078ca:	f043 0301 	orr.w	r3, r3, #1
 80078ce:	81a3      	strh	r3, [r4, #12]
 80078d0:	89a3      	ldrh	r3, [r4, #12]
 80078d2:	431d      	orrs	r5, r3
 80078d4:	81a5      	strh	r5, [r4, #12]
 80078d6:	e7cf      	b.n	8007878 <__smakebuf_r+0x18>

080078d8 <_fstat_r>:
 80078d8:	b538      	push	{r3, r4, r5, lr}
 80078da:	4d07      	ldr	r5, [pc, #28]	; (80078f8 <_fstat_r+0x20>)
 80078dc:	2300      	movs	r3, #0
 80078de:	4604      	mov	r4, r0
 80078e0:	4608      	mov	r0, r1
 80078e2:	4611      	mov	r1, r2
 80078e4:	602b      	str	r3, [r5, #0]
 80078e6:	f7f9 fc38 	bl	800115a <_fstat>
 80078ea:	1c43      	adds	r3, r0, #1
 80078ec:	d102      	bne.n	80078f4 <_fstat_r+0x1c>
 80078ee:	682b      	ldr	r3, [r5, #0]
 80078f0:	b103      	cbz	r3, 80078f4 <_fstat_r+0x1c>
 80078f2:	6023      	str	r3, [r4, #0]
 80078f4:	bd38      	pop	{r3, r4, r5, pc}
 80078f6:	bf00      	nop
 80078f8:	20000b58 	.word	0x20000b58

080078fc <_isatty_r>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	4d06      	ldr	r5, [pc, #24]	; (8007918 <_isatty_r+0x1c>)
 8007900:	2300      	movs	r3, #0
 8007902:	4604      	mov	r4, r0
 8007904:	4608      	mov	r0, r1
 8007906:	602b      	str	r3, [r5, #0]
 8007908:	f7f9 fc37 	bl	800117a <_isatty>
 800790c:	1c43      	adds	r3, r0, #1
 800790e:	d102      	bne.n	8007916 <_isatty_r+0x1a>
 8007910:	682b      	ldr	r3, [r5, #0]
 8007912:	b103      	cbz	r3, 8007916 <_isatty_r+0x1a>
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	bd38      	pop	{r3, r4, r5, pc}
 8007918:	20000b58 	.word	0x20000b58

0800791c <_init>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	bf00      	nop
 8007920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007922:	bc08      	pop	{r3}
 8007924:	469e      	mov	lr, r3
 8007926:	4770      	bx	lr

08007928 <_fini>:
 8007928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800792a:	bf00      	nop
 800792c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800792e:	bc08      	pop	{r3}
 8007930:	469e      	mov	lr, r3
 8007932:	4770      	bx	lr
