ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB242:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 2


  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 2499;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****     Error_Handler();
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 3


  87:Core/Src/tim.c ****   }
  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 110:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c **** }
 113:Core/Src/tim.c **** /* TIM2 init function */
 114:Core/Src/tim.c **** void MX_TIM2_Init(void)
 115:Core/Src/tim.c **** {
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 128:Core/Src/tim.c ****   htim2.Instance = TIM2;
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 131:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 140:Core/Src/tim.c ****   {
 141:Core/Src/tim.c ****     Error_Handler();
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 4


 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****     Error_Handler();
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****     Error_Handler();
 160:Core/Src/tim.c ****   }
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 164:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c **** }
 167:Core/Src/tim.c **** /* TIM3 init function */
 168:Core/Src/tim.c **** void MX_TIM3_Init(void)
 169:Core/Src/tim.c **** {
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 176:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 177:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 182:Core/Src/tim.c ****   htim3.Instance = TIM3;
 183:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 184:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 185:Core/Src/tim.c ****   htim3.Init.Period = 999;
 186:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 187:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 188:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 193:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 194:Core/Src/tim.c ****   {
 195:Core/Src/tim.c ****     Error_Handler();
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****     Error_Handler();
 200:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 5


 201:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 202:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 203:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 208:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 209:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 210:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 211:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 212:Core/Src/tim.c ****   {
 213:Core/Src/tim.c ****     Error_Handler();
 214:Core/Src/tim.c ****   }
 215:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 216:Core/Src/tim.c ****   {
 217:Core/Src/tim.c ****     Error_Handler();
 218:Core/Src/tim.c ****   }
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 222:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c **** }
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 227:Core/Src/tim.c **** {
  30              		.loc 1 227 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 227 1 is_stmt 0 view .LVU1
  36 0000 84B0     		sub	sp, sp, #16
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  39              		.loc 1 229 3 is_stmt 1 view .LVU2
  40              		.loc 1 229 20 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 229 5 view .LVU4
  43 0004 184A     		ldr	r2, .L9
  44 0006 9342     		cmp	r3, r2
  45 0008 07D0     		beq	.L6
 230:Core/Src/tim.c ****   {
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 234:Core/Src/tim.c ****     /* TIM1 clock enable */
 235:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 239:Core/Src/tim.c ****   }
 240:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  46              		.loc 1 240 8 is_stmt 1 view .LVU5
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 6


  47              		.loc 1 240 10 is_stmt 0 view .LVU6
  48 000a B3F1804F 		cmp	r3, #1073741824
  49 000e 11D0     		beq	.L7
 241:Core/Src/tim.c ****   {
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 245:Core/Src/tim.c ****     /* TIM2 clock enable */
 246:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
  50              		.loc 1 251 8 is_stmt 1 view .LVU7
  51              		.loc 1 251 10 is_stmt 0 view .LVU8
  52 0010 164A     		ldr	r2, .L9+4
  53 0012 9342     		cmp	r3, r2
  54 0014 1BD0     		beq	.L8
  55              	.L1:
 252:Core/Src/tim.c ****   {
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 256:Core/Src/tim.c ****     /* TIM3 clock enable */
 257:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 261:Core/Src/tim.c ****   }
 262:Core/Src/tim.c **** }
  56              		.loc 1 262 1 view .LVU9
  57 0016 04B0     		add	sp, sp, #16
  58              	.LCFI1:
  59              		.cfi_remember_state
  60              		.cfi_def_cfa_offset 0
  61              		@ sp needed
  62 0018 7047     		bx	lr
  63              	.L6:
  64              	.LCFI2:
  65              		.cfi_restore_state
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  66              		.loc 1 235 5 is_stmt 1 view .LVU10
  67              	.LBB2:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  68              		.loc 1 235 5 view .LVU11
  69 001a 0023     		movs	r3, #0
  70 001c 0193     		str	r3, [sp, #4]
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  71              		.loc 1 235 5 view .LVU12
  72 001e 144B     		ldr	r3, .L9+8
  73 0020 5A6C     		ldr	r2, [r3, #68]
  74 0022 42F00102 		orr	r2, r2, #1
  75 0026 5A64     		str	r2, [r3, #68]
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  76              		.loc 1 235 5 view .LVU13
  77 0028 5B6C     		ldr	r3, [r3, #68]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 7


  78 002a 03F00103 		and	r3, r3, #1
  79 002e 0193     		str	r3, [sp, #4]
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  80              		.loc 1 235 5 view .LVU14
  81 0030 019B     		ldr	r3, [sp, #4]
  82              	.LBE2:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  83              		.loc 1 235 5 view .LVU15
  84 0032 F0E7     		b	.L1
  85              	.L7:
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  86              		.loc 1 246 5 view .LVU16
  87              	.LBB3:
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  88              		.loc 1 246 5 view .LVU17
  89 0034 0023     		movs	r3, #0
  90 0036 0293     		str	r3, [sp, #8]
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  91              		.loc 1 246 5 view .LVU18
  92 0038 0D4B     		ldr	r3, .L9+8
  93 003a 1A6C     		ldr	r2, [r3, #64]
  94 003c 42F00102 		orr	r2, r2, #1
  95 0040 1A64     		str	r2, [r3, #64]
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  96              		.loc 1 246 5 view .LVU19
  97 0042 1B6C     		ldr	r3, [r3, #64]
  98 0044 03F00103 		and	r3, r3, #1
  99 0048 0293     		str	r3, [sp, #8]
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 100              		.loc 1 246 5 view .LVU20
 101 004a 029B     		ldr	r3, [sp, #8]
 102              	.LBE3:
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 103              		.loc 1 246 5 view .LVU21
 104 004c E3E7     		b	.L1
 105              	.L8:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 106              		.loc 1 257 5 view .LVU22
 107              	.LBB4:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 108              		.loc 1 257 5 view .LVU23
 109 004e 0023     		movs	r3, #0
 110 0050 0393     		str	r3, [sp, #12]
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 111              		.loc 1 257 5 view .LVU24
 112 0052 074B     		ldr	r3, .L9+8
 113 0054 1A6C     		ldr	r2, [r3, #64]
 114 0056 42F00202 		orr	r2, r2, #2
 115 005a 1A64     		str	r2, [r3, #64]
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 116              		.loc 1 257 5 view .LVU25
 117 005c 1B6C     		ldr	r3, [r3, #64]
 118 005e 03F00203 		and	r3, r3, #2
 119 0062 0393     		str	r3, [sp, #12]
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 120              		.loc 1 257 5 view .LVU26
 121 0064 039B     		ldr	r3, [sp, #12]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 8


 122              	.LBE4:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 123              		.loc 1 257 5 view .LVU27
 124              		.loc 1 262 1 is_stmt 0 view .LVU28
 125 0066 D6E7     		b	.L1
 126              	.L10:
 127              		.align	2
 128              	.L9:
 129 0068 00000140 		.word	1073807360
 130 006c 00040040 		.word	1073742848
 131 0070 00380240 		.word	1073887232
 132              		.cfi_endproc
 133              	.LFE242:
 135              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 136              		.align	1
 137              		.global	HAL_TIM_MspPostInit
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	HAL_TIM_MspPostInit:
 143              	.LVL1:
 144              	.LFB243:
 263:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 264:Core/Src/tim.c **** {
 145              		.loc 1 264 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 32
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		.loc 1 264 1 is_stmt 0 view .LVU30
 150 0000 00B5     		push	{lr}
 151              	.LCFI3:
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 14, -4
 154 0002 89B0     		sub	sp, sp, #36
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 40
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 157              		.loc 1 266 3 is_stmt 1 view .LVU31
 158              		.loc 1 266 20 is_stmt 0 view .LVU32
 159 0004 0023     		movs	r3, #0
 160 0006 0393     		str	r3, [sp, #12]
 161 0008 0493     		str	r3, [sp, #16]
 162 000a 0593     		str	r3, [sp, #20]
 163 000c 0693     		str	r3, [sp, #24]
 164 000e 0793     		str	r3, [sp, #28]
 267:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 165              		.loc 1 267 3 is_stmt 1 view .LVU33
 166              		.loc 1 267 15 is_stmt 0 view .LVU34
 167 0010 0368     		ldr	r3, [r0]
 168              		.loc 1 267 5 view .LVU35
 169 0012 294A     		ldr	r2, .L19
 170 0014 9342     		cmp	r3, r2
 171 0016 08D0     		beq	.L16
 268:Core/Src/tim.c ****   {
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 270:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 9


 271:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 272:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 274:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 275:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 276:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 277:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 278:Core/Src/tim.c ****     */
 279:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LA_MOTOR_Pin|LB_MOTOR_Pin|RA_MOTOR_Pin|RB_MOTOR_Pin;
 280:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 282:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 283:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 284:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 289:Core/Src/tim.c ****   }
 290:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 172              		.loc 1 290 8 is_stmt 1 view .LVU36
 173              		.loc 1 290 10 is_stmt 0 view .LVU37
 174 0018 B3F1804F 		cmp	r3, #1073741824
 175 001c 1DD0     		beq	.L17
 291:Core/Src/tim.c ****   {
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 297:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 298:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 299:Core/Src/tim.c ****     */
 300:Core/Src/tim.c ****     GPIO_InitStruct.Pin = BUZZER_Pin;
 301:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 302:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 303:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 305:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 310:Core/Src/tim.c ****   }
 311:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 176              		.loc 1 311 8 is_stmt 1 view .LVU38
 177              		.loc 1 311 10 is_stmt 0 view .LVU39
 178 001e 274A     		ldr	r2, .L19+4
 179 0020 9342     		cmp	r3, r2
 180 0022 32D0     		beq	.L18
 181              	.LVL2:
 182              	.L11:
 312:Core/Src/tim.c ****   {
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 316:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 10


 317:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 318:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 319:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 320:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 321:Core/Src/tim.c ****     */
 322:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LINE_LED_Pin|FAN_MOTOR_Pin;
 323:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 326:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 327:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 330:Core/Src/tim.c **** 
 331:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 332:Core/Src/tim.c ****   }
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c **** }
 183              		.loc 1 334 1 view .LVU40
 184 0024 09B0     		add	sp, sp, #36
 185              	.LCFI5:
 186              		.cfi_remember_state
 187              		.cfi_def_cfa_offset 4
 188              		@ sp needed
 189 0026 5DF804FB 		ldr	pc, [sp], #4
 190              	.LVL3:
 191              	.L16:
 192              	.LCFI6:
 193              		.cfi_restore_state
 272:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 194              		.loc 1 272 5 is_stmt 1 view .LVU41
 195              	.LBB5:
 272:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 196              		.loc 1 272 5 view .LVU42
 197 002a 0023     		movs	r3, #0
 198 002c 0093     		str	r3, [sp]
 272:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 199              		.loc 1 272 5 view .LVU43
 200 002e 244B     		ldr	r3, .L19+8
 201 0030 1A6B     		ldr	r2, [r3, #48]
 202 0032 42F00102 		orr	r2, r2, #1
 203 0036 1A63     		str	r2, [r3, #48]
 272:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 204              		.loc 1 272 5 view .LVU44
 205 0038 1B6B     		ldr	r3, [r3, #48]
 206 003a 03F00103 		and	r3, r3, #1
 207 003e 0093     		str	r3, [sp]
 272:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 208              		.loc 1 272 5 view .LVU45
 209 0040 009B     		ldr	r3, [sp]
 210              	.LBE5:
 272:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 211              		.loc 1 272 5 view .LVU46
 279:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 279 5 view .LVU47
 279:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 279 25 is_stmt 0 view .LVU48
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 11


 214 0042 4FF47063 		mov	r3, #3840
 215 0046 0393     		str	r3, [sp, #12]
 280:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 280 5 is_stmt 1 view .LVU49
 280:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 280 26 is_stmt 0 view .LVU50
 218 0048 0223     		movs	r3, #2
 219 004a 0493     		str	r3, [sp, #16]
 281:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220              		.loc 1 281 5 is_stmt 1 view .LVU51
 282:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 221              		.loc 1 282 5 view .LVU52
 283:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222              		.loc 1 283 5 view .LVU53
 283:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223              		.loc 1 283 31 is_stmt 0 view .LVU54
 224 004c 0123     		movs	r3, #1
 225 004e 0793     		str	r3, [sp, #28]
 284:Core/Src/tim.c **** 
 226              		.loc 1 284 5 is_stmt 1 view .LVU55
 227 0050 03A9     		add	r1, sp, #12
 228 0052 1C48     		ldr	r0, .L19+12
 229              	.LVL4:
 284:Core/Src/tim.c **** 
 230              		.loc 1 284 5 is_stmt 0 view .LVU56
 231 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 233 0058 E4E7     		b	.L11
 234              	.LVL6:
 235              	.L17:
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 236              		.loc 1 296 5 is_stmt 1 view .LVU57
 237              	.LBB6:
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 238              		.loc 1 296 5 view .LVU58
 239 005a 0023     		movs	r3, #0
 240 005c 0193     		str	r3, [sp, #4]
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 241              		.loc 1 296 5 view .LVU59
 242 005e 184B     		ldr	r3, .L19+8
 243 0060 1A6B     		ldr	r2, [r3, #48]
 244 0062 42F00202 		orr	r2, r2, #2
 245 0066 1A63     		str	r2, [r3, #48]
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 246              		.loc 1 296 5 view .LVU60
 247 0068 1B6B     		ldr	r3, [r3, #48]
 248 006a 03F00203 		and	r3, r3, #2
 249 006e 0193     		str	r3, [sp, #4]
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 250              		.loc 1 296 5 view .LVU61
 251 0070 019B     		ldr	r3, [sp, #4]
 252              	.LBE6:
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 253              		.loc 1 296 5 view .LVU62
 300:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254              		.loc 1 300 5 view .LVU63
 300:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 12


 255              		.loc 1 300 25 is_stmt 0 view .LVU64
 256 0072 4FF48063 		mov	r3, #1024
 257 0076 0393     		str	r3, [sp, #12]
 301:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 258              		.loc 1 301 5 is_stmt 1 view .LVU65
 301:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 301 26 is_stmt 0 view .LVU66
 260 0078 0223     		movs	r3, #2
 261 007a 0493     		str	r3, [sp, #16]
 302:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 262              		.loc 1 302 5 is_stmt 1 view .LVU67
 303:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 263              		.loc 1 303 5 view .LVU68
 304:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 264              		.loc 1 304 5 view .LVU69
 304:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 265              		.loc 1 304 31 is_stmt 0 view .LVU70
 266 007c 0123     		movs	r3, #1
 267 007e 0793     		str	r3, [sp, #28]
 305:Core/Src/tim.c **** 
 268              		.loc 1 305 5 is_stmt 1 view .LVU71
 269 0080 03A9     		add	r1, sp, #12
 270 0082 1148     		ldr	r0, .L19+16
 271              	.LVL7:
 305:Core/Src/tim.c **** 
 272              		.loc 1 305 5 is_stmt 0 view .LVU72
 273 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL8:
 275 0088 CCE7     		b	.L11
 276              	.LVL9:
 277              	.L18:
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 278              		.loc 1 317 5 is_stmt 1 view .LVU73
 279              	.LBB7:
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 280              		.loc 1 317 5 view .LVU74
 281 008a 0023     		movs	r3, #0
 282 008c 0293     		str	r3, [sp, #8]
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 283              		.loc 1 317 5 view .LVU75
 284 008e 0C4B     		ldr	r3, .L19+8
 285 0090 1A6B     		ldr	r2, [r3, #48]
 286 0092 42F00402 		orr	r2, r2, #4
 287 0096 1A63     		str	r2, [r3, #48]
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 288              		.loc 1 317 5 view .LVU76
 289 0098 1B6B     		ldr	r3, [r3, #48]
 290 009a 03F00403 		and	r3, r3, #4
 291 009e 0293     		str	r3, [sp, #8]
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 292              		.loc 1 317 5 view .LVU77
 293 00a0 029B     		ldr	r3, [sp, #8]
 294              	.LBE7:
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 295              		.loc 1 317 5 view .LVU78
 322:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 322 5 view .LVU79
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 13


 322:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 322 25 is_stmt 0 view .LVU80
 298 00a2 4FF44073 		mov	r3, #768
 299 00a6 0393     		str	r3, [sp, #12]
 323:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 323 5 is_stmt 1 view .LVU81
 323:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 323 26 is_stmt 0 view .LVU82
 302 00a8 0223     		movs	r3, #2
 303 00aa 0493     		str	r3, [sp, #16]
 324:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 324 5 is_stmt 1 view .LVU83
 325:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 305              		.loc 1 325 5 view .LVU84
 326:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 306              		.loc 1 326 5 view .LVU85
 326:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 307              		.loc 1 326 31 is_stmt 0 view .LVU86
 308 00ac 0793     		str	r3, [sp, #28]
 327:Core/Src/tim.c **** 
 309              		.loc 1 327 5 is_stmt 1 view .LVU87
 310 00ae 03A9     		add	r1, sp, #12
 311 00b0 0648     		ldr	r0, .L19+20
 312              	.LVL10:
 327:Core/Src/tim.c **** 
 313              		.loc 1 327 5 is_stmt 0 view .LVU88
 314 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 315              	.LVL11:
 316              		.loc 1 334 1 view .LVU89
 317 00b6 B5E7     		b	.L11
 318              	.L20:
 319              		.align	2
 320              	.L19:
 321 00b8 00000140 		.word	1073807360
 322 00bc 00040040 		.word	1073742848
 323 00c0 00380240 		.word	1073887232
 324 00c4 00000240 		.word	1073872896
 325 00c8 00040240 		.word	1073873920
 326 00cc 00080240 		.word	1073874944
 327              		.cfi_endproc
 328              	.LFE243:
 330              		.section	.text.MX_TIM1_Init,"ax",%progbits
 331              		.align	1
 332              		.global	MX_TIM1_Init
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	MX_TIM1_Init:
 338              	.LFB239:
  33:Core/Src/tim.c **** 
 339              		.loc 1 33 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 88
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343 0000 10B5     		push	{r4, lr}
 344              	.LCFI7:
 345              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 14


 346              		.cfi_offset 4, -8
 347              		.cfi_offset 14, -4
 348 0002 96B0     		sub	sp, sp, #88
 349              	.LCFI8:
 350              		.cfi_def_cfa_offset 96
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 351              		.loc 1 39 3 view .LVU91
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 352              		.loc 1 39 26 is_stmt 0 view .LVU92
 353 0004 0024     		movs	r4, #0
 354 0006 1294     		str	r4, [sp, #72]
 355 0008 1394     		str	r4, [sp, #76]
 356 000a 1494     		str	r4, [sp, #80]
 357 000c 1594     		str	r4, [sp, #84]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 358              		.loc 1 40 3 is_stmt 1 view .LVU93
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 359              		.loc 1 40 27 is_stmt 0 view .LVU94
 360 000e 1094     		str	r4, [sp, #64]
 361 0010 1194     		str	r4, [sp, #68]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 362              		.loc 1 41 3 is_stmt 1 view .LVU95
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 363              		.loc 1 41 22 is_stmt 0 view .LVU96
 364 0012 0994     		str	r4, [sp, #36]
 365 0014 0A94     		str	r4, [sp, #40]
 366 0016 0B94     		str	r4, [sp, #44]
 367 0018 0C94     		str	r4, [sp, #48]
 368 001a 0D94     		str	r4, [sp, #52]
 369 001c 0E94     		str	r4, [sp, #56]
 370 001e 0F94     		str	r4, [sp, #60]
  42:Core/Src/tim.c **** 
 371              		.loc 1 42 3 is_stmt 1 view .LVU97
  42:Core/Src/tim.c **** 
 372              		.loc 1 42 34 is_stmt 0 view .LVU98
 373 0020 2022     		movs	r2, #32
 374 0022 2146     		mov	r1, r4
 375 0024 01A8     		add	r0, sp, #4
 376 0026 FFF7FEFF 		bl	memset
 377              	.LVL12:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 378              		.loc 1 47 3 is_stmt 1 view .LVU99
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 379              		.loc 1 47 18 is_stmt 0 view .LVU100
 380 002a 3B48     		ldr	r0, .L41
 381 002c 3B4B     		ldr	r3, .L41+4
 382 002e 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 383              		.loc 1 48 3 is_stmt 1 view .LVU101
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 384              		.loc 1 48 24 is_stmt 0 view .LVU102
 385 0030 4460     		str	r4, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 2499;
 386              		.loc 1 49 3 is_stmt 1 view .LVU103
  49:Core/Src/tim.c ****   htim1.Init.Period = 2499;
 387              		.loc 1 49 26 is_stmt 0 view .LVU104
 388 0032 8460     		str	r4, [r0, #8]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 15


  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 389              		.loc 1 50 3 is_stmt 1 view .LVU105
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 390              		.loc 1 50 21 is_stmt 0 view .LVU106
 391 0034 40F6C313 		movw	r3, #2499
 392 0038 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 393              		.loc 1 51 3 is_stmt 1 view .LVU107
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 394              		.loc 1 51 28 is_stmt 0 view .LVU108
 395 003a 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 396              		.loc 1 52 3 is_stmt 1 view .LVU109
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 397              		.loc 1 52 32 is_stmt 0 view .LVU110
 398 003c 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 399              		.loc 1 53 3 is_stmt 1 view .LVU111
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 400              		.loc 1 53 32 is_stmt 0 view .LVU112
 401 003e 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 402              		.loc 1 54 3 is_stmt 1 view .LVU113
  54:Core/Src/tim.c ****   {
 403              		.loc 1 54 7 is_stmt 0 view .LVU114
 404 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 405              	.LVL13:
  54:Core/Src/tim.c ****   {
 406              		.loc 1 54 6 view .LVU115
 407 0044 0028     		cmp	r0, #0
 408 0046 4BD1     		bne	.L32
 409              	.L22:
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 410              		.loc 1 58 3 is_stmt 1 view .LVU116
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 411              		.loc 1 58 34 is_stmt 0 view .LVU117
 412 0048 4FF48053 		mov	r3, #4096
 413 004c 1293     		str	r3, [sp, #72]
  59:Core/Src/tim.c ****   {
 414              		.loc 1 59 3 is_stmt 1 view .LVU118
  59:Core/Src/tim.c ****   {
 415              		.loc 1 59 7 is_stmt 0 view .LVU119
 416 004e 12A9     		add	r1, sp, #72
 417 0050 3148     		ldr	r0, .L41
 418 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 419              	.LVL14:
  59:Core/Src/tim.c ****   {
 420              		.loc 1 59 6 view .LVU120
 421 0056 0028     		cmp	r0, #0
 422 0058 45D1     		bne	.L33
 423              	.L23:
  63:Core/Src/tim.c ****   {
 424              		.loc 1 63 3 is_stmt 1 view .LVU121
  63:Core/Src/tim.c ****   {
 425              		.loc 1 63 7 is_stmt 0 view .LVU122
 426 005a 2F48     		ldr	r0, .L41
 427 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 16


 428              	.LVL15:
  63:Core/Src/tim.c ****   {
 429              		.loc 1 63 6 view .LVU123
 430 0060 0028     		cmp	r0, #0
 431 0062 43D1     		bne	.L34
 432              	.L24:
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 433              		.loc 1 67 3 is_stmt 1 view .LVU124
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 434              		.loc 1 67 37 is_stmt 0 view .LVU125
 435 0064 0023     		movs	r3, #0
 436 0066 1093     		str	r3, [sp, #64]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 437              		.loc 1 68 3 is_stmt 1 view .LVU126
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 438              		.loc 1 68 33 is_stmt 0 view .LVU127
 439 0068 1193     		str	r3, [sp, #68]
  69:Core/Src/tim.c ****   {
 440              		.loc 1 69 3 is_stmt 1 view .LVU128
  69:Core/Src/tim.c ****   {
 441              		.loc 1 69 7 is_stmt 0 view .LVU129
 442 006a 10A9     		add	r1, sp, #64
 443 006c 2A48     		ldr	r0, .L41
 444 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 445              	.LVL16:
  69:Core/Src/tim.c ****   {
 446              		.loc 1 69 6 view .LVU130
 447 0072 0028     		cmp	r0, #0
 448 0074 3DD1     		bne	.L35
 449              	.L25:
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 450              		.loc 1 73 3 is_stmt 1 view .LVU131
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 451              		.loc 1 73 20 is_stmt 0 view .LVU132
 452 0076 6023     		movs	r3, #96
 453 0078 0993     		str	r3, [sp, #36]
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 454              		.loc 1 74 3 is_stmt 1 view .LVU133
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 455              		.loc 1 74 19 is_stmt 0 view .LVU134
 456 007a 0022     		movs	r2, #0
 457 007c 0A92     		str	r2, [sp, #40]
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 458              		.loc 1 75 3 is_stmt 1 view .LVU135
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 459              		.loc 1 75 24 is_stmt 0 view .LVU136
 460 007e 0B92     		str	r2, [sp, #44]
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 461              		.loc 1 76 3 is_stmt 1 view .LVU137
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 462              		.loc 1 76 25 is_stmt 0 view .LVU138
 463 0080 0C92     		str	r2, [sp, #48]
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 464              		.loc 1 77 3 is_stmt 1 view .LVU139
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 465              		.loc 1 77 24 is_stmt 0 view .LVU140
 466 0082 0D92     		str	r2, [sp, #52]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 17


  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 467              		.loc 1 78 3 is_stmt 1 view .LVU141
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 468              		.loc 1 78 25 is_stmt 0 view .LVU142
 469 0084 0E92     		str	r2, [sp, #56]
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 470              		.loc 1 79 3 is_stmt 1 view .LVU143
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 471              		.loc 1 79 26 is_stmt 0 view .LVU144
 472 0086 0F92     		str	r2, [sp, #60]
  80:Core/Src/tim.c ****   {
 473              		.loc 1 80 3 is_stmt 1 view .LVU145
  80:Core/Src/tim.c ****   {
 474              		.loc 1 80 7 is_stmt 0 view .LVU146
 475 0088 09A9     		add	r1, sp, #36
 476 008a 2348     		ldr	r0, .L41
 477 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 478              	.LVL17:
  80:Core/Src/tim.c ****   {
 479              		.loc 1 80 6 view .LVU147
 480 0090 0028     		cmp	r0, #0
 481 0092 31D1     		bne	.L36
 482              	.L26:
  84:Core/Src/tim.c ****   {
 483              		.loc 1 84 3 is_stmt 1 view .LVU148
  84:Core/Src/tim.c ****   {
 484              		.loc 1 84 7 is_stmt 0 view .LVU149
 485 0094 0422     		movs	r2, #4
 486 0096 09A9     		add	r1, sp, #36
 487 0098 1F48     		ldr	r0, .L41
 488 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 489              	.LVL18:
  84:Core/Src/tim.c ****   {
 490              		.loc 1 84 6 view .LVU150
 491 009e 70BB     		cbnz	r0, .L37
 492              	.L27:
  88:Core/Src/tim.c ****   {
 493              		.loc 1 88 3 is_stmt 1 view .LVU151
  88:Core/Src/tim.c ****   {
 494              		.loc 1 88 7 is_stmt 0 view .LVU152
 495 00a0 0822     		movs	r2, #8
 496 00a2 09A9     		add	r1, sp, #36
 497 00a4 1C48     		ldr	r0, .L41
 498 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 499              	.LVL19:
  88:Core/Src/tim.c ****   {
 500              		.loc 1 88 6 view .LVU153
 501 00aa 58BB     		cbnz	r0, .L38
 502              	.L28:
  92:Core/Src/tim.c ****   {
 503              		.loc 1 92 3 is_stmt 1 view .LVU154
  92:Core/Src/tim.c ****   {
 504              		.loc 1 92 7 is_stmt 0 view .LVU155
 505 00ac 0C22     		movs	r2, #12
 506 00ae 09A9     		add	r1, sp, #36
 507 00b0 1948     		ldr	r0, .L41
 508 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 18


 509              	.LVL20:
  92:Core/Src/tim.c ****   {
 510              		.loc 1 92 6 view .LVU156
 511 00b6 40BB     		cbnz	r0, .L39
 512              	.L29:
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 513              		.loc 1 96 3 is_stmt 1 view .LVU157
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 514              		.loc 1 96 40 is_stmt 0 view .LVU158
 515 00b8 0023     		movs	r3, #0
 516 00ba 0193     		str	r3, [sp, #4]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 517              		.loc 1 97 3 is_stmt 1 view .LVU159
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 518              		.loc 1 97 41 is_stmt 0 view .LVU160
 519 00bc 0293     		str	r3, [sp, #8]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 520              		.loc 1 98 3 is_stmt 1 view .LVU161
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 521              		.loc 1 98 34 is_stmt 0 view .LVU162
 522 00be 0393     		str	r3, [sp, #12]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 523              		.loc 1 99 3 is_stmt 1 view .LVU163
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 524              		.loc 1 99 33 is_stmt 0 view .LVU164
 525 00c0 0493     		str	r3, [sp, #16]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 526              		.loc 1 100 3 is_stmt 1 view .LVU165
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 527              		.loc 1 100 35 is_stmt 0 view .LVU166
 528 00c2 0593     		str	r3, [sp, #20]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 529              		.loc 1 101 3 is_stmt 1 view .LVU167
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 530              		.loc 1 101 38 is_stmt 0 view .LVU168
 531 00c4 4FF40052 		mov	r2, #8192
 532 00c8 0692     		str	r2, [sp, #24]
 102:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 533              		.loc 1 102 3 is_stmt 1 view .LVU169
 102:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 534              		.loc 1 102 40 is_stmt 0 view .LVU170
 535 00ca 0893     		str	r3, [sp, #32]
 103:Core/Src/tim.c ****   {
 536              		.loc 1 103 3 is_stmt 1 view .LVU171
 103:Core/Src/tim.c ****   {
 537              		.loc 1 103 7 is_stmt 0 view .LVU172
 538 00cc 01A9     		add	r1, sp, #4
 539 00ce 1248     		ldr	r0, .L41
 540 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 541              	.LVL21:
 103:Core/Src/tim.c ****   {
 542              		.loc 1 103 6 view .LVU173
 543 00d4 E0B9     		cbnz	r0, .L40
 544              	.L30:
 110:Core/Src/tim.c **** 
 545              		.loc 1 110 3 is_stmt 1 view .LVU174
 546 00d6 1048     		ldr	r0, .L41
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 19


 547 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 548              	.LVL22:
 112:Core/Src/tim.c **** /* TIM2 init function */
 549              		.loc 1 112 1 is_stmt 0 view .LVU175
 550 00dc 16B0     		add	sp, sp, #88
 551              	.LCFI9:
 552              		.cfi_remember_state
 553              		.cfi_def_cfa_offset 8
 554              		@ sp needed
 555 00de 10BD     		pop	{r4, pc}
 556              	.L32:
 557              	.LCFI10:
 558              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 559              		.loc 1 56 5 is_stmt 1 view .LVU176
 560 00e0 FFF7FEFF 		bl	Error_Handler
 561              	.LVL23:
 562 00e4 B0E7     		b	.L22
 563              	.L33:
  61:Core/Src/tim.c ****   }
 564              		.loc 1 61 5 view .LVU177
 565 00e6 FFF7FEFF 		bl	Error_Handler
 566              	.LVL24:
 567 00ea B6E7     		b	.L23
 568              	.L34:
  65:Core/Src/tim.c ****   }
 569              		.loc 1 65 5 view .LVU178
 570 00ec FFF7FEFF 		bl	Error_Handler
 571              	.LVL25:
 572 00f0 B8E7     		b	.L24
 573              	.L35:
  71:Core/Src/tim.c ****   }
 574              		.loc 1 71 5 view .LVU179
 575 00f2 FFF7FEFF 		bl	Error_Handler
 576              	.LVL26:
 577 00f6 BEE7     		b	.L25
 578              	.L36:
  82:Core/Src/tim.c ****   }
 579              		.loc 1 82 5 view .LVU180
 580 00f8 FFF7FEFF 		bl	Error_Handler
 581              	.LVL27:
 582 00fc CAE7     		b	.L26
 583              	.L37:
  86:Core/Src/tim.c ****   }
 584              		.loc 1 86 5 view .LVU181
 585 00fe FFF7FEFF 		bl	Error_Handler
 586              	.LVL28:
 587 0102 CDE7     		b	.L27
 588              	.L38:
  90:Core/Src/tim.c ****   }
 589              		.loc 1 90 5 view .LVU182
 590 0104 FFF7FEFF 		bl	Error_Handler
 591              	.LVL29:
 592 0108 D0E7     		b	.L28
 593              	.L39:
  94:Core/Src/tim.c ****   }
 594              		.loc 1 94 5 view .LVU183
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 20


 595 010a FFF7FEFF 		bl	Error_Handler
 596              	.LVL30:
 597 010e D3E7     		b	.L29
 598              	.L40:
 105:Core/Src/tim.c ****   }
 599              		.loc 1 105 5 view .LVU184
 600 0110 FFF7FEFF 		bl	Error_Handler
 601              	.LVL31:
 602 0114 DFE7     		b	.L30
 603              	.L42:
 604 0116 00BF     		.align	2
 605              	.L41:
 606 0118 00000000 		.word	htim1
 607 011c 00000140 		.word	1073807360
 608              		.cfi_endproc
 609              	.LFE239:
 611              		.section	.text.MX_TIM2_Init,"ax",%progbits
 612              		.align	1
 613              		.global	MX_TIM2_Init
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	MX_TIM2_Init:
 619              	.LFB240:
 115:Core/Src/tim.c **** 
 620              		.loc 1 115 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 56
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624 0000 00B5     		push	{lr}
 625              	.LCFI11:
 626              		.cfi_def_cfa_offset 4
 627              		.cfi_offset 14, -4
 628 0002 8FB0     		sub	sp, sp, #60
 629              	.LCFI12:
 630              		.cfi_def_cfa_offset 64
 121:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 631              		.loc 1 121 3 view .LVU186
 121:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 632              		.loc 1 121 26 is_stmt 0 view .LVU187
 633 0004 0023     		movs	r3, #0
 634 0006 0A93     		str	r3, [sp, #40]
 635 0008 0B93     		str	r3, [sp, #44]
 636 000a 0C93     		str	r3, [sp, #48]
 637 000c 0D93     		str	r3, [sp, #52]
 122:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 638              		.loc 1 122 3 is_stmt 1 view .LVU188
 122:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 639              		.loc 1 122 27 is_stmt 0 view .LVU189
 640 000e 0893     		str	r3, [sp, #32]
 641 0010 0993     		str	r3, [sp, #36]
 123:Core/Src/tim.c **** 
 642              		.loc 1 123 3 is_stmt 1 view .LVU190
 123:Core/Src/tim.c **** 
 643              		.loc 1 123 22 is_stmt 0 view .LVU191
 644 0012 0193     		str	r3, [sp, #4]
 645 0014 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 21


 646 0016 0393     		str	r3, [sp, #12]
 647 0018 0493     		str	r3, [sp, #16]
 648 001a 0593     		str	r3, [sp, #20]
 649 001c 0693     		str	r3, [sp, #24]
 650 001e 0793     		str	r3, [sp, #28]
 128:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 651              		.loc 1 128 3 is_stmt 1 view .LVU192
 128:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 652              		.loc 1 128 18 is_stmt 0 view .LVU193
 653 0020 2148     		ldr	r0, .L55
 654 0022 4FF08042 		mov	r2, #1073741824
 655 0026 0260     		str	r2, [r0]
 129:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 656              		.loc 1 129 3 is_stmt 1 view .LVU194
 129:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 657              		.loc 1 129 24 is_stmt 0 view .LVU195
 658 0028 0922     		movs	r2, #9
 659 002a 4260     		str	r2, [r0, #4]
 130:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 660              		.loc 1 130 3 is_stmt 1 view .LVU196
 130:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 661              		.loc 1 130 26 is_stmt 0 view .LVU197
 662 002c 8360     		str	r3, [r0, #8]
 131:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 663              		.loc 1 131 3 is_stmt 1 view .LVU198
 131:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 664              		.loc 1 131 21 is_stmt 0 view .LVU199
 665 002e 42F20F72 		movw	r2, #9999
 666 0032 C260     		str	r2, [r0, #12]
 132:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 667              		.loc 1 132 3 is_stmt 1 view .LVU200
 132:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 668              		.loc 1 132 28 is_stmt 0 view .LVU201
 669 0034 0361     		str	r3, [r0, #16]
 133:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 670              		.loc 1 133 3 is_stmt 1 view .LVU202
 133:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 671              		.loc 1 133 32 is_stmt 0 view .LVU203
 672 0036 8361     		str	r3, [r0, #24]
 134:Core/Src/tim.c ****   {
 673              		.loc 1 134 3 is_stmt 1 view .LVU204
 134:Core/Src/tim.c ****   {
 674              		.loc 1 134 7 is_stmt 0 view .LVU205
 675 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 676              	.LVL32:
 134:Core/Src/tim.c ****   {
 677              		.loc 1 134 6 view .LVU206
 678 003c 28BB     		cbnz	r0, .L50
 679              	.L44:
 138:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 680              		.loc 1 138 3 is_stmt 1 view .LVU207
 138:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 681              		.loc 1 138 34 is_stmt 0 view .LVU208
 682 003e 4FF48053 		mov	r3, #4096
 683 0042 0A93     		str	r3, [sp, #40]
 139:Core/Src/tim.c ****   {
 684              		.loc 1 139 3 is_stmt 1 view .LVU209
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 22


 139:Core/Src/tim.c ****   {
 685              		.loc 1 139 7 is_stmt 0 view .LVU210
 686 0044 0AA9     		add	r1, sp, #40
 687 0046 1848     		ldr	r0, .L55
 688 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 689              	.LVL33:
 139:Core/Src/tim.c ****   {
 690              		.loc 1 139 6 view .LVU211
 691 004c 00BB     		cbnz	r0, .L51
 692              	.L45:
 143:Core/Src/tim.c ****   {
 693              		.loc 1 143 3 is_stmt 1 view .LVU212
 143:Core/Src/tim.c ****   {
 694              		.loc 1 143 7 is_stmt 0 view .LVU213
 695 004e 1648     		ldr	r0, .L55
 696 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 697              	.LVL34:
 143:Core/Src/tim.c ****   {
 698              		.loc 1 143 6 view .LVU214
 699 0054 F8B9     		cbnz	r0, .L52
 700              	.L46:
 147:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 701              		.loc 1 147 3 is_stmt 1 view .LVU215
 147:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 702              		.loc 1 147 37 is_stmt 0 view .LVU216
 703 0056 0023     		movs	r3, #0
 704 0058 0893     		str	r3, [sp, #32]
 148:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 705              		.loc 1 148 3 is_stmt 1 view .LVU217
 148:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 706              		.loc 1 148 33 is_stmt 0 view .LVU218
 707 005a 0993     		str	r3, [sp, #36]
 149:Core/Src/tim.c ****   {
 708              		.loc 1 149 3 is_stmt 1 view .LVU219
 149:Core/Src/tim.c ****   {
 709              		.loc 1 149 7 is_stmt 0 view .LVU220
 710 005c 08A9     		add	r1, sp, #32
 711 005e 1248     		ldr	r0, .L55
 712 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 713              	.LVL35:
 149:Core/Src/tim.c ****   {
 714              		.loc 1 149 6 view .LVU221
 715 0064 D0B9     		cbnz	r0, .L53
 716              	.L47:
 153:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 717              		.loc 1 153 3 is_stmt 1 view .LVU222
 153:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 718              		.loc 1 153 20 is_stmt 0 view .LVU223
 719 0066 6023     		movs	r3, #96
 720 0068 0193     		str	r3, [sp, #4]
 154:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 721              		.loc 1 154 3 is_stmt 1 view .LVU224
 154:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 722              		.loc 1 154 19 is_stmt 0 view .LVU225
 723 006a 0023     		movs	r3, #0
 724 006c 0293     		str	r3, [sp, #8]
 155:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 23


 725              		.loc 1 155 3 is_stmt 1 view .LVU226
 155:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 726              		.loc 1 155 24 is_stmt 0 view .LVU227
 727 006e 0393     		str	r3, [sp, #12]
 156:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 728              		.loc 1 156 3 is_stmt 1 view .LVU228
 156:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 729              		.loc 1 156 24 is_stmt 0 view .LVU229
 730 0070 0593     		str	r3, [sp, #20]
 157:Core/Src/tim.c ****   {
 731              		.loc 1 157 3 is_stmt 1 view .LVU230
 157:Core/Src/tim.c ****   {
 732              		.loc 1 157 7 is_stmt 0 view .LVU231
 733 0072 0822     		movs	r2, #8
 734 0074 01A9     		add	r1, sp, #4
 735 0076 0C48     		ldr	r0, .L55
 736 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 737              	.LVL36:
 157:Core/Src/tim.c ****   {
 738              		.loc 1 157 6 view .LVU232
 739 007c 88B9     		cbnz	r0, .L54
 740              	.L48:
 164:Core/Src/tim.c **** 
 741              		.loc 1 164 3 is_stmt 1 view .LVU233
 742 007e 0A48     		ldr	r0, .L55
 743 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 744              	.LVL37:
 166:Core/Src/tim.c **** /* TIM3 init function */
 745              		.loc 1 166 1 is_stmt 0 view .LVU234
 746 0084 0FB0     		add	sp, sp, #60
 747              	.LCFI13:
 748              		.cfi_remember_state
 749              		.cfi_def_cfa_offset 4
 750              		@ sp needed
 751 0086 5DF804FB 		ldr	pc, [sp], #4
 752              	.L50:
 753              	.LCFI14:
 754              		.cfi_restore_state
 136:Core/Src/tim.c ****   }
 755              		.loc 1 136 5 is_stmt 1 view .LVU235
 756 008a FFF7FEFF 		bl	Error_Handler
 757              	.LVL38:
 758 008e D6E7     		b	.L44
 759              	.L51:
 141:Core/Src/tim.c ****   }
 760              		.loc 1 141 5 view .LVU236
 761 0090 FFF7FEFF 		bl	Error_Handler
 762              	.LVL39:
 763 0094 DBE7     		b	.L45
 764              	.L52:
 145:Core/Src/tim.c ****   }
 765              		.loc 1 145 5 view .LVU237
 766 0096 FFF7FEFF 		bl	Error_Handler
 767              	.LVL40:
 768 009a DCE7     		b	.L46
 769              	.L53:
 151:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 24


 770              		.loc 1 151 5 view .LVU238
 771 009c FFF7FEFF 		bl	Error_Handler
 772              	.LVL41:
 773 00a0 E1E7     		b	.L47
 774              	.L54:
 159:Core/Src/tim.c ****   }
 775              		.loc 1 159 5 view .LVU239
 776 00a2 FFF7FEFF 		bl	Error_Handler
 777              	.LVL42:
 778 00a6 EAE7     		b	.L48
 779              	.L56:
 780              		.align	2
 781              	.L55:
 782 00a8 00000000 		.word	htim2
 783              		.cfi_endproc
 784              	.LFE240:
 786              		.section	.text.MX_TIM3_Init,"ax",%progbits
 787              		.align	1
 788              		.global	MX_TIM3_Init
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 793              	MX_TIM3_Init:
 794              	.LFB241:
 169:Core/Src/tim.c **** 
 795              		.loc 1 169 1 view -0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 56
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799 0000 00B5     		push	{lr}
 800              	.LCFI15:
 801              		.cfi_def_cfa_offset 4
 802              		.cfi_offset 14, -4
 803 0002 8FB0     		sub	sp, sp, #60
 804              	.LCFI16:
 805              		.cfi_def_cfa_offset 64
 175:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 806              		.loc 1 175 3 view .LVU241
 175:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 807              		.loc 1 175 26 is_stmt 0 view .LVU242
 808 0004 0023     		movs	r3, #0
 809 0006 0A93     		str	r3, [sp, #40]
 810 0008 0B93     		str	r3, [sp, #44]
 811 000a 0C93     		str	r3, [sp, #48]
 812 000c 0D93     		str	r3, [sp, #52]
 176:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 813              		.loc 1 176 3 is_stmt 1 view .LVU243
 176:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 814              		.loc 1 176 27 is_stmt 0 view .LVU244
 815 000e 0893     		str	r3, [sp, #32]
 816 0010 0993     		str	r3, [sp, #36]
 177:Core/Src/tim.c **** 
 817              		.loc 1 177 3 is_stmt 1 view .LVU245
 177:Core/Src/tim.c **** 
 818              		.loc 1 177 22 is_stmt 0 view .LVU246
 819 0012 0193     		str	r3, [sp, #4]
 820 0014 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 25


 821 0016 0393     		str	r3, [sp, #12]
 822 0018 0493     		str	r3, [sp, #16]
 823 001a 0593     		str	r3, [sp, #20]
 824 001c 0693     		str	r3, [sp, #24]
 825 001e 0793     		str	r3, [sp, #28]
 182:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 826              		.loc 1 182 3 is_stmt 1 view .LVU247
 182:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 827              		.loc 1 182 18 is_stmt 0 view .LVU248
 828 0020 2548     		ldr	r0, .L71
 829 0022 264A     		ldr	r2, .L71+4
 830 0024 0260     		str	r2, [r0]
 183:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 831              		.loc 1 183 3 is_stmt 1 view .LVU249
 183:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 832              		.loc 1 183 24 is_stmt 0 view .LVU250
 833 0026 4360     		str	r3, [r0, #4]
 184:Core/Src/tim.c ****   htim3.Init.Period = 999;
 834              		.loc 1 184 3 is_stmt 1 view .LVU251
 184:Core/Src/tim.c ****   htim3.Init.Period = 999;
 835              		.loc 1 184 26 is_stmt 0 view .LVU252
 836 0028 8360     		str	r3, [r0, #8]
 185:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 837              		.loc 1 185 3 is_stmt 1 view .LVU253
 185:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 838              		.loc 1 185 21 is_stmt 0 view .LVU254
 839 002a 40F2E732 		movw	r2, #999
 840 002e C260     		str	r2, [r0, #12]
 186:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 841              		.loc 1 186 3 is_stmt 1 view .LVU255
 186:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 842              		.loc 1 186 28 is_stmt 0 view .LVU256
 843 0030 0361     		str	r3, [r0, #16]
 187:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 844              		.loc 1 187 3 is_stmt 1 view .LVU257
 187:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 845              		.loc 1 187 32 is_stmt 0 view .LVU258
 846 0032 8361     		str	r3, [r0, #24]
 188:Core/Src/tim.c ****   {
 847              		.loc 1 188 3 is_stmt 1 view .LVU259
 188:Core/Src/tim.c ****   {
 848              		.loc 1 188 7 is_stmt 0 view .LVU260
 849 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 850              	.LVL43:
 188:Core/Src/tim.c ****   {
 851              		.loc 1 188 6 view .LVU261
 852 0038 58BB     		cbnz	r0, .L65
 853              	.L58:
 192:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 854              		.loc 1 192 3 is_stmt 1 view .LVU262
 192:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 855              		.loc 1 192 34 is_stmt 0 view .LVU263
 856 003a 4FF48053 		mov	r3, #4096
 857 003e 0A93     		str	r3, [sp, #40]
 193:Core/Src/tim.c ****   {
 858              		.loc 1 193 3 is_stmt 1 view .LVU264
 193:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 26


 859              		.loc 1 193 7 is_stmt 0 view .LVU265
 860 0040 0AA9     		add	r1, sp, #40
 861 0042 1D48     		ldr	r0, .L71
 862 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 863              	.LVL44:
 193:Core/Src/tim.c ****   {
 864              		.loc 1 193 6 view .LVU266
 865 0048 30BB     		cbnz	r0, .L66
 866              	.L59:
 197:Core/Src/tim.c ****   {
 867              		.loc 1 197 3 is_stmt 1 view .LVU267
 197:Core/Src/tim.c ****   {
 868              		.loc 1 197 7 is_stmt 0 view .LVU268
 869 004a 1B48     		ldr	r0, .L71
 870 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 871              	.LVL45:
 197:Core/Src/tim.c ****   {
 872              		.loc 1 197 6 view .LVU269
 873 0050 28BB     		cbnz	r0, .L67
 874              	.L60:
 201:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 875              		.loc 1 201 3 is_stmt 1 view .LVU270
 201:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 876              		.loc 1 201 37 is_stmt 0 view .LVU271
 877 0052 0023     		movs	r3, #0
 878 0054 0893     		str	r3, [sp, #32]
 202:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 879              		.loc 1 202 3 is_stmt 1 view .LVU272
 202:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 880              		.loc 1 202 33 is_stmt 0 view .LVU273
 881 0056 0993     		str	r3, [sp, #36]
 203:Core/Src/tim.c ****   {
 882              		.loc 1 203 3 is_stmt 1 view .LVU274
 203:Core/Src/tim.c ****   {
 883              		.loc 1 203 7 is_stmt 0 view .LVU275
 884 0058 08A9     		add	r1, sp, #32
 885 005a 1748     		ldr	r0, .L71
 886 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 887              	.LVL46:
 203:Core/Src/tim.c ****   {
 888              		.loc 1 203 6 view .LVU276
 889 0060 00BB     		cbnz	r0, .L68
 890              	.L61:
 207:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 891              		.loc 1 207 3 is_stmt 1 view .LVU277
 207:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 892              		.loc 1 207 20 is_stmt 0 view .LVU278
 893 0062 6023     		movs	r3, #96
 894 0064 0193     		str	r3, [sp, #4]
 208:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 895              		.loc 1 208 3 is_stmt 1 view .LVU279
 208:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 896              		.loc 1 208 19 is_stmt 0 view .LVU280
 897 0066 0023     		movs	r3, #0
 898 0068 0293     		str	r3, [sp, #8]
 209:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 899              		.loc 1 209 3 is_stmt 1 view .LVU281
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 27


 209:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 900              		.loc 1 209 24 is_stmt 0 view .LVU282
 901 006a 0393     		str	r3, [sp, #12]
 210:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 902              		.loc 1 210 3 is_stmt 1 view .LVU283
 210:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 903              		.loc 1 210 24 is_stmt 0 view .LVU284
 904 006c 0593     		str	r3, [sp, #20]
 211:Core/Src/tim.c ****   {
 905              		.loc 1 211 3 is_stmt 1 view .LVU285
 211:Core/Src/tim.c ****   {
 906              		.loc 1 211 7 is_stmt 0 view .LVU286
 907 006e 0822     		movs	r2, #8
 908 0070 01A9     		add	r1, sp, #4
 909 0072 1148     		ldr	r0, .L71
 910 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 911              	.LVL47:
 211:Core/Src/tim.c ****   {
 912              		.loc 1 211 6 view .LVU287
 913 0078 B8B9     		cbnz	r0, .L69
 914              	.L62:
 215:Core/Src/tim.c ****   {
 915              		.loc 1 215 3 is_stmt 1 view .LVU288
 215:Core/Src/tim.c ****   {
 916              		.loc 1 215 7 is_stmt 0 view .LVU289
 917 007a 0C22     		movs	r2, #12
 918 007c 01A9     		add	r1, sp, #4
 919 007e 0E48     		ldr	r0, .L71
 920 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 921              	.LVL48:
 215:Core/Src/tim.c ****   {
 922              		.loc 1 215 6 view .LVU290
 923 0084 A0B9     		cbnz	r0, .L70
 924              	.L63:
 222:Core/Src/tim.c **** 
 925              		.loc 1 222 3 is_stmt 1 view .LVU291
 926 0086 0C48     		ldr	r0, .L71
 927 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 928              	.LVL49:
 224:Core/Src/tim.c **** 
 929              		.loc 1 224 1 is_stmt 0 view .LVU292
 930 008c 0FB0     		add	sp, sp, #60
 931              	.LCFI17:
 932              		.cfi_remember_state
 933              		.cfi_def_cfa_offset 4
 934              		@ sp needed
 935 008e 5DF804FB 		ldr	pc, [sp], #4
 936              	.L65:
 937              	.LCFI18:
 938              		.cfi_restore_state
 190:Core/Src/tim.c ****   }
 939              		.loc 1 190 5 is_stmt 1 view .LVU293
 940 0092 FFF7FEFF 		bl	Error_Handler
 941              	.LVL50:
 942 0096 D0E7     		b	.L58
 943              	.L66:
 195:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 28


 944              		.loc 1 195 5 view .LVU294
 945 0098 FFF7FEFF 		bl	Error_Handler
 946              	.LVL51:
 947 009c D5E7     		b	.L59
 948              	.L67:
 199:Core/Src/tim.c ****   }
 949              		.loc 1 199 5 view .LVU295
 950 009e FFF7FEFF 		bl	Error_Handler
 951              	.LVL52:
 952 00a2 D6E7     		b	.L60
 953              	.L68:
 205:Core/Src/tim.c ****   }
 954              		.loc 1 205 5 view .LVU296
 955 00a4 FFF7FEFF 		bl	Error_Handler
 956              	.LVL53:
 957 00a8 DBE7     		b	.L61
 958              	.L69:
 213:Core/Src/tim.c ****   }
 959              		.loc 1 213 5 view .LVU297
 960 00aa FFF7FEFF 		bl	Error_Handler
 961              	.LVL54:
 962 00ae E4E7     		b	.L62
 963              	.L70:
 217:Core/Src/tim.c ****   }
 964              		.loc 1 217 5 view .LVU298
 965 00b0 FFF7FEFF 		bl	Error_Handler
 966              	.LVL55:
 967 00b4 E7E7     		b	.L63
 968              	.L72:
 969 00b6 00BF     		.align	2
 970              	.L71:
 971 00b8 00000000 		.word	htim3
 972 00bc 00040040 		.word	1073742848
 973              		.cfi_endproc
 974              	.LFE241:
 976              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 977              		.align	1
 978              		.global	HAL_TIM_Base_MspDeInit
 979              		.syntax unified
 980              		.thumb
 981              		.thumb_func
 983              	HAL_TIM_Base_MspDeInit:
 984              	.LVL56:
 985              	.LFB244:
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 337:Core/Src/tim.c **** {
 986              		.loc 1 337 1 view -0
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 0
 989              		@ frame_needed = 0, uses_anonymous_args = 0
 990              		@ link register save eliminated.
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 991              		.loc 1 339 3 view .LVU300
 992              		.loc 1 339 20 is_stmt 0 view .LVU301
 993 0000 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 29


 994              		.loc 1 339 5 view .LVU302
 995 0002 0F4A     		ldr	r2, .L80
 996 0004 9342     		cmp	r3, r2
 997 0006 06D0     		beq	.L77
 340:Core/Src/tim.c ****   {
 341:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 344:Core/Src/tim.c ****     /* Peripheral clock disable */
 345:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 346:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 349:Core/Src/tim.c ****   }
 350:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 998              		.loc 1 350 8 is_stmt 1 view .LVU303
 999              		.loc 1 350 10 is_stmt 0 view .LVU304
 1000 0008 B3F1804F 		cmp	r3, #1073741824
 1001 000c 0AD0     		beq	.L78
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 355:Core/Src/tim.c ****     /* Peripheral clock disable */
 356:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 357:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 360:Core/Src/tim.c ****   }
 361:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1002              		.loc 1 361 8 is_stmt 1 view .LVU305
 1003              		.loc 1 361 10 is_stmt 0 view .LVU306
 1004 000e 0D4A     		ldr	r2, .L80+4
 1005 0010 9342     		cmp	r3, r2
 1006 0012 0DD0     		beq	.L79
 1007              	.L73:
 362:Core/Src/tim.c ****   {
 363:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 366:Core/Src/tim.c ****     /* Peripheral clock disable */
 367:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c **** }
 1008              		.loc 1 372 1 view .LVU307
 1009 0014 7047     		bx	lr
 1010              	.L77:
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1011              		.loc 1 345 5 is_stmt 1 view .LVU308
 1012 0016 02F59C32 		add	r2, r2, #79872
 1013 001a 536C     		ldr	r3, [r2, #68]
 1014 001c 23F00103 		bic	r3, r3, #1
 1015 0020 5364     		str	r3, [r2, #68]
 1016 0022 7047     		bx	lr
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 30


 1017              	.L78:
 356:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1018              		.loc 1 356 5 view .LVU309
 1019 0024 084A     		ldr	r2, .L80+8
 1020 0026 136C     		ldr	r3, [r2, #64]
 1021 0028 23F00103 		bic	r3, r3, #1
 1022 002c 1364     		str	r3, [r2, #64]
 1023 002e 7047     		bx	lr
 1024              	.L79:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1025              		.loc 1 367 5 view .LVU310
 1026 0030 02F50D32 		add	r2, r2, #144384
 1027 0034 136C     		ldr	r3, [r2, #64]
 1028 0036 23F00203 		bic	r3, r3, #2
 1029 003a 1364     		str	r3, [r2, #64]
 1030              		.loc 1 372 1 is_stmt 0 view .LVU311
 1031 003c EAE7     		b	.L73
 1032              	.L81:
 1033 003e 00BF     		.align	2
 1034              	.L80:
 1035 0040 00000140 		.word	1073807360
 1036 0044 00040040 		.word	1073742848
 1037 0048 00380240 		.word	1073887232
 1038              		.cfi_endproc
 1039              	.LFE244:
 1041              		.global	htim3
 1042              		.section	.bss.htim3,"aw",%nobits
 1043              		.align	2
 1046              	htim3:
 1047 0000 00000000 		.space	72
 1047      00000000 
 1047      00000000 
 1047      00000000 
 1047      00000000 
 1048              		.global	htim2
 1049              		.section	.bss.htim2,"aw",%nobits
 1050              		.align	2
 1053              	htim2:
 1054 0000 00000000 		.space	72
 1054      00000000 
 1054      00000000 
 1054      00000000 
 1054      00000000 
 1055              		.global	htim1
 1056              		.section	.bss.htim1,"aw",%nobits
 1057              		.align	2
 1060              	htim1:
 1061 0000 00000000 		.space	72
 1061      00000000 
 1061      00000000 
 1061      00000000 
 1061      00000000 
 1062              		.text
 1063              	.Letext0:
 1064              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1065              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1066              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 31


 1067              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1068              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1069              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1070              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1071              		.file 9 "Core/Inc/tim.h"
 1072              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1073              		.file 11 "Core/Inc/main.h"
 1074              		.file 12 "<built-in>"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:129    .text.HAL_TIM_Base_MspInit:00000068 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:136    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:142    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:321    .text.HAL_TIM_MspPostInit:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:331    .text.MX_TIM1_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:337    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:606    .text.MX_TIM1_Init:00000118 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1060   .bss.htim1:00000000 htim1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:612    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:618    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:782    .text.MX_TIM2_Init:000000a8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1053   .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:787    .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:793    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:971    .text.MX_TIM3_Init:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1046   .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:977    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:983    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1035   .text.HAL_TIM_Base_MspDeInit:00000040 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1043   .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1050   .bss.htim2:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccIR2yPJ.s:1057   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
