// Seed: 3029474488
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output logic id_10
);
  assign id_6[(1)] = 1;
endmodule
