# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench/busControllerTestbench.mdo}
# Loading project busControllerTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 23:32:01 on Nov 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v 
# -- Compiling module busSequencer
# 
# Top level modules:
# 	busSequencer
# End time: 23:32:01 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 23:32:01 on Nov 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 23:32:01 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 23:32:01 on Nov 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 23:32:01 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 23:32:01 on Nov 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/test" -work work C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v 
# -- Compiling module busControllerTests
# 
# Top level modules:
# 	busControllerTests
# End time: 23:32:01 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 23:32:01 on Nov 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 23:32:01 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l busControllerTests 
# Start time: 23:32:01 on Nov 23,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.busControllerTests
# Loading work.instructionPhaseDecoder
# Loading work.busController
# Loading work.busSequencer
# .main_pane.wave.interior.cs.body.pw.wf
# [T=      750]           1
run 5us
# [T=     1160]           2
# [T=     1570]           3
# [T=     1980]           4
# [T=     2390]           5
# [T=     2800]           6
# [T=2900] FAILED in busControllerTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=     3210]           7
# [T=3310] FAILED in busControllerTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of busControllerTests.v was successful.
# Compile of constants.v was successful.
# 5 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.busControllerTests
# Loading work.instructionPhaseDecoder
# Loading work.busController
# Loading work.busSequencer
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=      750]           1
# [T=     1160]           2
# [T=     1570]           3
# [T=     1980]           4
# [T=     2390]           5
# [T=     2800]           6
# [T=2900] FAILED in busControllerTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=     3210]           7
# [T=3310] FAILED in busControllerTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of busControllerTests.v was successful.
# Compile of constants.v was successful.
# 5 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.busControllerTests
# Loading work.instructionPhaseDecoder
# Loading work.busController
# Loading work.busSequencer
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=      850]           1
# [T=     1260]           2
# [T=     1670]           3
# [T=     2080]           4
# [T=     2490]           5
# [T=     2900]           6
# [T=3000] FAILED in busControllerTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=     3310]           7
# [T=3410] FAILED in busControllerTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of busControllerTests.v was successful.
# Compile of constants.v was successful.
# 5 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.busControllerTests
# Loading work.instructionPhaseDecoder
# Loading work.busController
# Loading work.busSequencer
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=     1050]           1
# [T=     1460]           2
# [T=     1870]           3
# [T=     2280]           4
# [T=     2690]           5
# [T=     3100]           6
# [T=     3510]           7
# End time: 23:41:11 on Nov 23,2023, Elapsed time: 0:09:10
# Errors: 0, Warnings: 1
