// Seed: 1649256090
module module_0 (
    output wire  id_0,
    output wire  id_1,
    output logic id_2
);
  initial begin : LABEL_0
    id_2 <= {-1 == -1{-1}};
  end
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6,
    output logic id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10
);
  always @(id_5) begin : LABEL_0
    if (1) begin : LABEL_1
      id_7 <= 1;
    end
    id_7 <= #id_1 id_2;
  end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_7
  );
endmodule
