C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_16x1.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_16x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_4x1
-- Compiling module mux_16x1
-- Compiling module mux_16x1_tb

Top level modules:
	mux_16x1_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfsubstractor.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfsubstractor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module halfsubstractor
-- Compiling module halfsubstractor_tb

Top level modules:
	halfsubstractor_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fullsubstractor.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fullsubstractor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module halfsubstractor
-- Compiling module fullsubstractor
-- Compiling module fullsubstractor_tb

Top level modules:
	fullsubstractor_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fulladder.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fulladder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdder
-- Compiling module fullAdder_tb

Top level modules:
	fullAdder_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfadder.v {1 {vlog -work work -stats=none {C:\Users\user\Desktop\MELVIN_NITHIN_VLSI\VLSI-LAB\behavioral\halfadder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module halfAdder
-- Compiling module halfAdder_tb

Top level modules:
	halfAdder_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_4x1.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_4x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1
-- Compiling module mux_4x1
-- Compiling module mux_4x1_tb

Top level modules:
	mux_4x1_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_2x1.v {1 {vlog -work work -stats=none {C:\Users\user\Desktop\MELVIN_NITHIN_VLSI\VLSI-LAB\behavioral\mux_2x1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1
-- Compiling module mux_2x1_tb

Top level modules:
	mux_2x1_tb

} {} {}} C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/basicgates.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/basicgates.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module basicGates
-- Compiling module basicGates_tb

Top level modules:
	basicGates_tb

} {} {}}
