/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* src = "../../top/activity_counter.sv:8.8" *)
module \activity_counter$pwr_ctrl_top.u_activity_counter (clk, rst_n, activity_pulse, periph_en, idle_count, recent_activity);
  wire _000_;
  wire [15:0] _001_;
  wire _002_;
  wire _003_;
  wire [15:0] _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire [15:0] _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire [3:0] _014_;
  wire _015_;
  wire _016_;
  wire [3:0] _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire [3:0] _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire [3:0] _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire [15:0] _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  (* src = "../../top/activity_counter.sv:83.26-90.20" *)
  wire [3:0] _036_;
  (* src = "../../top/activity_counter.sv:78.26-90.20" *)
  wire [3:0] _037_;
  (* src = "../../top/activity_counter.sv:74.17-90.20" *)
  wire [3:0] _038_;
  (* src = "../../top/activity_counter.sv:83.26-90.20" *)
  wire [3:0] _039_;
  (* src = "../../top/activity_counter.sv:78.26-90.20" *)
  wire [3:0] _040_;
  (* src = "../../top/activity_counter.sv:74.17-90.20" *)
  wire [3:0] _041_;
  (* src = "../../top/activity_counter.sv:83.26-90.20" *)
  wire [3:0] _042_;
  (* src = "../../top/activity_counter.sv:78.26-90.20" *)
  wire [3:0] _043_;
  (* src = "../../top/activity_counter.sv:74.17-90.20" *)
  wire [3:0] _044_;
  (* src = "../../top/activity_counter.sv:83.26-90.20" *)
  wire [3:0] _045_;
  (* src = "../../top/activity_counter.sv:78.26-90.20" *)
  wire [3:0] _046_;
  (* src = "../../top/activity_counter.sv:74.17-90.20" *)
  wire [3:0] _047_;
  (* src = "../../top/activity_counter.sv:53.26-60.20" *)
  wire [15:0] _048_;
  (* src = "../../top/activity_counter.sv:49.26-60.20" *)
  wire [15:0] _049_;
  (* src = "../../top/activity_counter.sv:45.17-60.20" *)
  wire [15:0] _050_;
  (* src = "../../top/activity_counter.sv:53.26-60.20" *)
  wire [15:0] _051_;
  (* src = "../../top/activity_counter.sv:49.26-60.20" *)
  wire [15:0] _052_;
  (* src = "../../top/activity_counter.sv:45.17-60.20" *)
  wire [15:0] _053_;
  (* src = "../../top/activity_counter.sv:53.26-60.20" *)
  wire [15:0] _054_;
  (* src = "../../top/activity_counter.sv:49.26-60.20" *)
  wire [15:0] _055_;
  (* src = "../../top/activity_counter.sv:45.17-60.20" *)
  wire [15:0] _056_;
  (* src = "../../top/activity_counter.sv:53.26-60.20" *)
  wire [15:0] _057_;
  (* src = "../../top/activity_counter.sv:49.26-60.20" *)
  wire [15:0] _058_;
  (* src = "../../top/activity_counter.sv:45.17-60.20" *)
  wire [15:0] _059_;
  wire [3:0] _060_;
  wire _061_;
  wire [3:0] _062_;
  wire _063_;
  wire [3:0] _064_;
  wire _065_;
  wire [3:0] _066_;
  wire _067_;
  wire [3:0] _068_;
  wire _069_;
  wire [3:0] _070_;
  wire _071_;
  wire [3:0] _072_;
  wire _073_;
  wire [3:0] _074_;
  wire _075_;
  wire [3:0] _076_;
  wire _077_;
  wire [3:0] _078_;
  wire _079_;
  wire [3:0] _080_;
  wire _081_;
  wire [3:0] _082_;
  wire _083_;
  wire [3:0] _084_;
  wire _085_;
  wire [3:0] _086_;
  wire _087_;
  wire [3:0] _088_;
  wire _089_;
  wire [3:0] _090_;
  wire _091_;
  wire [3:0] _092_;
  wire _093_;
  wire [3:0] _094_;
  wire _095_;
  wire [3:0] _096_;
  wire _097_;
  wire [3:0] _098_;
  wire _099_;
  wire [3:0] _100_;
  wire _101_;
  wire [3:0] _102_;
  wire _103_;
  wire [3:0] _104_;
  wire _105_;
  wire [3:0] _106_;
  wire _107_;
  wire [15:0] _108_;
  wire _109_;
  wire [15:0] _110_;
  wire _111_;
  wire [15:0] _112_;
  wire _113_;
  wire [15:0] _114_;
  wire _115_;
  wire [15:0] _116_;
  wire _117_;
  wire [15:0] _118_;
  wire _119_;
  wire [15:0] _120_;
  wire _121_;
  wire [15:0] _122_;
  wire _123_;
  wire [15:0] _124_;
  wire _125_;
  wire [15:0] _126_;
  wire _127_;
  wire [15:0] _128_;
  wire _129_;
  wire [15:0] _130_;
  wire _131_;
  wire [15:0] _132_;
  wire _133_;
  wire [15:0] _134_;
  wire _135_;
  wire [15:0] _136_;
  wire _137_;
  wire [15:0] _138_;
  wire _139_;
  wire [15:0] _140_;
  wire _141_;
  wire [15:0] _142_;
  wire _143_;
  wire [15:0] _144_;
  wire _145_;
  wire [15:0] _146_;
  wire _147_;
  wire [15:0] _148_;
  wire _149_;
  wire [15:0] _150_;
  wire _151_;
  wire [15:0] _152_;
  wire _153_;
  wire [15:0] _154_;
  wire _155_;
  (* src = "../../top/activity_counter.sv:18.37" *)
  input [3:0] activity_pulse;
  wire [3:0] activity_pulse;
  (* src = "../../top/activity_counter.sv:32.46" *)
  reg [15:0] activity_timer;
  (* src = "../../top/activity_counter.sv:14.37" *)
  input clk;
  wire clk;
  (* src = "../../top/activity_counter.sv:24.37" *)
  output [63:0] idle_count;
  wire [63:0] idle_count;
  (* src = "../../top/activity_counter.sv:31.29" *)
  reg [63:0] idle_counter;
  (* src = "../../top/activity_counter.sv:21.37" *)
  input [3:0] periph_en;
  wire [3:0] periph_en;
  (* src = "../../top/activity_counter.sv:25.37" *)
  output [3:0] recent_activity;
  wire [3:0] recent_activity;
  (* src = "../../top/activity_counter.sv:15.37" *)
  input rst_n;
  wire rst_n;
  assign _005_ = ! rst_n;
  assign _000_ = idle_counter[31:16] < (* src = "../../top/activity_counter.sv:53.30-53.57" *) 16'hffff;
  assign _001_ = idle_counter[31:16] + (* src = "../../top/activity_counter.sv:55.40-55.62" *) 16'h0001;
  assign _002_ = ! (* src = "../../top/activity_counter.sv:45.21-45.34" *) periph_en[2];
  assign _003_ = idle_counter[47:32] < (* src = "../../top/activity_counter.sv:53.30-53.57" *) 16'hffff;
  assign _004_ = idle_counter[47:32] + (* src = "../../top/activity_counter.sv:55.40-55.62" *) 16'h0001;
  assign _006_ = ! (* src = "../../top/activity_counter.sv:45.21-45.34" *) periph_en[3];
  assign _007_ = idle_counter[63:48] < (* src = "../../top/activity_counter.sv:53.30-53.57" *) 16'hffff;
  assign _008_ = idle_counter[63:48] + (* src = "../../top/activity_counter.sv:55.40-55.62" *) 16'h0001;
  assign _009_ = ! rst_n;
  assign _018_ = ! (* src = "../../top/activity_counter.sv:45.21-45.34" *) periph_en[0];
  assign _012_ = ! (* src = "../../top/activity_counter.sv:74.21-74.34" *) periph_en[0];
  assign _013_ = { 28'h0000000, activity_timer[3:0] } > (* src = "../../top/activity_counter.sv:83.30-83.51" *) 32'd0;
  assign _014_ = activity_timer[3:0] - (* src = "../../top/activity_counter.sv:85.42-85.66" *) 4'h1;
  assign _015_ = ! (* src = "../../top/activity_counter.sv:74.21-74.34" *) periph_en[1];
  assign _016_ = { 28'h0000000, activity_timer[7:4] } > (* src = "../../top/activity_counter.sv:83.30-83.51" *) 32'd0;
  assign _017_ = activity_timer[7:4] - (* src = "../../top/activity_counter.sv:85.42-85.66" *) 4'h1;
  assign _024_ = idle_counter[15:0] < (* src = "../../top/activity_counter.sv:53.30-53.57" *) 16'hffff;
  assign _019_ = ! (* src = "../../top/activity_counter.sv:74.21-74.34" *) periph_en[2];
  assign _020_ = { 28'h0000000, activity_timer[11:8] } > (* src = "../../top/activity_counter.sv:83.30-83.51" *) 32'd0;
  assign _021_ = activity_timer[11:8] - (* src = "../../top/activity_counter.sv:85.42-85.66" *) 4'h1;
  assign _022_ = ! (* src = "../../top/activity_counter.sv:74.21-74.34" *) periph_en[3];
  assign _023_ = { 28'h0000000, activity_timer[15:12] } > (* src = "../../top/activity_counter.sv:83.30-83.51" *) 32'd0;
  assign _031_ = idle_counter[15:0] + (* src = "../../top/activity_counter.sv:55.40-55.62" *) 16'h0001;
  assign _025_ = activity_timer[15:12] - (* src = "../../top/activity_counter.sv:85.42-85.66" *) 4'h1;
  assign _026_ = { 28'h0000000, activity_timer[3:0] } > (* src = "../../top/activity_counter.sv:98.35-98.56" *) 32'd0;
  assign _027_ = _026_ && (* src = "../../top/activity_counter.sv:98.34-98.73" *) periph_en[0];
  assign _028_ = { 28'h0000000, activity_timer[7:4] } > (* src = "../../top/activity_counter.sv:98.35-98.56" *) 32'd0;
  assign _029_ = _028_ && (* src = "../../top/activity_counter.sv:98.34-98.73" *) periph_en[1];
  assign _030_ = { 28'h0000000, activity_timer[11:8] } > (* src = "../../top/activity_counter.sv:98.35-98.56" *) 32'd0;
  assign _032_ = _030_ && (* src = "../../top/activity_counter.sv:98.34-98.73" *) periph_en[2];
  assign _033_ = { 28'h0000000, activity_timer[15:12] } > (* src = "../../top/activity_counter.sv:98.35-98.56" *) 32'd0;
  assign _034_ = _033_ && (* src = "../../top/activity_counter.sv:98.34-98.73" *) periph_en[3];
  assign _035_ = ! (* src = "../../top/activity_counter.sv:45.21-45.34" *) periph_en[1];
  (* src = "../../top/activity_counter.sv:69.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) activity_timer[3:0] <= 4'h0;
    else activity_timer[3:0] <= _044_;
  (* src = "../../top/activity_counter.sv:69.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) activity_timer[7:4] <= 4'h0;
    else activity_timer[7:4] <= _047_;
  (* src = "../../top/activity_counter.sv:69.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) activity_timer[11:8] <= 4'h0;
    else activity_timer[11:8] <= _038_;
  (* src = "../../top/activity_counter.sv:69.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) activity_timer[15:12] <= 4'h0;
    else activity_timer[15:12] <= _041_;
  (* src = "../../top/activity_counter.sv:40.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_counter[15:0] <= 16'h0000;
    else idle_counter[15:0] <= _050_;
  (* src = "../../top/activity_counter.sv:40.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_counter[31:16] <= 16'h0000;
    else idle_counter[31:16] <= _053_;
  (* src = "../../top/activity_counter.sv:40.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_counter[47:32] <= 16'h0000;
    else idle_counter[47:32] <= _056_;
  (* src = "../../top/activity_counter.sv:40.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_counter[63:48] <= 16'h0000;
    else idle_counter[63:48] <= _059_;
  assign _060_ = _061_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:85.21-85.67|../../top/activity_counter.sv:83.26-90.20" *) _025_ : 4'h0;
  assign _062_ = _063_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'hx : _060_;
  assign _064_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _062_ : 4'hx;
  assign _066_ = _067_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'h9 : _039_;
  assign _068_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _066_ : 4'hx;
  assign _070_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _040_ : 4'h0;
  assign _072_ = _073_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:85.21-85.67|../../top/activity_counter.sv:83.26-90.20" *) _021_ : 4'h0;
  assign _074_ = _075_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'hx : _072_;
  assign _076_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _074_ : 4'hx;
  assign _078_ = _079_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'h9 : _036_;
  assign _080_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _078_ : 4'hx;
  assign _082_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _037_ : 4'h0;
  assign _084_ = _085_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:85.21-85.67|../../top/activity_counter.sv:83.26-90.20" *) _017_ : 4'h0;
  assign _086_ = _087_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'hx : _084_;
  assign _088_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _086_ : 4'hx;
  assign _090_ = _091_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'h9 : _045_;
  assign _092_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _090_ : 4'hx;
  assign _094_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _046_ : 4'h0;
  assign _096_ = _097_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:85.21-85.67|../../top/activity_counter.sv:83.26-90.20" *) _014_ : 4'h0;
  assign _098_ = _099_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'hx : _096_;
  assign _100_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _098_ : 4'hx;
  assign _102_ = _103_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:81.21-81.62|../../top/activity_counter.sv:78.26-90.20" *) 4'h9 : _042_;
  assign _104_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _102_ : 4'hx;
  assign _106_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:76.21-76.45|../../top/activity_counter.sv:74.17-90.20" *) _043_ : 4'h0;
  assign _108_ = _109_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:55.21-55.63|../../top/activity_counter.sv:53.26-60.20" *) _008_ : 16'hffff;
  assign _110_ = _111_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'hxxxx : _108_;
  assign _112_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _110_ : 16'hxxxx;
  assign _114_ = _115_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'h0000 : _057_;
  assign _116_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _114_ : 16'hxxxx;
  assign _118_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _058_ : 16'h0000;
  assign _120_ = _121_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:55.21-55.63|../../top/activity_counter.sv:53.26-60.20" *) _004_ : 16'hffff;
  assign _122_ = _123_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'hxxxx : _120_;
  assign _124_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _122_ : 16'hxxxx;
  assign _126_ = _127_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'h0000 : _054_;
  assign _128_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _126_ : 16'hxxxx;
  assign _130_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _055_ : 16'h0000;
  assign _132_ = _133_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:55.21-55.63|../../top/activity_counter.sv:53.26-60.20" *) _001_ : 16'hffff;
  assign _134_ = _135_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'hxxxx : _132_;
  assign _136_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _134_ : 16'hxxxx;
  assign _138_ = _139_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'h0000 : _051_;
  assign _140_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _138_ : 16'hxxxx;
  assign _142_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _052_ : 16'h0000;
  assign _144_ = _145_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:55.21-55.63|../../top/activity_counter.sv:53.26-60.20" *) _031_ : 16'hffff;
  assign _146_ = _147_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'hxxxx : _144_;
  assign _148_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _146_ : 16'hxxxx;
  assign _150_ = _151_ ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:51.21-51.43|../../top/activity_counter.sv:49.26-60.20" *) 16'h0000 : _048_;
  assign _152_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _150_ : 16'hxxxx;
  assign _154_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/activity_counter.sv:47.21-47.43|../../top/activity_counter.sv:45.17-60.20" *) _049_ : 16'h0000;
  assign recent_activity = { _034_, _032_, _029_, _027_ };
  assign idle_count = idle_counter;
  assign _061_ = _023_;
  assign _063_ = activity_pulse[3];
  assign _065_ = _022_;
  assign _039_ = _064_;
  assign _067_ = activity_pulse[3];
  assign _069_ = _022_;
  assign _040_ = _068_;
  assign _071_ = _022_;
  assign _041_ = _070_;
  assign _073_ = _020_;
  assign _075_ = activity_pulse[2];
  assign _077_ = _019_;
  assign _036_ = _076_;
  assign _079_ = activity_pulse[2];
  assign _081_ = _019_;
  assign _037_ = _080_;
  assign _083_ = _019_;
  assign _038_ = _082_;
  assign _085_ = _016_;
  assign _087_ = activity_pulse[1];
  assign _089_ = _015_;
  assign _045_ = _088_;
  assign _091_ = activity_pulse[1];
  assign _093_ = _015_;
  assign _046_ = _092_;
  assign _095_ = _015_;
  assign _047_ = _094_;
  assign _097_ = _013_;
  assign _099_ = activity_pulse[0];
  assign _101_ = _012_;
  assign _042_ = _100_;
  assign _103_ = activity_pulse[0];
  assign _105_ = _012_;
  assign _043_ = _104_;
  assign _107_ = _012_;
  assign _044_ = _106_;
  assign _109_ = _007_;
  assign _111_ = activity_pulse[3];
  assign _113_ = _006_;
  assign _057_ = _112_;
  assign _115_ = activity_pulse[3];
  assign _117_ = _006_;
  assign _058_ = _116_;
  assign _119_ = _006_;
  assign _059_ = _118_;
  assign _121_ = _003_;
  assign _123_ = activity_pulse[2];
  assign _125_ = _002_;
  assign _054_ = _124_;
  assign _127_ = activity_pulse[2];
  assign _129_ = _002_;
  assign _055_ = _128_;
  assign _131_ = _002_;
  assign _056_ = _130_;
  assign _133_ = _000_;
  assign _135_ = activity_pulse[1];
  assign _137_ = _035_;
  assign _051_ = _136_;
  assign _139_ = activity_pulse[1];
  assign _141_ = _035_;
  assign _052_ = _140_;
  assign _143_ = _035_;
  assign _053_ = _142_;
  assign _145_ = _024_;
  assign _147_ = activity_pulse[0];
  assign _149_ = _018_;
  assign _048_ = _148_;
  assign _151_ = activity_pulse[0];
  assign _153_ = _018_;
  assign _049_ = _152_;
  assign _155_ = _018_;
  assign _050_ = _154_;
  assign _011_ = rst_n;
  assign _010_ = rst_n;
endmodule

(* src = "../../top/cfg_regs.sv:8.8" *)
module \cfg_regs$pwr_ctrl_top.u_cfg_regs (clk, rst_n, cfg_addr, cfg_wdata, cfg_we, cfg_re, cfg_rdata, state, periph_en, idle_base_th, alpha, wake_mask, irq);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire [15:0] _004_;
  wire [63:0] _005_;
  wire [63:0] _006_;
  wire [63:0] _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire [3:0] _017_;
  wire _018_;
  wire _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire [31:0] _026_;
  wire [3:0] _027_;
  wire [31:0] _028_;
  wire _029_;
  wire _030_;
  wire [1:0] _031_;
  wire [1:0] _032_;
  wire [1:0] _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire [31:0] _057_;
  wire [3:0] _058_;
  wire _059_;
  wire [31:0] _060_;
  (* src = "../../top/cfg_regs.sv:94.13-127.20" *)
  wire [3:0] _061_;
  (* src = "../../top/cfg_regs.sv:92.18-128.12" *)
  wire [3:0] _062_;
  wire [3:0] _063_;
  wire [1:0] _064_;
  wire [31:0] _065_;
  wire [15:0] _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  (* src = "../../top/cfg_regs.sv:137.18-181.12" *)
  wire [31:0] _075_;
  (* src = "../../top/cfg_regs.sv:167.25-169.28" *)
  wire [15:0] _076_;
  (* src = "../../top/cfg_regs.sv:164.21-178.24" *)
  wire [15:0] _077_;
  (* src = "../../top/cfg_regs.sv:141.13-180.20" *)
  wire [15:0] _078_;
  (* src = "../../top/cfg_regs.sv:175.25-177.28" *)
  wire [1:0] _079_;
  (* src = "../../top/cfg_regs.sv:172.26-178.24" *)
  wire [1:0] _080_;
  (* src = "../../top/cfg_regs.sv:121.25-123.28" *)
  wire [63:0] _081_;
  (* src = "../../top/cfg_regs.sv:118.21-124.24" *)
  wire [63:0] _082_;
  (* src = "../../top/cfg_regs.sv:94.13-127.20" *)
  wire [63:0] _083_;
  (* src = "../../top/cfg_regs.sv:92.18-128.12" *)
  wire [63:0] _084_;
  (* src = "../../top/cfg_regs.sv:94.13-127.20" *)
  wire [3:0] _085_;
  (* src = "../../top/cfg_regs.sv:92.18-128.12" *)
  wire [3:0] _086_;
  (* src = "../../top/cfg_regs.sv:94.13-127.20" *)
  wire [3:0] _087_;
  (* src = "../../top/cfg_regs.sv:92.18-128.12" *)
  wire [3:0] _088_;
  (* src = "../../top/cfg_regs.sv:211.26-213.20" *)
  wire _089_;
  (* src = "../../top/cfg_regs.sv:209.17-213.20" *)
  wire _090_;
  (* src = "../../top/cfg_regs.sv:211.26-213.20" *)
  wire _091_;
  (* src = "../../top/cfg_regs.sv:209.17-213.20" *)
  wire _092_;
  (* src = "../../top/cfg_regs.sv:211.26-213.20" *)
  wire _093_;
  (* src = "../../top/cfg_regs.sv:209.17-213.20" *)
  wire _094_;
  (* src = "../../top/cfg_regs.sv:211.26-213.20" *)
  wire _095_;
  (* src = "../../top/cfg_regs.sv:209.17-213.20" *)
  wire _096_;
  (* src = "../../top/cfg_regs.sv:94.13-127.20" *)
  wire [3:0] _097_;
  (* src = "../../top/cfg_regs.sv:92.18-128.12" *)
  wire [3:0] _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire [11:0] _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire [11:0] _129_;
  wire _130_;
  wire [1:0] _131_;
  wire _132_;
  wire [1:0] _133_;
  wire _134_;
  wire [1:0] _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire [1:0] _141_;
  wire _142_;
  wire [13:0] _143_;
  wire _144_;
  wire [13:0] _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire [13:0] _151_;
  wire _152_;
  wire [15:0] _153_;
  wire _154_;
  wire [15:0] _155_;
  wire _156_;
  wire [15:0] _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire [15:0] _163_;
  wire _164_;
  wire [1:0] _165_;
  wire _166_;
  wire [1:0] _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire [1:0] _173_;
  wire _174_;
  wire [1:0] _175_;
  wire _176_;
  wire [1:0] _177_;
  wire _178_;
  wire [1:0] _179_;
  wire _180_;
  wire [1:0] _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire [1:0] _187_;
  wire _188_;
  wire [3:0] _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire [3:0] _195_;
  wire _196_;
  wire [31:0] _197_;
  wire _198_;
  wire [63:0] _199_;
  wire _200_;
  wire [63:0] _201_;
  wire _202_;
  wire [63:0] _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire [63:0] _209_;
  wire _210_;
  wire [63:0] _211_;
  wire _212_;
  wire [63:0] _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire [63:0] _219_;
  wire _220_;
  wire [3:0] _221_;
  wire _222_;
  wire [3:0] _223_;
  wire _224_;
  wire [3:0] _225_;
  wire _226_;
  wire [3:0] _227_;
  wire _228_;
  wire [3:0] _229_;
  wire _230_;
  wire [3:0] _231_;
  wire _232_;
  wire [3:0] _233_;
  wire _234_;
  wire [3:0] _235_;
  wire _236_;
  wire [63:0] _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire [63:0] _243_;
  wire _244_;
  wire [3:0] _245_;
  wire _246_;
  wire [3:0] _247_;
  wire _248_;
  wire [3:0] _249_;
  wire _250_;
  wire [3:0] _251_;
  wire _252_;
  wire [3:0] _253_;
  wire _254_;
  wire [3:0] _255_;
  wire _256_;
  wire [63:0] _257_;
  wire _258_;
  wire [3:0] _259_;
  wire _260_;
  (* src = "../../top/cfg_regs.sv:94.13-127.20" *)
  wire [3:0] _261_;
  (* src = "../../top/cfg_regs.sv:92.18-128.12" *)
  wire [3:0] _262_;
  (* src = "../../top/cfg_regs.sv:31.37" *)
  output [3:0] alpha;
  wire [3:0] alpha;
  (* src = "../../top/cfg_regs.sv:68.30" *)
  reg [3:0] alpha_reg;
  (* src = "../../top/cfg_regs.sv:19.37" *)
  input [7:0] cfg_addr;
  wire [7:0] cfg_addr;
  (* src = "../../top/cfg_regs.sv:23.37" *)
  output [31:0] cfg_rdata;
  reg [31:0] cfg_rdata;
  (* src = "../../top/cfg_regs.sv:22.37" *)
  input cfg_re;
  wire cfg_re;
  (* src = "../../top/cfg_regs.sv:20.37" *)
  input [31:0] cfg_wdata;
  wire [31:0] cfg_wdata;
  (* src = "../../top/cfg_regs.sv:21.37" *)
  input cfg_we;
  wire cfg_we;
  (* src = "../../top/cfg_regs.sv:15.37" *)
  input clk;
  wire clk;
  (* src = "../../top/cfg_regs.sv:30.37" *)
  output [63:0] idle_base_th;
  wire [63:0] idle_base_th;
  (* src = "../../top/cfg_regs.sv:67.30" *)
  reg [63:0] idle_base_th_reg;
  (* src = "../../top/cfg_regs.sv:35.37" *)
  output irq;
  wire irq;
  (* src = "../../top/cfg_regs.sv:70.30" *)
  reg [3:0] irq_mask_reg;
  (* src = "../../top/cfg_regs.sv:71.30" *)
  reg [3:0] irq_status_reg;
  (* src = "../../top/cfg_regs.sv:29.37" *)
  output [3:0] periph_en;
  wire [3:0] periph_en;
  (* src = "../../top/cfg_regs.sv:66.30" *)
  reg [3:0] periph_en_reg;
  (* src = "../../top/cfg_regs.sv:16.37" *)
  input rst_n;
  wire rst_n;
  (* src = "../../top/cfg_regs.sv:26.37" *)
  input [7:0] state;
  wire [7:0] state;
  (* src = "../../top/cfg_regs.sv:75.30" *)
  wire [3:0] state_changed;
  (* src = "../../top/cfg_regs.sv:74.30" *)
  reg [7:0] state_prev;
  (* src = "../../top/cfg_regs.sv:32.37" *)
  output [3:0] wake_mask;
  wire [3:0] wake_mask;
  (* src = "../../top/cfg_regs.sv:69.30" *)
  reg [3:0] wake_mask_reg;
  assign _008_ = ! rst_n;
  assign _000_ = $signed(_060_) < (* src = "../../top/cfg_regs.sv:121.29-121.36" *) $signed(32'd4);
  assign _001_ = $signed(_060_) < (* src = "../../top/cfg_regs.sv:122.29-122.70" *) $signed(4'h4);
  assign _002_ = $signed(_060_) >= (* src = "../../top/cfg_regs.sv:122.29-122.70" *) $signed(1'h0);
  assign _003_ = _002_ && (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _001_;
  assign _004_ = _003_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 16'hffff : 16'h0000;
  (* src = "../../top/cfg_regs.sv:122.29-122.70" *)
  \$bwmux  #(
    .WIDTH(32'd64)
  ) _269_ (
    .A(idle_base_th_reg),
    .B({ cfg_wdata[15:0], cfg_wdata[15:0], cfg_wdata[15:0], cfg_wdata[15:0] }),
    .S(_006_),
    .Y(_007_)
  );
  assign _017_ = ~ (* src = "../../top/cfg_regs.sv:113.56-113.73" *) cfg_wdata[3:0];
  assign _010_ = ! rst_n;
  assign _012_ = cfg_addr >= (* src = "../../top/cfg_regs.sv:164.26-164.55" *) 8'h10;
  assign _013_ = { 24'h000000, cfg_addr } < (* src = "../../top/cfg_regs.sv:165.26-165.64" *) 32'd32;
  assign _014_ = _012_ && (* src = "../../top/cfg_regs.sv:164.25-165.65" *) _013_;
  assign _015_ = { 24'h000000, cfg_addr } - (* src = "../../top/cfg_regs.sv:166.46-166.74" *) 32'd16;
  assign _027_ = irq_status_reg & (* src = "../../top/cfg_regs.sv:113.39-113.73" *) _017_;
  assign _018_ = $signed(_016_) < (* src = "../../top/cfg_regs.sv:167.29-167.36" *) $signed(32'd4);
  assign _019_ = $signed(_016_) < (* src = "../../top/cfg_regs.sv:168.49-168.70" *) $signed(4'h4);
  assign _021_ = _019_ ? (* src = "../../top/cfg_regs.sv:168.49-168.70" *) _020_ : 16'hxxxx;
  assign _023_ = cfg_addr >= (* src = "../../top/cfg_regs.sv:172.31-172.58" *) 8'h80;
  assign _024_ = { 24'h000000, cfg_addr } < (* src = "../../top/cfg_regs.sv:173.31-173.67" *) 32'd144;
  assign _025_ = _023_ && (* src = "../../top/cfg_regs.sv:172.30-173.68" *) _024_;
  assign _026_ = { 24'h000000, cfg_addr } - (* src = "../../top/cfg_regs.sv:174.46-174.72" *) 32'd128;
  assign _034_ = cfg_addr >= (* src = "../../top/cfg_regs.sv:118.26-118.55" *) 8'h10;
  assign _029_ = $signed(_028_) < (* src = "../../top/cfg_regs.sv:175.29-175.36" *) $signed(32'd4);
  assign _030_ = $signed(_028_) < (* src = "../../top/cfg_regs.sv:176.47-176.57" *) $signed(4'h4);
  assign _032_ = _030_ ? (* src = "../../top/cfg_regs.sv:176.47-176.57" *) _031_ : 2'hx;
  assign _041_ = { 24'h000000, cfg_addr } < (* src = "../../top/cfg_regs.sv:119.26-119.64" *) 32'd32;
  assign _035_ = ! rst_n;
  assign _037_ = state[1:0] != (* src = "../../top/cfg_regs.sv:198.33-198.58" *) state_prev[1:0];
  assign _038_ = state[3:2] != (* src = "../../top/cfg_regs.sv:198.33-198.58" *) state_prev[3:2];
  assign _039_ = state[5:4] != (* src = "../../top/cfg_regs.sv:198.33-198.58" *) state_prev[5:4];
  assign _040_ = state[7:6] != (* src = "../../top/cfg_regs.sv:198.33-198.58" *) state_prev[7:6];
  assign _050_ = _034_ && (* src = "../../top/cfg_regs.sv:118.25-119.65" *) _041_;
  assign _042_ = ! rst_n;
  assign _044_ = cfg_addr == (* src = "../../top/cfg_regs.sv:211.41-211.68" *) 8'hc0;
  assign _045_ = cfg_we && (* src = "../../top/cfg_regs.sv:211.30-211.69" *) _044_;
  assign _046_ = _045_ && (* src = "../../top/cfg_regs.sv:211.30-211.85" *) cfg_wdata[0];
  assign _047_ = cfg_addr == (* src = "../../top/cfg_regs.sv:211.41-211.68" *) 8'hc0;
  assign _048_ = cfg_we && (* src = "../../top/cfg_regs.sv:211.30-211.69" *) _047_;
  assign _049_ = _048_ && (* src = "../../top/cfg_regs.sv:211.30-211.85" *) cfg_wdata[1];
  assign _057_ = { 24'h000000, cfg_addr } - (* src = "../../top/cfg_regs.sv:120.46-120.74" *) 32'd16;
  assign _051_ = cfg_addr == (* src = "../../top/cfg_regs.sv:211.41-211.68" *) 8'hc0;
  assign _052_ = cfg_we && (* src = "../../top/cfg_regs.sv:211.30-211.69" *) _051_;
  assign _053_ = _052_ && (* src = "../../top/cfg_regs.sv:211.30-211.85" *) cfg_wdata[2];
  assign _054_ = cfg_addr == (* src = "../../top/cfg_regs.sv:211.41-211.68" *) 8'hc0;
  assign _055_ = cfg_we && (* src = "../../top/cfg_regs.sv:211.30-211.69" *) _054_;
  assign _056_ = _055_ && (* src = "../../top/cfg_regs.sv:211.30-211.85" *) cfg_wdata[3];
  assign _058_ = irq_status_reg & (* src = "../../top/cfg_regs.sv:219.20-219.49" *) irq_mask_reg;
  assign _059_ = | (* src = "../../top/cfg_regs.sv:219.18-219.50" *) _058_;
  assign _063_[1:0] = _028_[0] ? (* src = "../../top/cfg_regs.sv:176.47-176.57" *) state[3:2] : state[1:0];
  assign _063_[3:2] = _028_[0] ? (* src = "../../top/cfg_regs.sv:176.47-176.57" *) state[7:6] : state[5:4];
  assign _064_ = _028_[1] ? (* src = "../../top/cfg_regs.sv:176.47-176.57" *) _063_[3:2] : _063_[1:0];
  assign _065_[15:0] = _016_[0] ? (* src = "../../top/cfg_regs.sv:168.49-168.70" *) idle_base_th_reg[31:16] : idle_base_th_reg[15:0];
  assign _065_[31:16] = _016_[0] ? (* src = "../../top/cfg_regs.sv:168.49-168.70" *) idle_base_th_reg[63:48] : idle_base_th_reg[47:32];
  assign _066_ = _016_[1] ? (* src = "../../top/cfg_regs.sv:168.49-168.70" *) _065_[31:16] : _065_[15:0];
  assign _067_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h0;
  assign _068_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h1;
  assign _069_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h2;
  assign _070_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h3;
  assign _071_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h0;
  assign _072_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h1;
  assign _073_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h2;
  assign _074_ = _060_[1:0] == (* src = "../../top/cfg_regs.sv:122.29-122.70" *) 2'h3;
  assign _006_[15:0] = _067_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _006_[31:16] = _068_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _006_[47:32] = _069_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _006_[63:48] = _070_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _005_[15:0] = _071_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _005_[31:16] = _072_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _005_[47:32] = _073_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  assign _005_[63:48] = _074_ ? (* src = "../../top/cfg_regs.sv:122.29-122.70" *) _004_ : 16'h0000;
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) alpha_reg <= 4'h8;
    else alpha_reg <= _062_;
  (* src = "../../top/cfg_regs.sv:134.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) cfg_rdata <= 32'd0;
    else cfg_rdata <= _075_;
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_base_th_reg[15:0] <= 16'h03e8;
    else idle_base_th_reg[15:0] <= _084_[15:0];
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_base_th_reg[31:16] <= 16'h03e8;
    else idle_base_th_reg[31:16] <= _084_[31:16];
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_base_th_reg[47:32] <= 16'h03e8;
    else idle_base_th_reg[47:32] <= _084_[47:32];
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) idle_base_th_reg[63:48] <= 16'h03e8;
    else idle_base_th_reg[63:48] <= _084_[63:48];
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) irq_mask_reg <= 4'h0;
    else irq_mask_reg <= _086_;
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) irq_status_reg <= 4'h0;
    else irq_status_reg <= _088_;
  (* src = "../../top/cfg_regs.sv:203.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) irq_status_reg <= 4'h0;
    else irq_status_reg <= { _096_, _094_, _092_, _090_ };
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) periph_en_reg <= 4'h0;
    else periph_en_reg <= _098_;
  (* src = "../../top/cfg_regs.sv:187.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state_prev[1:0] <= 2'h0;
    else state_prev[1:0] <= state[1:0];
  (* src = "../../top/cfg_regs.sv:187.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state_prev[3:2] <= 2'h0;
    else state_prev[3:2] <= state[3:2];
  (* src = "../../top/cfg_regs.sv:187.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state_prev[5:4] <= 2'h0;
    else state_prev[5:4] <= state[5:4];
  (* src = "../../top/cfg_regs.sv:187.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state_prev[7:6] <= 2'h0;
    else state_prev[7:6] <= state[7:6];
  (* src = "../../top/cfg_regs.sv:80.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) wake_mask_reg <= 4'hf;
    else wake_mask_reg <= _262_;
  assign _099_ = _100_ ? (* src = "../../top/cfg_regs.sv:212.21-212.47|../../top/cfg_regs.sv:211.26-213.20" *) 1'h0 : irq_status_reg[3];
  assign _101_ = _102_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'hx : _099_;
  assign _103_ = _104_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'h1 : _095_;
  assign _105_ = _106_ ? (* src = "../../top/cfg_regs.sv:212.21-212.47|../../top/cfg_regs.sv:211.26-213.20" *) 1'h0 : irq_status_reg[2];
  assign _107_ = _108_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'hx : _105_;
  assign _109_ = _110_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'h1 : _093_;
  assign _111_ = _112_ ? (* src = "../../top/cfg_regs.sv:212.21-212.47|../../top/cfg_regs.sv:211.26-213.20" *) 1'h0 : irq_status_reg[1];
  assign _113_ = _114_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'hx : _111_;
  assign _115_ = _116_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'h1 : _091_;
  assign _117_ = _118_ ? (* src = "../../top/cfg_regs.sv:212.21-212.47|../../top/cfg_regs.sv:211.26-213.20" *) 1'h0 : irq_status_reg[0];
  assign _119_ = _120_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'hx : _117_;
  assign _121_ = _122_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:210.21-210.47|../../top/cfg_regs.sv:209.17-213.20" *) 1'h1 : _089_;
  function [11:0] _360_;
    input [11:0] a;
    input [59:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _360_ = b[11:0];
      5'b???1?:
        _360_ = b[23:12];
      5'b??1??:
        _360_ = b[35:24];
      5'b?1???:
        _360_ = b[47:36];
      5'b1????:
        _360_ = b[59:48];
      default:
        _360_ = a;
    endcase
  endfunction
  assign _123_ = _360_(_077_[15:4], 60'h000000000000000, { _128_, _127_, _126_, _125_, _124_ });
  assign _124_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _125_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _126_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _127_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _128_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _129_ = _130_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _123_ : 12'hxxx;
  assign _131_ = _132_ ? (* src = "../../top/cfg_regs.sv:173.70-178.24|../../top/cfg_regs.sv:172.26-178.24" *) _079_ : 2'h0;
  assign _133_ = _134_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:165.67-170.24|../../top/cfg_regs.sv:164.21-178.24" *) 2'hx : _131_;
  function [1:0] _369_;
    input [1:0] a;
    input [9:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _369_ = b[1:0];
      5'b???1?:
        _369_ = b[3:2];
      5'b??1??:
        _369_ = b[5:4];
      5'b?1???:
        _369_ = b[7:6];
      5'b1????:
        _369_ = b[9:8];
      default:
        _369_ = a;
    endcase
  endfunction
  assign _135_ = _369_(_133_, 10'hxxx, { _140_, _139_, _138_, _137_, _136_ });
  assign _136_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _137_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _138_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _139_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _140_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _141_ = _142_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _135_ : 2'hx;
  assign _143_ = _144_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:165.67-170.24|../../top/cfg_regs.sv:164.21-178.24" *) _076_[15:2] : 14'h0000;
  function [13:0] _377_;
    input [13:0] a;
    input [69:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _377_ = b[13:0];
      5'b???1?:
        _377_ = b[27:14];
      5'b??1??:
        _377_ = b[41:28];
      5'b?1???:
        _377_ = b[55:42];
      5'b1????:
        _377_ = b[69:56];
      default:
        _377_ = a;
    endcase
  endfunction
  assign _145_ = _377_(_143_, 70'hxxxxxxxxxxxxxxxxxx, { _150_, _149_, _148_, _147_, _146_ });
  assign _146_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _147_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _148_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _149_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _150_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _151_ = _152_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _145_ : 14'hxxxx;
  assign _153_ = _154_ ? (* src = "../../top/cfg_regs.sv:168.29-168.71|../../top/cfg_regs.sv:167.25-169.28" *) _022_ : 16'h0000;
  assign _155_ = _156_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:165.67-170.24|../../top/cfg_regs.sv:164.21-178.24" *) _153_ : 16'hxxxx;
  function [15:0] _386_;
    input [15:0] a;
    input [79:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _386_ = b[15:0];
      5'b???1?:
        _386_ = b[31:16];
      5'b??1??:
        _386_ = b[47:32];
      5'b?1???:
        _386_ = b[63:48];
      5'b1????:
        _386_ = b[79:64];
      default:
        _386_ = a;
    endcase
  endfunction
  assign _157_ = _386_(_155_, 80'hxxxxxxxxxxxxxxxxxxxx, { _162_, _161_, _160_, _159_, _158_ });
  assign _158_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _159_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _160_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _161_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _162_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _163_ = _164_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _157_ : 16'hxxxx;
  assign _165_ = _166_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:165.67-170.24|../../top/cfg_regs.sv:164.21-178.24" *) _076_[1:0] : _080_;
  function [1:0] _394_;
    input [1:0] a;
    input [9:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _394_ = b[1:0];
      5'b???1?:
        _394_ = b[3:2];
      5'b??1??:
        _394_ = b[5:4];
      5'b?1???:
        _394_ = b[7:6];
      5'b1????:
        _394_ = b[9:8];
      default:
        _394_ = a;
    endcase
  endfunction
  assign _167_ = _394_(_165_, 10'hxxx, { _172_, _171_, _170_, _169_, _168_ });
  assign _168_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _169_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _170_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _171_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _172_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _173_ = _174_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _167_ : 2'hx;
  assign _175_ = _176_ ? (* src = "../../top/cfg_regs.sv:176.29-176.58|../../top/cfg_regs.sv:175.25-177.28" *) _033_ : 2'h0;
  assign _177_ = _178_ ? (* src = "../../top/cfg_regs.sv:173.70-178.24|../../top/cfg_regs.sv:172.26-178.24" *) _175_ : 2'hx;
  assign _179_ = _180_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:165.67-170.24|../../top/cfg_regs.sv:164.21-178.24" *) 2'hx : _177_;
  function [1:0] _404_;
    input [1:0] a;
    input [9:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _404_ = b[1:0];
      5'b???1?:
        _404_ = b[3:2];
      5'b??1??:
        _404_ = b[5:4];
      5'b?1???:
        _404_ = b[7:6];
      5'b1????:
        _404_ = b[9:8];
      default:
        _404_ = a;
    endcase
  endfunction
  assign _181_ = _404_(_179_, 10'hxxx, { _186_, _185_, _184_, _183_, _182_ });
  assign _182_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _183_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _184_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _185_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _186_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _187_ = _188_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _181_ : 2'hx;
  function [3:0] _411_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _411_ = b[3:0];
      5'b???1?:
        _411_ = b[7:4];
      5'b??1??:
        _411_ = b[11:8];
      5'b?1???:
        _411_ = b[15:12];
      5'b1????:
        _411_ = b[19:16];
      default:
        _411_ = a;
    endcase
  endfunction
  assign _189_ = _411_(_077_[3:0], { periph_en_reg, alpha_reg, wake_mask_reg, irq_mask_reg, irq_status_reg }, { _194_, _193_, _192_, _191_, _190_ });
  assign _190_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:159.21-159.56|../../top/cfg_regs.sv:141.13-180.20" *) 8'hc0;
  assign _191_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:155.21-155.54|../../top/cfg_regs.sv:141.13-180.20" *) 8'h0c;
  assign _192_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:151.21-151.55|../../top/cfg_regs.sv:141.13-180.20" *) 8'h08;
  assign _193_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:147.21-147.49|../../top/cfg_regs.sv:141.13-180.20" *) 8'h04;
  assign _194_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:143.21-143.55|../../top/cfg_regs.sv:141.13-180.20" *) cfg_addr;
  assign _195_ = _196_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) _189_ : 4'hx;
  assign _197_ = _198_ ? (* src = "../../top/cfg_regs.sv:137.30-181.12|../../top/cfg_regs.sv:137.18-181.12" *) { 16'h0000, _078_ } : cfg_rdata;
  assign _199_ = _200_ ? (* src = "../../top/cfg_regs.sv:122.29-122.71|../../top/cfg_regs.sv:121.25-123.28" *) _007_ : idle_base_th_reg;
  assign _201_ = _202_ ? (* src = "../../top/cfg_regs.sv:119.67-124.24|../../top/cfg_regs.sv:118.21-124.24" *) _199_ : 64'hxxxxxxxxxxxxxxxx;
  function [63:0] _421_;
    input [63:0] a;
    input [319:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _421_ = b[63:0];
      5'b???1?:
        _421_ = b[127:64];
      5'b??1??:
        _421_ = b[191:128];
      5'b?1???:
        _421_ = b[255:192];
      5'b1????:
        _421_ = b[319:256];
      default:
        _421_ = a;
    endcase
  endfunction
  assign _203_ = _421_(_201_, 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { _208_, _207_, _206_, _205_, _204_ });
  assign _204_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *) 8'hc0;
  assign _205_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:108.21-108.54|../../top/cfg_regs.sv:94.13-127.20" *) 8'h0c;
  assign _206_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:104.21-104.55|../../top/cfg_regs.sv:94.13-127.20" *) 8'h08;
  assign _207_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:100.21-100.49|../../top/cfg_regs.sv:94.13-127.20" *) 8'h04;
  assign _208_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:96.21-96.55|../../top/cfg_regs.sv:94.13-127.20" *) cfg_addr;
  assign _209_ = _210_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _203_ : 64'hxxxxxxxxxxxxxxxx;
  assign _211_ = _212_ ? (* src = "../../top/cfg_regs.sv:119.67-124.24|../../top/cfg_regs.sv:118.21-124.24" *) _081_ : idle_base_th_reg;
  function [63:0] _429_;
    input [63:0] a;
    input [319:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _429_ = b[63:0];
      5'b???1?:
        _429_ = b[127:64];
      5'b??1??:
        _429_ = b[191:128];
      5'b?1???:
        _429_ = b[255:192];
      5'b1????:
        _429_ = b[319:256];
      default:
        _429_ = a;
    endcase
  endfunction
  assign _213_ = _429_(_211_, 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { _218_, _217_, _216_, _215_, _214_ });
  assign _214_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *) 8'hc0;
  assign _215_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:108.21-108.54|../../top/cfg_regs.sv:94.13-127.20" *) 8'h0c;
  assign _216_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:104.21-104.55|../../top/cfg_regs.sv:94.13-127.20" *) 8'h08;
  assign _217_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:100.21-100.49|../../top/cfg_regs.sv:94.13-127.20" *) 8'h04;
  assign _218_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:96.21-96.55|../../top/cfg_regs.sv:94.13-127.20" *) cfg_addr;
  assign _219_ = _220_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _213_ : 64'hxxxxxxxxxxxxxxxx;
  assign _221_ = _222_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *) _027_ : irq_status_reg;
  assign _222_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *) 8'hc0;
  assign _223_ = _224_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _221_ : 4'hx;
  assign _225_ = _226_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:108.21-108.54|../../top/cfg_regs.sv:94.13-127.20" *) cfg_wdata[3:0] : irq_mask_reg;
  assign _226_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:108.21-108.54|../../top/cfg_regs.sv:94.13-127.20" *) 8'h0c;
  assign _227_ = _228_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _225_ : 4'hx;
  assign _229_ = _230_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:104.21-104.55|../../top/cfg_regs.sv:94.13-127.20" *) cfg_wdata[3:0] : wake_mask_reg;
  assign _230_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:104.21-104.55|../../top/cfg_regs.sv:94.13-127.20" *) 8'h08;
  assign _231_ = _232_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _229_ : 4'hx;
  assign _233_ = _234_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:100.21-100.49|../../top/cfg_regs.sv:94.13-127.20" *) cfg_wdata[3:0] : alpha_reg;
  assign _234_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:100.21-100.49|../../top/cfg_regs.sv:94.13-127.20" *) 8'h04;
  assign _235_ = _236_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _233_ : 4'hx;
  function [63:0] _448_;
    input [63:0] a;
    input [319:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _448_ = b[63:0];
      5'b???1?:
        _448_ = b[127:64];
      5'b??1??:
        _448_ = b[191:128];
      5'b?1???:
        _448_ = b[255:192];
      5'b1????:
        _448_ = b[319:256];
      default:
        _448_ = a;
    endcase
  endfunction
  assign _237_ = _448_(_082_, { idle_base_th_reg, idle_base_th_reg, idle_base_th_reg, idle_base_th_reg, idle_base_th_reg }, { _242_, _241_, _240_, _239_, _238_ });
  assign _238_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:113.21-113.74|../../top/cfg_regs.sv:94.13-127.20" *) 8'hc0;
  assign _239_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:108.21-108.54|../../top/cfg_regs.sv:94.13-127.20" *) 8'h0c;
  assign _240_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:104.21-104.55|../../top/cfg_regs.sv:94.13-127.20" *) 8'h08;
  assign _241_ = cfg_addr == (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:100.21-100.49|../../top/cfg_regs.sv:94.13-127.20" *) 8'h04;
  assign _242_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:96.21-96.55|../../top/cfg_regs.sv:94.13-127.20" *) cfg_addr;
  assign _243_ = _244_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _237_ : 64'hxxxxxxxxxxxxxxxx;
  assign _245_ = _246_ ? (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:96.21-96.55|../../top/cfg_regs.sv:94.13-127.20" *) cfg_wdata[3:0] : periph_en_reg;
  assign _246_ = ! (* full_case = 32'd1 *) (* src = "../../top/cfg_regs.sv:96.21-96.55|../../top/cfg_regs.sv:94.13-127.20" *) cfg_addr;
  assign _247_ = _248_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _245_ : 4'hx;
  assign _249_ = _250_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _087_ : irq_status_reg;
  assign _251_ = _252_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _085_ : irq_mask_reg;
  assign _253_ = _254_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _261_ : wake_mask_reg;
  assign _255_ = _256_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _061_ : alpha_reg;
  assign _257_ = _258_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _083_ : idle_base_th_reg;
  assign _259_ = _260_ ? (* src = "../../top/cfg_regs.sv:94.13-127.20|../../top/cfg_regs.sv:92.18-128.12" *) _097_ : periph_en_reg;
  assign state_changed = { _040_, _039_, _038_, _037_ };
  assign irq = _059_;
  assign periph_en = periph_en_reg;
  assign idle_base_th = idle_base_th_reg;
  assign alpha = alpha_reg;
  assign wake_mask = wake_mask_reg;
  assign _100_ = _056_;
  assign _102_ = state_changed[3];
  assign _095_ = _101_;
  assign _104_ = state_changed[3];
  assign _096_ = _103_;
  assign _106_ = _053_;
  assign _108_ = state_changed[2];
  assign _093_ = _107_;
  assign _110_ = state_changed[2];
  assign _094_ = _109_;
  assign _112_ = _049_;
  assign _114_ = state_changed[1];
  assign _091_ = _113_;
  assign _116_ = state_changed[1];
  assign _092_ = _115_;
  assign _118_ = _046_;
  assign _120_ = state_changed[0];
  assign _089_ = _119_;
  assign _122_ = state_changed[0];
  assign _090_ = _121_;
  assign _130_ = cfg_re;
  assign _078_[15:4] = _129_;
  assign _132_ = _025_;
  assign _134_ = _014_;
  assign _142_ = cfg_re;
  assign _080_ = _141_;
  assign _144_ = _014_;
  assign _152_ = cfg_re;
  assign _077_[15:2] = _151_;
  assign _154_ = _018_;
  assign _156_ = _014_;
  assign _164_ = cfg_re;
  assign _076_ = _163_;
  assign _166_ = _014_;
  assign _174_ = cfg_re;
  assign _077_[1:0] = _173_;
  assign _176_ = _029_;
  assign _178_ = _025_;
  assign _180_ = _014_;
  assign _188_ = cfg_re;
  assign _079_ = _187_;
  assign _196_ = cfg_re;
  assign _078_[3:0] = _195_;
  assign _198_ = cfg_re;
  assign _075_ = _197_;
  assign _200_ = _000_;
  assign _202_ = _050_;
  assign _210_ = cfg_we;
  assign _081_ = _209_;
  assign _212_ = _050_;
  assign _220_ = cfg_we;
  assign _082_ = _219_;
  assign _224_ = cfg_we;
  assign _087_ = _223_;
  assign _228_ = cfg_we;
  assign _085_ = _227_;
  assign _232_ = cfg_we;
  assign _261_ = _231_;
  assign _236_ = cfg_we;
  assign _061_ = _235_;
  assign _244_ = cfg_we;
  assign _083_ = _243_;
  assign _248_ = cfg_we;
  assign _097_ = _247_;
  assign _250_ = cfg_we;
  assign _088_ = _249_;
  assign _252_ = cfg_we;
  assign _086_ = _251_;
  assign _254_ = cfg_we;
  assign _262_ = _253_;
  assign _256_ = cfg_we;
  assign _062_ = _255_;
  assign _258_ = cfg_we;
  assign _084_ = _257_;
  assign _260_ = cfg_we;
  assign _098_ = _259_;
  assign _009_ = rst_n;
  assign _060_ = { 2'h0, _057_[31:2] };
  assign _011_ = rst_n;
  assign _016_ = { 2'h0, _015_[31:2] };
  assign _028_ = { 2'h0, _026_[31:2] };
  assign _036_ = rst_n;
  assign _043_ = rst_n;
  assign _022_ = _021_;
  assign _033_ = _032_;
  assign _031_ = _064_;
  assign _020_ = _066_;
endmodule

(* src = "../../top/clock_gater.sv:21.8" *)
module \clock_gater$pwr_ctrl_top.u_clock_gater (rst_n, scan_en, gclk_out, clk_req, clk_in);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  (* src = "../../top/clock_gater.sv:50.17-52.20" *)
  wire _20_;
  (* src = "../../top/clock_gater.sv:50.17-52.20" *)
  wire _21_;
  (* src = "../../top/clock_gater.sv:50.17-52.20" *)
  wire _22_;
  (* src = "../../top/clock_gater.sv:50.17-52.20" *)
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  (* src = "../../top/clock_gater.sv:24.28" *)
  input clk_in;
  wire clk_in;
  (* src = "../../top/clock_gater.sv:27.28" *)
  input [3:0] clk_req;
  wire [3:0] clk_req;
  (* src = "../../top/clock_gater.sv:34.19" *)
  reg [3:0] enable_latched;
  (* src = "../../top/clock_gater.sv:28.28" *)
  output [3:0] gclk_out;
  wire [3:0] gclk_out;
  (* src = "../../top/clock_gater.sv:43.19" *)
  wire \gen_clock_gates[0].enable_in ;
  (* src = "../../top/clock_gater.sv:43.19" *)
  wire \gen_clock_gates[1].enable_in ;
  (* src = "../../top/clock_gater.sv:43.19" *)
  wire \gen_clock_gates[2].enable_in ;
  (* src = "../../top/clock_gater.sv:43.19" *)
  wire \gen_clock_gates[3].enable_in ;
  (* src = "../../top/clock_gater.sv:25.28" *)
  input rst_n;
  wire rst_n;
  (* src = "../../top/clock_gater.sv:26.28" *)
  input scan_en;
  wire scan_en;
  assign _00_ = clk_req[0] | (* src = "../../top/clock_gater.sv:44.32-44.52" *) scan_en;
  assign _01_ = ! (* src = "../../top/clock_gater.sv:50.21-50.28" *) clk_in;
  (* src = "../../top/clock_gater.sv:49.13" *)
  always @*
    if (!clk_in) enable_latched[1] = _03_;
  assign _04_ = clk_in & (* src = "../../top/clock_gater.sv:57.34-57.60" *) enable_latched[1];
  assign _05_ = clk_req[2] | (* src = "../../top/clock_gater.sv:44.32-44.52" *) scan_en;
  assign _06_ = ! (* src = "../../top/clock_gater.sv:50.21-50.28" *) clk_in;
  assign _14_ = ! (* src = "../../top/clock_gater.sv:50.21-50.28" *) clk_in;
  (* src = "../../top/clock_gater.sv:49.13" *)
  always @*
    if (!clk_in) enable_latched[2] = _08_;
  assign _09_ = clk_in & (* src = "../../top/clock_gater.sv:57.34-57.60" *) enable_latched[2];
  assign _10_ = clk_req[3] | (* src = "../../top/clock_gater.sv:44.32-44.52" *) scan_en;
  assign _11_ = ! (* src = "../../top/clock_gater.sv:50.21-50.28" *) clk_in;
  (* src = "../../top/clock_gater.sv:49.13" *)
  always @*
    if (!clk_in) enable_latched[3] = _13_;
  assign _15_ = clk_in & (* src = "../../top/clock_gater.sv:57.34-57.60" *) enable_latched[3];
  (* src = "../../top/clock_gater.sv:49.13" *)
  always @*
    if (!clk_in) enable_latched[0] = _17_;
  assign _18_ = clk_in & (* src = "../../top/clock_gater.sv:57.34-57.60" *) enable_latched[0];
  assign _19_ = clk_req[1] | (* src = "../../top/clock_gater.sv:44.32-44.52" *) scan_en;
  assign _24_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) enable_latched[3] : _10_;
  assign _26_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'hx : _10_;
  assign _28_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'h0 : 1'h1;
  assign _30_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) enable_latched[2] : _05_;
  assign _32_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'hx : _05_;
  assign _34_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'h0 : 1'h1;
  assign _36_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) enable_latched[1] : _19_;
  assign _38_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'hx : _19_;
  assign _40_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'h0 : 1'h1;
  assign _42_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) enable_latched[0] : _00_;
  assign _44_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'hx : _00_;
  assign _46_ = clk_in ? (* src = "../../top/clock_gater.sv:51.21-51.52|../../top/clock_gater.sv:50.17-52.20" *) 1'h0 : 1'h1;
  assign \gen_clock_gates[0].enable_in  = _00_;
  assign gclk_out[0] = _18_;
  assign \gen_clock_gates[1].enable_in  = _19_;
  assign gclk_out[1] = _04_;
  assign \gen_clock_gates[2].enable_in  = _05_;
  assign gclk_out[2] = _09_;
  assign \gen_clock_gates[3].enable_in  = _10_;
  assign gclk_out[3] = _15_;
  assign _25_ = _11_;
  assign _23_ = _24_;
  assign _27_ = _11_;
  assign _13_ = _26_;
  assign _29_ = _11_;
  assign _12_ = _28_;
  assign _31_ = _06_;
  assign _22_ = _30_;
  assign _33_ = _06_;
  assign _08_ = _32_;
  assign _35_ = _06_;
  assign _07_ = _34_;
  assign _37_ = _01_;
  assign _21_ = _36_;
  assign _39_ = _01_;
  assign _03_ = _38_;
  assign _41_ = _01_;
  assign _02_ = _40_;
  assign _43_ = _14_;
  assign _20_ = _42_;
  assign _45_ = _14_;
  assign _17_ = _44_;
  assign _47_ = _14_;
  assign _16_ = _46_;
endmodule

(* src = "../../top/idle_predictor.sv:10.8" *)
module \idle_predictor$pwr_ctrl_top.u_idle_predictor (clk, rst_n, idle_base_th, alpha, idle_count, recent_activity, sleep_eligible);
  wire [16:0] _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [16:0] _03_;
  wire [15:0] _04_;
  wire _05_;
  wire [15:0] _06_;
  wire [16:0] _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [16:0] _11_;
  wire _12_;
  wire [15:0] _13_;
  (* src = "../../top/idle_predictor.sv:79.17-83.20" *)
  wire [15:0] _14_;
  (* src = "../../top/idle_predictor.sv:79.17-83.20" *)
  wire [15:0] _15_;
  (* src = "../../top/idle_predictor.sv:79.17-83.20" *)
  wire [15:0] _16_;
  (* src = "../../top/idle_predictor.sv:79.17-83.20" *)
  wire [15:0] _17_;
  (* src = "../../top/idle_predictor.sv:68.17-72.20" *)
  wire [15:0] _18_;
  (* src = "../../top/idle_predictor.sv:68.17-72.20" *)
  wire [15:0] _19_;
  (* src = "../../top/idle_predictor.sv:68.17-72.20" *)
  wire [15:0] _20_;
  (* src = "../../top/idle_predictor.sv:68.17-72.20" *)
  wire [15:0] _21_;
  wire [15:0] _22_;
  wire _23_;
  wire [15:0] _24_;
  wire _25_;
  wire [15:0] _26_;
  wire _27_;
  wire [15:0] _28_;
  wire _29_;
  wire [15:0] _30_;
  wire _31_;
  wire [15:0] _32_;
  wire _33_;
  wire [15:0] _34_;
  wire _35_;
  wire [15:0] _36_;
  wire _37_;
  (* src = "../../top/idle_predictor.sv:34.26" *)
  wire [63:0] adaptive_threshold;
  (* src = "../../top/idle_predictor.sv:24.33" *)
  input [3:0] alpha;
  wire [3:0] alpha;
  (* src = "../../top/idle_predictor.sv:15.33" *)
  input clk;
  wire clk;
  (* src = "../../top/idle_predictor.sv:49.29" *)
  wire [15:0] \g_peripheral[0].adjustment ;
  (* src = "../../top/idle_predictor.sv:51.29" *)
  wire \g_peripheral[0].overflow ;
  (* src = "../../top/idle_predictor.sv:50.29" *)
  wire [16:0] \g_peripheral[0].sum_extended ;
  (* src = "../../top/idle_predictor.sv:49.29" *)
  wire [15:0] \g_peripheral[1].adjustment ;
  (* src = "../../top/idle_predictor.sv:51.29" *)
  wire \g_peripheral[1].overflow ;
  (* src = "../../top/idle_predictor.sv:50.29" *)
  wire [16:0] \g_peripheral[1].sum_extended ;
  (* src = "../../top/idle_predictor.sv:49.29" *)
  wire [15:0] \g_peripheral[2].adjustment ;
  (* src = "../../top/idle_predictor.sv:51.29" *)
  wire \g_peripheral[2].overflow ;
  (* src = "../../top/idle_predictor.sv:50.29" *)
  wire [16:0] \g_peripheral[2].sum_extended ;
  (* src = "../../top/idle_predictor.sv:49.29" *)
  wire [15:0] \g_peripheral[3].adjustment ;
  (* src = "../../top/idle_predictor.sv:51.29" *)
  wire \g_peripheral[3].overflow ;
  (* src = "../../top/idle_predictor.sv:50.29" *)
  wire [16:0] \g_peripheral[3].sum_extended ;
  (* src = "../../top/idle_predictor.sv:20.33" *)
  input [63:0] idle_base_th;
  wire [63:0] idle_base_th;
  (* src = "../../top/idle_predictor.sv:19.33" *)
  input [63:0] idle_count;
  wire [63:0] idle_count;
  (* src = "../../top/idle_predictor.sv:21.33" *)
  input [3:0] recent_activity;
  wire [3:0] recent_activity;
  (* src = "../../top/idle_predictor.sv:16.33" *)
  input rst_n;
  wire rst_n;
  (* src = "../../top/idle_predictor.sv:27.33" *)
  output [3:0] sleep_eligible;
  reg [3:0] sleep_eligible;
  (* src = "../../top/idle_predictor.sv:35.26" *)
  wire [3:0] sleep_eligible_comb;
  assign _04_ = idle_base_th[15:0] >> (* src = "../../top/idle_predictor.sv:69.34-69.58" *) alpha;
  assign _00_ = { 1'h0, idle_base_th[31:16] } + (* src = "../../top/idle_predictor.sv:75.32-75.76" *) { 1'h0, _19_ };
  assign _01_ = idle_count[31:16] >= (* src = "../../top/idle_predictor.sv:97.43-97.81" *) adaptive_threshold[31:16];
  assign _02_ = idle_base_th[47:32] >> (* src = "../../top/idle_predictor.sv:69.34-69.58" *) alpha;
  assign _03_ = { 1'h0, idle_base_th[47:32] } + (* src = "../../top/idle_predictor.sv:75.32-75.76" *) { 1'h0, _20_ };
  assign _05_ = idle_count[47:32] >= (* src = "../../top/idle_predictor.sv:97.43-97.81" *) adaptive_threshold[47:32];
  assign _06_ = idle_base_th[63:48] >> (* src = "../../top/idle_predictor.sv:69.34-69.58" *) alpha;
  assign _07_ = { 1'h0, idle_base_th[63:48] } + (* src = "../../top/idle_predictor.sv:75.32-75.76" *) { 1'h0, _21_ };
  assign _08_ = idle_count[63:48] >= (* src = "../../top/idle_predictor.sv:97.43-97.81" *) adaptive_threshold[63:48];
  assign _09_ = ! rst_n;
  assign _11_ = { 1'h0, idle_base_th[15:0] } + (* src = "../../top/idle_predictor.sv:75.32-75.76" *) { 1'h0, _18_ };
  assign _12_ = idle_count[15:0] >= (* src = "../../top/idle_predictor.sv:97.43-97.81" *) adaptive_threshold[15:0];
  assign _13_ = idle_base_th[31:16] >> (* src = "../../top/idle_predictor.sv:69.34-69.58" *) alpha;
  (* src = "../../top/idle_predictor.sv:109.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) sleep_eligible <= 4'h0;
    else sleep_eligible <= sleep_eligible_comb;
  assign _22_ = _23_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:80.21-80.55|../../top/idle_predictor.sv:79.17-83.20" *) 16'hffff : _07_[15:0];
  assign _24_ = _25_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:69.21-69.59|../../top/idle_predictor.sv:68.17-72.20" *) _06_ : 16'h0000;
  assign _26_ = _27_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:80.21-80.55|../../top/idle_predictor.sv:79.17-83.20" *) 16'hffff : _00_[15:0];
  assign _28_ = _29_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:69.21-69.59|../../top/idle_predictor.sv:68.17-72.20" *) _13_ : 16'h0000;
  assign _30_ = _31_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:80.21-80.55|../../top/idle_predictor.sv:79.17-83.20" *) 16'hffff : _03_[15:0];
  assign _32_ = _33_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:69.21-69.59|../../top/idle_predictor.sv:68.17-72.20" *) _02_ : 16'h0000;
  assign _34_ = _35_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:80.21-80.55|../../top/idle_predictor.sv:79.17-83.20" *) 16'hffff : _11_[15:0];
  assign _36_ = _37_ ? (* full_case = 32'd1 *) (* src = "../../top/idle_predictor.sv:69.21-69.59|../../top/idle_predictor.sv:68.17-72.20" *) _04_ : 16'h0000;
  assign adaptive_threshold[15:0] = _14_;
  assign \g_peripheral[0].adjustment  = _18_;
  assign \g_peripheral[0].sum_extended  = _11_;
  assign \g_peripheral[0].overflow  = _11_[16];
  assign sleep_eligible_comb[0] = _12_;
  assign adaptive_threshold[31:16] = _15_;
  assign \g_peripheral[1].adjustment  = _19_;
  assign \g_peripheral[1].sum_extended  = _00_;
  assign \g_peripheral[1].overflow  = _00_[16];
  assign sleep_eligible_comb[1] = _01_;
  assign adaptive_threshold[47:32] = _16_;
  assign \g_peripheral[2].adjustment  = _20_;
  assign \g_peripheral[2].sum_extended  = _03_;
  assign \g_peripheral[2].overflow  = _03_[16];
  assign sleep_eligible_comb[2] = _05_;
  assign adaptive_threshold[63:48] = _17_;
  assign \g_peripheral[3].adjustment  = _21_;
  assign \g_peripheral[3].sum_extended  = _07_;
  assign \g_peripheral[3].overflow  = _07_[16];
  assign sleep_eligible_comb[3] = _08_;
  assign _23_ = _07_[16];
  assign _17_ = _22_;
  assign _25_ = recent_activity[3];
  assign _21_ = _24_;
  assign _27_ = _00_[16];
  assign _15_ = _26_;
  assign _29_ = recent_activity[1];
  assign _19_ = _28_;
  assign _31_ = _03_[16];
  assign _16_ = _30_;
  assign _33_ = recent_activity[2];
  assign _20_ = _32_;
  assign _35_ = _11_[16];
  assign _14_ = _34_;
  assign _37_ = recent_activity[0];
  assign _18_ = _36_;
  assign _10_ = rst_n;
endmodule

(* src = "../../top/perf_counters.sv:11.8" *)
module \perf_counters$pwr_ctrl_top.u_perf_counters (clk, rst_n, state, sleep_count, active_cycles, idle_cycles);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire [31:0] _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire [31:0] _008_;
  wire _009_;
  wire _010_;
  wire [31:0] _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire [31:0] _017_;
  wire _018_;
  wire _019_;
  wire [31:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire [31:0] _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire _031_;
  wire _032_;
  wire [31:0] _033_;
  wire _034_;
  wire _035_;
  wire [31:0] _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire [31:0] _041_;
  wire _042_;
  wire _043_;
  wire [31:0] _044_;
  (* src = "../../top/perf_counters.sv:34.9-70.12" *)
  wire [127:0] _045_;
  (* src = "../../top/perf_counters.sv:48.21-50.24" *)
  wire [31:0] _046_;
  (* src = "../../top/perf_counters.sv:47.17-51.20" *)
  wire [31:0] _047_;
  (* src = "../../top/perf_counters.sv:48.21-50.24" *)
  wire [31:0] _048_;
  (* src = "../../top/perf_counters.sv:47.17-51.20" *)
  wire [31:0] _049_;
  (* src = "../../top/perf_counters.sv:48.21-50.24" *)
  wire [31:0] _050_;
  (* src = "../../top/perf_counters.sv:47.17-51.20" *)
  wire [31:0] _051_;
  (* src = "../../top/perf_counters.sv:48.21-50.24" *)
  wire [31:0] _052_;
  (* src = "../../top/perf_counters.sv:47.17-51.20" *)
  wire [31:0] _053_;
  (* src = "../../top/perf_counters.sv:34.9-70.12" *)
  wire [127:0] _054_;
  (* src = "../../top/perf_counters.sv:54.21-56.24" *)
  wire [31:0] _055_;
  (* src = "../../top/perf_counters.sv:53.17-57.20" *)
  wire [31:0] _056_;
  (* src = "../../top/perf_counters.sv:54.21-56.24" *)
  wire [31:0] _057_;
  (* src = "../../top/perf_counters.sv:53.17-57.20" *)
  wire [31:0] _058_;
  (* src = "../../top/perf_counters.sv:54.21-56.24" *)
  wire [31:0] _059_;
  (* src = "../../top/perf_counters.sv:53.17-57.20" *)
  wire [31:0] _060_;
  (* src = "../../top/perf_counters.sv:54.21-56.24" *)
  wire [31:0] _061_;
  (* src = "../../top/perf_counters.sv:53.17-57.20" *)
  wire [31:0] _062_;
  (* src = "../../top/perf_counters.sv:34.9-70.12" *)
  wire [7:0] _063_;
  wire _064_;
  wire [31:0] _065_;
  wire _066_;
  wire [31:0] _067_;
  wire _068_;
  wire [31:0] _069_;
  wire _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire _073_;
  wire [31:0] _074_;
  wire _075_;
  wire [31:0] _076_;
  wire _077_;
  wire [31:0] _078_;
  wire _079_;
  wire _080_;
  wire [31:0] _081_;
  wire _082_;
  wire [31:0] _083_;
  wire _084_;
  wire [31:0] _085_;
  wire _086_;
  wire [31:0] _087_;
  wire _088_;
  wire [31:0] _089_;
  wire _090_;
  wire [31:0] _091_;
  wire _092_;
  wire [31:0] _093_;
  wire [31:0] _094_;
  wire _095_;
  wire [31:0] _096_;
  wire _097_;
  wire [31:0] _098_;
  wire _099_;
  wire [31:0] _100_;
  wire _101_;
  wire _102_;
  wire [31:0] _103_;
  wire _104_;
  wire [31:0] _105_;
  wire _106_;
  wire [31:0] _107_;
  wire _108_;
  wire [31:0] _109_;
  wire _110_;
  wire [31:0] _111_;
  wire [31:0] _112_;
  wire _113_;
  wire [31:0] _114_;
  wire _115_;
  wire [31:0] _116_;
  wire _117_;
  wire _118_;
  wire [7:0] _119_;
  wire _120_;
  wire [127:0] _121_;
  wire _122_;
  wire [127:0] _123_;
  wire _124_;
  wire [31:0] _125_;
  wire [127:0] _126_;
  wire _127_;
  wire _128_;
  wire [31:0] _129_;
  wire [31:0] _130_;
  wire _131_;
  wire [31:0] _132_;
  wire _133_;
  wire [31:0] _134_;
  wire _135_;
  wire [31:0] _136_;
  wire _137_;
  wire _138_;
  wire [31:0] _139_;
  wire _140_;
  wire [31:0] _141_;
  wire _142_;
  wire [31:0] _143_;
  wire _144_;
  wire [31:0] _145_;
  wire [31:0] _146_;
  wire _147_;
  wire [31:0] _148_;
  wire _149_;
  wire [31:0] _150_;
  wire _151_;
  wire [31:0] _152_;
  wire _153_;
  wire _154_;
  wire [31:0] _155_;
  wire _156_;
  wire [31:0] _157_;
  wire _158_;
  wire [31:0] _159_;
  wire _160_;
  wire [31:0] _161_;
  wire _162_;
  wire [31:0] _163_;
  wire _164_;
  wire [31:0] _165_;
  wire _166_;
  wire [31:0] _167_;
  wire [31:0] _168_;
  wire _169_;
  wire [31:0] _170_;
  wire _171_;
  wire [31:0] _172_;
  wire _173_;
  wire [31:0] _174_;
  wire _175_;
  wire _176_;
  wire [31:0] _177_;
  wire _178_;
  wire [31:0] _179_;
  wire _180_;
  wire [31:0] _181_;
  wire _182_;
  wire [31:0] _183_;
  wire _184_;
  wire [31:0] _185_;
  wire _186_;
  wire [31:0] _187_;
  wire _188_;
  wire [31:0] _189_;
  wire _190_;
  wire [31:0] _191_;
  (* src = "../../top/perf_counters.sv:34.9-70.12" *)
  wire [127:0] _192_;
  (* src = "../../top/perf_counters.sv:62.21-64.24" *)
  wire [31:0] _193_;
  (* src = "../../top/perf_counters.sv:61.17-65.20" *)
  wire [31:0] _194_;
  (* src = "../../top/perf_counters.sv:62.21-64.24" *)
  wire [31:0] _195_;
  (* src = "../../top/perf_counters.sv:61.17-65.20" *)
  wire [31:0] _196_;
  (* src = "../../top/perf_counters.sv:62.21-64.24" *)
  wire [31:0] _197_;
  (* src = "../../top/perf_counters.sv:61.17-65.20" *)
  wire [31:0] _198_;
  (* src = "../../top/perf_counters.sv:62.21-64.24" *)
  wire [31:0] _199_;
  (* src = "../../top/perf_counters.sv:61.17-65.20" *)
  wire [31:0] _200_;
  (* src = "../../top/perf_counters.sv:20.34" *)
  output [127:0] active_cycles;
  reg [127:0] active_cycles;
  (* src = "../../top/perf_counters.sv:15.33" *)
  input clk;
  wire clk;
  (* src = "../../top/perf_counters.sv:21.34" *)
  output [127:0] idle_cycles;
  reg [127:0] idle_cycles;
  (* src = "../../top/perf_counters.sv:30.24" *)
  reg [7:0] prev_state;
  (* src = "../../top/perf_counters.sv:16.33" *)
  input rst_n;
  wire rst_n;
  (* src = "../../top/perf_counters.sv:19.34" *)
  output [127:0] sleep_count;
  reg [127:0] sleep_count;
  (* src = "../../top/perf_counters.sv:17.33" *)
  input [7:0] state;
  wire [7:0] state;
  assign _006_ = ! (* src = "../../top/perf_counters.sv:34.13-34.19" *) rst_n;
  assign _000_ = prev_state[1:0] != (* src = "../../top/perf_counters.sv:61.22-61.44" *) 2'h2;
  assign _001_ = state[1:0] == (* src = "../../top/perf_counters.sv:61.50-61.67" *) 2'h2;
  assign _002_ = _000_ && (* src = "../../top/perf_counters.sv:61.21-61.68" *) _001_;
  assign _003_ = sleep_count[31:0] != (* src = "../../top/perf_counters.sv:62.25-62.45" *) 32'd4294967295;
  assign _004_ = sleep_count[31:0] + (* src = "../../top/perf_counters.sv:63.43-63.64" *) 32'd1;
  assign _005_ = ! (* src = "../../top/perf_counters.sv:47.21-47.39" *) state[3:2];
  assign _013_ = ! (* src = "../../top/perf_counters.sv:47.21-47.39" *) state[1:0];
  assign _007_ = active_cycles[63:32] != (* src = "../../top/perf_counters.sv:48.25-48.47" *) 32'd4294967295;
  assign _008_ = active_cycles[63:32] + (* src = "../../top/perf_counters.sv:49.45-49.68" *) 32'd1;
  assign _009_ = state[3:2] == (* src = "../../top/perf_counters.sv:53.21-53.37" *) 2'h1;
  assign _010_ = idle_cycles[63:32] != (* src = "../../top/perf_counters.sv:54.25-54.45" *) 32'd4294967295;
  assign _011_ = idle_cycles[63:32] + (* src = "../../top/perf_counters.sv:55.43-55.64" *) 32'd1;
  assign _012_ = prev_state[3:2] != (* src = "../../top/perf_counters.sv:61.22-61.44" *) 2'h2;
  assign _021_ = active_cycles[31:0] != (* src = "../../top/perf_counters.sv:48.25-48.47" *) 32'd4294967295;
  assign _014_ = state[3:2] == (* src = "../../top/perf_counters.sv:61.50-61.67" *) 2'h2;
  assign _015_ = _012_ && (* src = "../../top/perf_counters.sv:61.21-61.68" *) _014_;
  assign _016_ = sleep_count[63:32] != (* src = "../../top/perf_counters.sv:62.25-62.45" *) 32'd4294967295;
  assign _017_ = sleep_count[63:32] + (* src = "../../top/perf_counters.sv:63.43-63.64" *) 32'd1;
  assign _018_ = ! (* src = "../../top/perf_counters.sv:47.21-47.39" *) state[5:4];
  assign _019_ = active_cycles[95:64] != (* src = "../../top/perf_counters.sv:48.25-48.47" *) 32'd4294967295;
  assign _020_ = active_cycles[95:64] + (* src = "../../top/perf_counters.sv:49.45-49.68" *) 32'd1;
  assign _029_ = active_cycles[31:0] + (* src = "../../top/perf_counters.sv:49.45-49.68" *) 32'd1;
  assign _022_ = state[5:4] == (* src = "../../top/perf_counters.sv:53.21-53.37" *) 2'h1;
  assign _023_ = idle_cycles[95:64] != (* src = "../../top/perf_counters.sv:54.25-54.45" *) 32'd4294967295;
  assign _024_ = idle_cycles[95:64] + (* src = "../../top/perf_counters.sv:55.43-55.64" *) 32'd1;
  assign _025_ = prev_state[5:4] != (* src = "../../top/perf_counters.sv:61.22-61.44" *) 2'h2;
  assign _026_ = state[5:4] == (* src = "../../top/perf_counters.sv:61.50-61.67" *) 2'h2;
  assign _027_ = _025_ && (* src = "../../top/perf_counters.sv:61.21-61.68" *) _026_;
  assign _028_ = sleep_count[95:64] != (* src = "../../top/perf_counters.sv:62.25-62.45" *) 32'd4294967295;
  assign _030_ = sleep_count[95:64] + (* src = "../../top/perf_counters.sv:63.43-63.64" *) 32'd1;
  assign _031_ = ! (* src = "../../top/perf_counters.sv:47.21-47.39" *) state[7:6];
  assign _032_ = active_cycles[127:96] != (* src = "../../top/perf_counters.sv:48.25-48.47" *) 32'd4294967295;
  assign _033_ = active_cycles[127:96] + (* src = "../../top/perf_counters.sv:49.45-49.68" *) 32'd1;
  assign _034_ = state[7:6] == (* src = "../../top/perf_counters.sv:53.21-53.37" *) 2'h1;
  assign _035_ = idle_cycles[127:96] != (* src = "../../top/perf_counters.sv:54.25-54.45" *) 32'd4294967295;
  assign _036_ = idle_cycles[127:96] + (* src = "../../top/perf_counters.sv:55.43-55.64" *) 32'd1;
  assign _037_ = prev_state[7:6] != (* src = "../../top/perf_counters.sv:61.22-61.44" *) 2'h2;
  assign _038_ = state[7:6] == (* src = "../../top/perf_counters.sv:61.50-61.67" *) 2'h2;
  assign _039_ = _037_ && (* src = "../../top/perf_counters.sv:61.21-61.68" *) _038_;
  assign _040_ = sleep_count[127:96] != (* src = "../../top/perf_counters.sv:62.25-62.45" *) 32'd4294967295;
  assign _041_ = sleep_count[127:96] + (* src = "../../top/perf_counters.sv:63.43-63.64" *) 32'd1;
  assign _042_ = state[1:0] == (* src = "../../top/perf_counters.sv:53.21-53.37" *) 2'h1;
  assign _043_ = idle_cycles[31:0] != (* src = "../../top/perf_counters.sv:54.25-54.45" *) 32'd4294967295;
  assign _044_ = idle_cycles[31:0] + (* src = "../../top/perf_counters.sv:55.43-55.64" *) 32'd1;
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    active_cycles[31:0] <= _045_[31:0];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    active_cycles[63:32] <= _045_[63:32];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    active_cycles[95:64] <= _045_[95:64];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    active_cycles[127:96] <= _045_[127:96];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    idle_cycles[31:0] <= _054_[31:0];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    idle_cycles[63:32] <= _054_[63:32];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    idle_cycles[95:64] <= _054_[95:64];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    idle_cycles[127:96] <= _054_[127:96];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    prev_state[1:0] <= _063_[1:0];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    prev_state[3:2] <= _063_[3:2];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    prev_state[5:4] <= _063_[5:4];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    prev_state[7:6] <= _063_[7:6];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    sleep_count[31:0] <= _192_[31:0];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    sleep_count[63:32] <= _192_[63:32];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    sleep_count[95:64] <= _192_[95:64];
  (* src = "../../top/perf_counters.sv:33.5" *)
  always @(posedge clk)
    sleep_count[127:96] <= _192_[127:96];
  assign _129_ = _137_ ? (* src = "../../top/perf_counters.sv:63.25-63.65|../../top/perf_counters.sv:62.21-64.24" *) _041_ : sleep_count[127:96];
  assign _071_ = _080_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _193_ : sleep_count[127:96];
  assign _065_ = _066_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _191_ : 32'hxxxxxxxx;
  assign _067_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _065_ : 32'hxxxxxxxx;
  assign _069_ = _070_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _059_ : idle_cycles[63:32];
  assign _072_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _069_ : 32'hxxxxxxxx;
  assign _074_ = _075_ ? (* src = "../../top/perf_counters.sv:49.25-49.69|../../top/perf_counters.sv:48.21-50.24" *) _008_ : active_cycles[63:32];
  assign _076_ = _077_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _074_ : 32'hxxxxxxxx;
  assign _078_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _076_ : 32'hxxxxxxxx;
  assign _081_ = _082_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _050_ : active_cycles[63:32];
  assign _083_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _081_ : 32'hxxxxxxxx;
  assign _085_ = _086_ ? (* src = "../../top/perf_counters.sv:63.25-63.65|../../top/perf_counters.sv:62.21-64.24" *) _004_ : sleep_count[31:0];
  assign _087_ = _088_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _085_ : 32'hxxxxxxxx;
  assign _094_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _071_ : 32'hxxxxxxxx;
  assign _089_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _087_ : 32'hxxxxxxxx;
  assign _091_ = _092_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _195_ : sleep_count[31:0];
  assign _093_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _091_ : 32'hxxxxxxxx;
  assign _096_ = _097_ ? (* src = "../../top/perf_counters.sv:55.25-55.65|../../top/perf_counters.sv:54.21-56.24" *) _044_ : idle_cycles[31:0];
  assign _098_ = _099_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _096_ : 32'hxxxxxxxx;
  assign _100_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _098_ : 32'hxxxxxxxx;
  assign _111_ = _118_ ? (* src = "../../top/perf_counters.sv:55.25-55.65|../../top/perf_counters.sv:54.21-56.24" *) _036_ : idle_cycles[127:96];
  assign _103_ = _104_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _057_ : idle_cycles[31:0];
  assign _105_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _103_ : 32'hxxxxxxxx;
  assign _107_ = _108_ ? (* src = "../../top/perf_counters.sv:49.25-49.69|../../top/perf_counters.sv:48.21-50.24" *) _029_ : active_cycles[31:0];
  assign _109_ = _110_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _107_ : 32'hxxxxxxxx;
  assign _112_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _109_ : 32'hxxxxxxxx;
  assign _114_ = _115_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _048_ : active_cycles[31:0];
  assign _116_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _114_ : 32'hxxxxxxxx;
  assign _125_ = _128_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _111_ : 32'hxxxxxxxx;
  assign _119_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) state : 8'h00;
  assign _121_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) { _056_, _062_, _060_, _058_ } : 128'h00000000000000000000000000000000;
  assign _123_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) { _047_, _053_, _051_, _049_ } : 128'h00000000000000000000000000000000;
  assign _126_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) { _194_, _200_, _198_, _196_ } : 128'h00000000000000000000000000000000;
  assign _130_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _125_ : 32'hxxxxxxxx;
  assign _132_ = _133_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _055_ : idle_cycles[127:96];
  assign _134_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _132_ : 32'hxxxxxxxx;
  assign _136_ = _138_ ? (* src = "../../top/perf_counters.sv:49.25-49.69|../../top/perf_counters.sv:48.21-50.24" *) _033_ : active_cycles[127:96];
  assign _145_ = _154_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _129_ : 32'hxxxxxxxx;
  assign _139_ = _140_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _136_ : 32'hxxxxxxxx;
  assign _141_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _139_ : 32'hxxxxxxxx;
  assign _143_ = _144_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _046_ : active_cycles[127:96];
  assign _146_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _143_ : 32'hxxxxxxxx;
  assign _148_ = _149_ ? (* src = "../../top/perf_counters.sv:63.25-63.65|../../top/perf_counters.sv:62.21-64.24" *) _030_ : sleep_count[95:64];
  assign _150_ = _151_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _148_ : 32'hxxxxxxxx;
  assign _152_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _150_ : 32'hxxxxxxxx;
  assign _155_ = _156_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _199_ : sleep_count[95:64];
  assign _157_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _155_ : 32'hxxxxxxxx;
  assign _159_ = _160_ ? (* src = "../../top/perf_counters.sv:55.25-55.65|../../top/perf_counters.sv:54.21-56.24" *) _024_ : idle_cycles[95:64];
  assign _161_ = _162_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _159_ : 32'hxxxxxxxx;
  assign _168_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _145_ : 32'hxxxxxxxx;
  assign _163_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _161_ : 32'hxxxxxxxx;
  assign _165_ = _166_ ? (* src = "../../top/perf_counters.sv:54.21-56.24|../../top/perf_counters.sv:53.17-57.20" *) _061_ : idle_cycles[95:64];
  assign _167_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _165_ : 32'hxxxxxxxx;
  assign _170_ = _171_ ? (* src = "../../top/perf_counters.sv:49.25-49.69|../../top/perf_counters.sv:48.21-50.24" *) _020_ : active_cycles[95:64];
  assign _172_ = _173_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _170_ : 32'hxxxxxxxx;
  assign _174_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _172_ : 32'hxxxxxxxx;
  assign _177_ = _178_ ? (* src = "../../top/perf_counters.sv:48.21-50.24|../../top/perf_counters.sv:47.17-51.20" *) _052_ : active_cycles[95:64];
  assign _179_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _177_ : 32'hxxxxxxxx;
  assign _181_ = _182_ ? (* src = "../../top/perf_counters.sv:63.25-63.65|../../top/perf_counters.sv:62.21-64.24" *) _017_ : sleep_count[63:32];
  assign _183_ = _184_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _181_ : 32'hxxxxxxxx;
  assign _185_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _183_ : 32'hxxxxxxxx;
  assign _187_ = _188_ ? (* src = "../../top/perf_counters.sv:62.21-64.24|../../top/perf_counters.sv:61.17-65.20" *) _197_ : sleep_count[63:32];
  assign _189_ = rst_n ? (* full_case = 32'd1 *) (* src = "../../top/perf_counters.sv:36.13-41.16|../../top/perf_counters.sv:34.9-70.12" *) _187_ : 32'hxxxxxxxx;
  assign _191_ = _064_ ? (* src = "../../top/perf_counters.sv:55.25-55.65|../../top/perf_counters.sv:54.21-56.24" *) _011_ : idle_cycles[63:32];
  assign _137_ = _040_;
  assign _154_ = _039_;
  assign _176_ = _006_;
  assign _193_ = _168_;
  assign _080_ = _039_;
  assign _102_ = _006_;
  assign _194_ = _094_;
  assign _118_ = _035_;
  assign _128_ = _034_;
  assign _131_ = _006_;
  assign _055_ = _130_;
  assign _133_ = _034_;
  assign _135_ = _006_;
  assign _056_ = _134_;
  assign _138_ = _032_;
  assign _140_ = _031_;
  assign _142_ = _006_;
  assign _046_ = _141_;
  assign _144_ = _031_;
  assign _147_ = _006_;
  assign _047_ = _146_;
  assign _149_ = _028_;
  assign _151_ = _027_;
  assign _153_ = _006_;
  assign _199_ = _152_;
  assign _156_ = _027_;
  assign _158_ = _006_;
  assign _200_ = _157_;
  assign _160_ = _023_;
  assign _162_ = _022_;
  assign _164_ = _006_;
  assign _061_ = _163_;
  assign _166_ = _022_;
  assign _169_ = _006_;
  assign _062_ = _167_;
  assign _171_ = _019_;
  assign _173_ = _018_;
  assign _175_ = _006_;
  assign _052_ = _174_;
  assign _178_ = _018_;
  assign _180_ = _006_;
  assign _053_ = _179_;
  assign _182_ = _016_;
  assign _184_ = _015_;
  assign _186_ = _006_;
  assign _197_ = _185_;
  assign _188_ = _015_;
  assign _190_ = _006_;
  assign _198_ = _189_;
  assign _064_ = _010_;
  assign _066_ = _009_;
  assign _068_ = _006_;
  assign _059_ = _067_;
  assign _070_ = _009_;
  assign _073_ = _006_;
  assign _060_ = _072_;
  assign _075_ = _007_;
  assign _077_ = _005_;
  assign _079_ = _006_;
  assign _050_ = _078_;
  assign _082_ = _005_;
  assign _084_ = _006_;
  assign _051_ = _083_;
  assign _086_ = _003_;
  assign _088_ = _002_;
  assign _090_ = _006_;
  assign _195_ = _089_;
  assign _092_ = _002_;
  assign _095_ = _006_;
  assign _196_ = _093_;
  assign _097_ = _043_;
  assign _099_ = _042_;
  assign _101_ = _006_;
  assign _057_ = _100_;
  assign _104_ = _042_;
  assign _106_ = _006_;
  assign _058_ = _105_;
  assign _108_ = _021_;
  assign _110_ = _013_;
  assign _113_ = _006_;
  assign _048_ = _112_;
  assign _115_ = _013_;
  assign _117_ = _006_;
  assign _049_ = _116_;
  assign _120_ = _006_;
  assign _063_ = _119_;
  assign _122_ = _006_;
  assign _054_ = _121_;
  assign _124_ = _006_;
  assign _045_ = _123_;
  assign _127_ = _006_;
  assign _192_ = _126_;
endmodule

(* src = "../../top/power_fsm.sv:10.8" *)
module \power_fsm$pwr_ctrl_top.u_power_fsm (clk, rst_n, wake_evt, state, periph_en, sleep_eligible, clk_req);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  (* src = "../../top/power_fsm.sv:134.17-140.20" *)
  wire _028_;
  (* src = "../../top/power_fsm.sv:134.17-140.20" *)
  wire _029_;
  (* src = "../../top/power_fsm.sv:134.17-140.20" *)
  wire _030_;
  (* src = "../../top/power_fsm.sv:134.17-140.20" *)
  wire _031_;
  wire _032_;
  wire _033_;
  wire [1:0] _034_;
  wire _035_;
  wire [1:0] _036_;
  wire _037_;
  wire [1:0] _038_;
  wire _039_;
  wire [1:0] _040_;
  wire _041_;
  wire [1:0] _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire [1:0] _046_;
  wire _047_;
  wire [1:0] _048_;
  wire _049_;
  wire [1:0] _050_;
  wire _051_;
  wire [1:0] _052_;
  wire _053_;
  wire [1:0] _054_;
  wire _055_;
  wire [1:0] _056_;
  wire _057_;
  wire [1:0] _058_;
  wire _059_;
  wire [1:0] _060_;
  wire _061_;
  wire [1:0] _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire [1:0] _066_;
  wire _067_;
  wire [1:0] _068_;
  wire _069_;
  wire [1:0] _070_;
  wire _071_;
  wire [1:0] _072_;
  wire _073_;
  wire [1:0] _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire [1:0] _078_;
  wire _079_;
  wire [1:0] _080_;
  wire _081_;
  wire [1:0] _082_;
  wire _083_;
  wire [1:0] _084_;
  wire _085_;
  wire [1:0] _086_;
  wire _087_;
  wire [1:0] _088_;
  wire _089_;
  wire [1:0] _090_;
  wire _091_;
  wire [1:0] _092_;
  wire _093_;
  wire [1:0] _094_;
  wire _095_;
  wire [1:0] _096_;
  wire _097_;
  wire [1:0] _098_;
  wire _099_;
  wire [1:0] _100_;
  wire _101_;
  wire [1:0] _102_;
  wire _103_;
  wire [1:0] _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire [1:0] _108_;
  wire _109_;
  wire [1:0] _110_;
  wire _111_;
  wire [1:0] _112_;
  wire _113_;
  wire [1:0] _114_;
  wire _115_;
  wire [1:0] _116_;
  wire _117_;
  wire [1:0] _118_;
  wire _119_;
  wire [1:0] _120_;
  wire _121_;
  wire [1:0] _122_;
  wire _123_;
  wire [1:0] _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire [1:0] _130_;
  wire _131_;
  wire [1:0] _132_;
  wire _133_;
  wire [1:0] _134_;
  wire _135_;
  wire [1:0] _136_;
  wire _137_;
  wire [1:0] _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire [1:0] _142_;
  wire _143_;
  wire [1:0] _144_;
  wire _145_;
  wire [1:0] _146_;
  wire _147_;
  wire [1:0] _148_;
  wire _149_;
  wire [1:0] _150_;
  wire _151_;
  wire [1:0] _152_;
  wire _153_;
  wire [1:0] _154_;
  wire _155_;
  wire [1:0] _156_;
  wire _157_;
  wire [1:0] _158_;
  wire _159_;
  (* src = "../../top/power_fsm.sv:80.29-82.32" *)
  wire [1:0] _160_;
  (* src = "../../top/power_fsm.sv:88.29-94.32" *)
  wire [1:0] _161_;
  (* src = "../../top/power_fsm.sv:76.21-108.28" *)
  wire [1:0] _162_;
  (* src = "../../top/power_fsm.sv:70.22-109.20" *)
  wire [1:0] _163_;
  (* src = "../../top/power_fsm.sv:65.17-109.20" *)
  wire [1:0] _164_;
  (* src = "../../top/power_fsm.sv:80.29-82.32" *)
  wire [1:0] _165_;
  (* src = "../../top/power_fsm.sv:88.29-94.32" *)
  wire [1:0] _166_;
  (* src = "../../top/power_fsm.sv:76.21-108.28" *)
  wire [1:0] _167_;
  (* src = "../../top/power_fsm.sv:70.22-109.20" *)
  wire [1:0] _168_;
  (* src = "../../top/power_fsm.sv:65.17-109.20" *)
  wire [1:0] _169_;
  (* src = "../../top/power_fsm.sv:80.29-82.32" *)
  wire [1:0] _170_;
  (* src = "../../top/power_fsm.sv:88.29-94.32" *)
  wire [1:0] _171_;
  (* src = "../../top/power_fsm.sv:76.21-108.28" *)
  wire [1:0] _172_;
  (* src = "../../top/power_fsm.sv:70.22-109.20" *)
  wire [1:0] _173_;
  (* src = "../../top/power_fsm.sv:65.17-109.20" *)
  wire [1:0] _174_;
  (* src = "../../top/power_fsm.sv:80.29-82.32" *)
  wire [1:0] _175_;
  (* src = "../../top/power_fsm.sv:88.29-94.32" *)
  wire [1:0] _176_;
  (* src = "../../top/power_fsm.sv:76.21-108.28" *)
  wire [1:0] _177_;
  (* src = "../../top/power_fsm.sv:70.22-109.20" *)
  wire [1:0] _178_;
  (* src = "../../top/power_fsm.sv:65.17-109.20" *)
  wire [1:0] _179_;
  (* src = "../../top/power_fsm.sv:14.30" *)
  input clk;
  wire clk;
  (* src = "../../top/power_fsm.sv:24.31" *)
  output [3:0] clk_req;
  wire [3:0] clk_req;
  (* src = "../../top/power_fsm.sv:20.30" *)
  input [3:0] periph_en;
  wire [3:0] periph_en;
  (* src = "../../top/power_fsm.sv:15.30" *)
  input rst_n;
  wire rst_n;
  (* src = "../../top/power_fsm.sv:18.30" *)
  input [3:0] sleep_eligible;
  wire [3:0] sleep_eligible;
  (* src = "../../top/power_fsm.sv:23.31" *)
  output [7:0] state;
  reg [7:0] state;
  (* src = "../../top/power_fsm.sv:39.24" *)
  wire [7:0] state_next;
  (* src = "../../top/power_fsm.sv:19.30" *)
  input [3:0] wake_evt;
  wire [3:0] wake_evt;
  assign _005_ = ! (* src = "../../top/power_fsm.sv:65.21-65.34" *) periph_en[0];
  assign _000_ = ! (* src = "../../top/power_fsm.sv:134.21-134.34" *) periph_en[0];
  assign _001_ = ! (* src = "../../top/power_fsm.sv:139.35-139.53" *) state[1:0];
  assign _002_ = state[1:0] == (* src = "../../top/power_fsm.sv:139.59-139.75" *) 2'h1;
  assign _003_ = _001_ || (* src = "../../top/power_fsm.sv:139.34-139.76" *) _002_;
  assign _004_ = ! (* src = "../../top/power_fsm.sv:65.21-65.34" *) periph_en[1];
  assign _006_ = ! rst_n;
  assign _008_ = ! (* src = "../../top/power_fsm.sv:134.21-134.34" *) periph_en[1];
  assign _009_ = ! (* src = "../../top/power_fsm.sv:139.35-139.53" *) state[3:2];
  assign _010_ = state[3:2] == (* src = "../../top/power_fsm.sv:139.59-139.75" *) 2'h1;
  assign _011_ = _009_ || (* src = "../../top/power_fsm.sv:139.34-139.76" *) _010_;
  assign _012_ = ! (* src = "../../top/power_fsm.sv:65.21-65.34" *) periph_en[2];
  assign _013_ = ! rst_n;
  assign _015_ = ! (* src = "../../top/power_fsm.sv:134.21-134.34" *) periph_en[2];
  assign _016_ = ! (* src = "../../top/power_fsm.sv:139.35-139.53" *) state[5:4];
  assign _017_ = state[5:4] == (* src = "../../top/power_fsm.sv:139.59-139.75" *) 2'h1;
  assign _018_ = _016_ || (* src = "../../top/power_fsm.sv:139.34-139.76" *) _017_;
  assign _019_ = ! (* src = "../../top/power_fsm.sv:65.21-65.34" *) periph_en[3];
  assign _020_ = ! rst_n;
  assign _022_ = ! (* src = "../../top/power_fsm.sv:134.21-134.34" *) periph_en[3];
  assign _023_ = ! (* src = "../../top/power_fsm.sv:139.35-139.53" *) state[7:6];
  assign _024_ = state[7:6] == (* src = "../../top/power_fsm.sv:139.59-139.75" *) 2'h1;
  assign _025_ = _023_ || (* src = "../../top/power_fsm.sv:139.34-139.76" *) _024_;
  assign _026_ = ! rst_n;
  (* src = "../../top/power_fsm.sv:118.13" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state[1:0] <= 2'h0;
    else state[1:0] <= state_next[1:0];
  (* src = "../../top/power_fsm.sv:118.13" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state[3:2] <= 2'h0;
    else state[3:2] <= state_next[3:2];
  (* src = "../../top/power_fsm.sv:118.13" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state[5:4] <= 2'h0;
    else state[5:4] <= state_next[5:4];
  (* src = "../../top/power_fsm.sv:118.13" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) state[7:6] <= 2'h0;
    else state[7:6] <= state_next[7:6];
  assign _032_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:136.21-136.39|../../top/power_fsm.sv:134.17-140.20" *) _025_ : 1'h0;
  assign _034_ = _035_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:89.33-89.55|../../top/power_fsm.sv:88.29-94.32" *) 2'h2 : 2'h0;
  assign _036_ = _037_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) _034_ : 2'hx;
  assign _037_ = state[5:4] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _038_ = _039_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _036_;
  assign _040_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _038_ : 2'hx;
  function [1:0] _214_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _214_ = b[1:0];
      3'b?1?:
        _214_ = b[3:2];
      3'b1??:
        _214_ = b[5:4];
      default:
        _214_ = a;
    endcase
  endfunction
  assign _042_ = _214_(2'h0, { _170_, _171_, 2'h2 }, { _045_, _044_, _043_ });
  assign _043_ = state[5:4] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *) 2'h2;
  assign _044_ = state[5:4] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _045_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[5:4];
  assign _046_ = _047_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _042_;
  assign _048_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _046_ : 2'hx;
  assign _050_ = _051_ ? (* src = "../../top/power_fsm.sv:81.33-81.54|../../top/power_fsm.sv:80.29-82.32" *) 2'h1 : state[5:4];
  assign _052_ = _053_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) _050_ : 2'hx;
  assign _053_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[5:4];
  assign _054_ = _055_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _052_;
  assign _056_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _054_ : 2'hx;
  assign _058_ = _059_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'h0 : _172_;
  assign _060_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _058_ : 2'hx;
  assign _062_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _173_ : 2'h2;
  assign _064_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:136.21-136.39|../../top/power_fsm.sv:134.17-140.20" *) _011_ : 1'h0;
  assign _066_ = _067_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:89.33-89.55|../../top/power_fsm.sv:88.29-94.32" *) 2'h2 : 2'h0;
  assign _068_ = _069_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) _066_ : 2'hx;
  assign _069_ = state[7:6] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _070_ = _071_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _068_;
  assign _072_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _070_ : 2'hx;
  function [1:0] _234_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _234_ = b[1:0];
      3'b?1?:
        _234_ = b[3:2];
      3'b1??:
        _234_ = b[5:4];
      default:
        _234_ = a;
    endcase
  endfunction
  assign _074_ = _234_(2'h0, { _175_, _176_, 2'h2 }, { _077_, _076_, _075_ });
  assign _075_ = state[7:6] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *) 2'h2;
  assign _076_ = state[7:6] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _077_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[7:6];
  assign _078_ = _079_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _074_;
  assign _080_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _078_ : 2'hx;
  assign _082_ = _083_ ? (* src = "../../top/power_fsm.sv:81.33-81.54|../../top/power_fsm.sv:80.29-82.32" *) 2'h1 : state[7:6];
  assign _084_ = _085_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) _082_ : 2'hx;
  assign _085_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[7:6];
  assign _086_ = _087_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _084_;
  assign _088_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _086_ : 2'hx;
  assign _090_ = _091_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'h0 : _177_;
  assign _092_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _090_ : 2'hx;
  assign _094_ = periph_en[3] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _178_ : 2'h2;
  assign _096_ = _097_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:89.33-89.55|../../top/power_fsm.sv:88.29-94.32" *) 2'h2 : 2'h0;
  assign _098_ = _099_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) _096_ : 2'hx;
  assign _099_ = state[3:2] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _100_ = _101_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _098_;
  assign _102_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _100_ : 2'hx;
  function [1:0] _253_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _253_ = b[1:0];
      3'b?1?:
        _253_ = b[3:2];
      3'b1??:
        _253_ = b[5:4];
      default:
        _253_ = a;
    endcase
  endfunction
  assign _104_ = _253_(2'h0, { _165_, _166_, 2'h2 }, { _107_, _106_, _105_ });
  assign _105_ = state[3:2] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *) 2'h2;
  assign _106_ = state[3:2] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _107_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[3:2];
  assign _108_ = _109_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _104_;
  assign _110_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _108_ : 2'hx;
  assign _112_ = _113_ ? (* src = "../../top/power_fsm.sv:81.33-81.54|../../top/power_fsm.sv:80.29-82.32" *) 2'h1 : state[3:2];
  assign _114_ = _115_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) _112_ : 2'hx;
  assign _115_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[3:2];
  assign _116_ = _117_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _114_;
  assign _118_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _116_ : 2'hx;
  assign _120_ = _121_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'h0 : _167_;
  assign _122_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _120_ : 2'hx;
  assign _124_ = periph_en[1] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _168_ : 2'h2;
  assign _126_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:136.21-136.39|../../top/power_fsm.sv:134.17-140.20" *) _003_ : 1'h0;
  assign _128_ = periph_en[2] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:136.21-136.39|../../top/power_fsm.sv:134.17-140.20" *) _018_ : 1'h0;
  assign _130_ = _131_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:89.33-89.55|../../top/power_fsm.sv:88.29-94.32" *) 2'h2 : 2'h0;
  assign _132_ = _133_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) _130_ : 2'hx;
  assign _133_ = state[1:0] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _134_ = _135_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _132_;
  assign _136_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _134_ : 2'hx;
  function [1:0] _274_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _274_ = b[1:0];
      3'b?1?:
        _274_ = b[3:2];
      3'b1??:
        _274_ = b[5:4];
      default:
        _274_ = a;
    endcase
  endfunction
  assign _138_ = _274_(2'h0, { _160_, _161_, 2'h2 }, { _141_, _140_, _139_ });
  assign _139_ = state[1:0] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:100.29-100.51|../../top/power_fsm.sv:76.21-108.28" *) 2'h2;
  assign _140_ = state[1:0] == (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:88.29-94.32|../../top/power_fsm.sv:76.21-108.28" *) 2'h1;
  assign _141_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[1:0];
  assign _142_ = _143_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _138_;
  assign _144_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _142_ : 2'hx;
  assign _146_ = _147_ ? (* src = "../../top/power_fsm.sv:81.33-81.54|../../top/power_fsm.sv:80.29-82.32" *) 2'h1 : state[1:0];
  assign _148_ = _149_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) _146_ : 2'hx;
  assign _149_ = ! (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:80.29-82.32|../../top/power_fsm.sv:76.21-108.28" *) state[1:0];
  assign _150_ = _151_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'hx : _148_;
  assign _152_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _150_ : 2'hx;
  assign _154_ = _155_ ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:71.21-71.44|../../top/power_fsm.sv:70.22-109.20" *) 2'h0 : _162_;
  assign _156_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _154_ : 2'hx;
  assign _158_ = periph_en[0] ? (* full_case = 32'd1 *) (* src = "../../top/power_fsm.sv:66.21-66.43|../../top/power_fsm.sv:65.17-109.20" *) _163_ : 2'h2;
  assign state_next[1:0] = _164_;
  assign clk_req[0] = _028_;
  assign state_next[3:2] = _169_;
  assign clk_req[1] = _029_;
  assign state_next[5:4] = _174_;
  assign clk_req[2] = _030_;
  assign state_next[7:6] = _179_;
  assign clk_req[3] = _031_;
  assign _033_ = _022_;
  assign _031_ = _032_;
  assign _035_ = sleep_eligible[2];
  assign _039_ = wake_evt[2];
  assign _041_ = _012_;
  assign _171_ = _040_;
  assign _047_ = wake_evt[2];
  assign _049_ = _012_;
  assign _172_ = _048_;
  assign _051_ = sleep_eligible[2];
  assign _055_ = wake_evt[2];
  assign _057_ = _012_;
  assign _170_ = _056_;
  assign _059_ = wake_evt[2];
  assign _061_ = _012_;
  assign _173_ = _060_;
  assign _063_ = _012_;
  assign _174_ = _062_;
  assign _065_ = _008_;
  assign _029_ = _064_;
  assign _067_ = sleep_eligible[3];
  assign _071_ = wake_evt[3];
  assign _073_ = _019_;
  assign _176_ = _072_;
  assign _079_ = wake_evt[3];
  assign _081_ = _019_;
  assign _177_ = _080_;
  assign _083_ = sleep_eligible[3];
  assign _087_ = wake_evt[3];
  assign _089_ = _019_;
  assign _175_ = _088_;
  assign _091_ = wake_evt[3];
  assign _093_ = _019_;
  assign _178_ = _092_;
  assign _095_ = _019_;
  assign _179_ = _094_;
  assign _097_ = sleep_eligible[1];
  assign _101_ = wake_evt[1];
  assign _103_ = _004_;
  assign _166_ = _102_;
  assign _109_ = wake_evt[1];
  assign _111_ = _004_;
  assign _167_ = _110_;
  assign _113_ = sleep_eligible[1];
  assign _117_ = wake_evt[1];
  assign _119_ = _004_;
  assign _165_ = _118_;
  assign _121_ = wake_evt[1];
  assign _123_ = _004_;
  assign _168_ = _122_;
  assign _125_ = _004_;
  assign _169_ = _124_;
  assign _127_ = _000_;
  assign _028_ = _126_;
  assign _129_ = _015_;
  assign _030_ = _128_;
  assign _131_ = sleep_eligible[0];
  assign _135_ = wake_evt[0];
  assign _137_ = _005_;
  assign _161_ = _136_;
  assign _143_ = wake_evt[0];
  assign _145_ = _005_;
  assign _162_ = _144_;
  assign _147_ = sleep_eligible[0];
  assign _151_ = wake_evt[0];
  assign _153_ = _005_;
  assign _160_ = _152_;
  assign _155_ = wake_evt[0];
  assign _157_ = _005_;
  assign _163_ = _156_;
  assign _159_ = _005_;
  assign _164_ = _158_;
  assign _027_ = rst_n;
  assign _014_ = rst_n;
  assign _021_ = rst_n;
  assign _007_ = rst_n;
endmodule

(* top =  1  *)
(* src = "../../pwr_ctrl_top.sv:12.8" *)
module pwr_ctrl_top(clk, rst_n, activity_pulse, wake_evt, cfg_addr, cfg_wdata, cfg_we, cfg_re, cfg_rdata, scan_en, gclk_out, state);
  wire [3:0] _0_;
  wire [127:0] _1_;
  wire [127:0] _2_;
  wire [127:0] _3_;
  (* src = "../../pwr_ctrl_top.sv:61.24" *)
  wire [3:0] active_cycles;
  (* src = "../../pwr_ctrl_top.sv:21.29" *)
  input [3:0] activity_pulse;
  wire [3:0] activity_pulse;
  (* src = "../../pwr_ctrl_top.sv:46.24" *)
  wire [3:0] alpha;
  (* src = "../../pwr_ctrl_top.sv:25.29" *)
  input [31:0] cfg_addr;
  wire [31:0] cfg_addr;
  (* src = "../../pwr_ctrl_top.sv:29.29" *)
  output [31:0] cfg_rdata;
  wire [31:0] cfg_rdata;
  (* src = "../../pwr_ctrl_top.sv:28.29" *)
  input cfg_re;
  wire cfg_re;
  (* src = "../../pwr_ctrl_top.sv:26.29" *)
  input [31:0] cfg_wdata;
  wire [31:0] cfg_wdata;
  (* src = "../../pwr_ctrl_top.sv:27.29" *)
  input cfg_we;
  wire cfg_we;
  (* src = "../../pwr_ctrl_top.sv:17.29" *)
  input clk;
  wire clk;
  (* src = "../../pwr_ctrl_top.sv:57.24" *)
  wire [3:0] clk_req;
  (* src = "../../pwr_ctrl_top.sv:33.29" *)
  output [3:0] gclk_out;
  wire [3:0] gclk_out;
  (* src = "../../pwr_ctrl_top.sv:45.24" *)
  wire [63:0] idle_base_th;
  (* src = "../../pwr_ctrl_top.sv:50.24" *)
  wire [63:0] idle_count;
  (* src = "../../pwr_ctrl_top.sv:62.24" *)
  wire [3:0] idle_cycles;
  (* src = "../../pwr_ctrl_top.sv:68.24" *)
  wire irq;
  (* src = "../../pwr_ctrl_top.sv:44.24" *)
  wire [3:0] periph_en;
  (* src = "../../pwr_ctrl_top.sv:51.24" *)
  wire [3:0] recent_activity;
  (* src = "../../pwr_ctrl_top.sv:18.29" *)
  input rst_n;
  wire rst_n;
  (* src = "../../pwr_ctrl_top.sv:32.29" *)
  input scan_en;
  wire scan_en;
  (* src = "../../pwr_ctrl_top.sv:60.24" *)
  wire [3:0] sleep_count;
  (* src = "../../pwr_ctrl_top.sv:54.24" *)
  wire [3:0] sleep_eligible;
  (* src = "../../pwr_ctrl_top.sv:36.29" *)
  output [7:0] state;
  wire [7:0] state;
  (* src = "../../pwr_ctrl_top.sv:22.29" *)
  input [3:0] wake_evt;
  wire [3:0] wake_evt;
  (* src = "../../pwr_ctrl_top.sv:65.24" *)
  wire [3:0] wake_evt_masked;
  (* src = "../../pwr_ctrl_top.sv:47.24" *)
  wire [3:0] wake_mask;
  assign _0_ = wake_evt & (* src = "../../pwr_ctrl_top.sv:75.23-75.43" *) wake_mask;
  (* src = "../../pwr_ctrl_top.sv:110.5" *)
  \activity_counter$pwr_ctrl_top.u_activity_counter  u_activity_counter (
    .activity_pulse(activity_pulse),
    .clk(clk),
    .idle_count(idle_count),
    .periph_en(periph_en),
    .recent_activity(recent_activity),
    .rst_n(rst_n)
  );
  (* src = "../../pwr_ctrl_top.sv:88.5" *)
  \cfg_regs$pwr_ctrl_top.u_cfg_regs  u_cfg_regs (
    .alpha(alpha),
    .cfg_addr(cfg_addr[7:0]),
    .cfg_rdata(cfg_rdata),
    .cfg_re(cfg_re),
    .cfg_wdata(cfg_wdata),
    .cfg_we(cfg_we),
    .clk(clk),
    .idle_base_th(idle_base_th),
    .irq(irq),
    .periph_en(periph_en),
    .rst_n(rst_n),
    .state(state),
    .wake_mask(wake_mask)
  );
  (* src = "../../pwr_ctrl_top.sv:155.5" *)
  \clock_gater$pwr_ctrl_top.u_clock_gater  u_clock_gater (
    .clk_in(clk),
    .clk_req(clk_req),
    .gclk_out(gclk_out),
    .rst_n(rst_n),
    .scan_en(scan_en)
  );
  (* src = "../../pwr_ctrl_top.sv:125.5" *)
  \idle_predictor$pwr_ctrl_top.u_idle_predictor  u_idle_predictor (
    .alpha(alpha),
    .clk(clk),
    .idle_base_th(idle_base_th),
    .idle_count(idle_count),
    .recent_activity(recent_activity),
    .rst_n(rst_n),
    .sleep_eligible(sleep_eligible)
  );
  (* src = "../../pwr_ctrl_top.sv:168.5" *)
  \perf_counters$pwr_ctrl_top.u_perf_counters  u_perf_counters (
    .active_cycles(_2_),
    .clk(clk),
    .idle_cycles(_3_),
    .rst_n(rst_n),
    .sleep_count(_1_),
    .state(state)
  );
  (* src = "../../pwr_ctrl_top.sv:140.5" *)
  \power_fsm$pwr_ctrl_top.u_power_fsm  u_power_fsm (
    .clk(clk),
    .clk_req(clk_req),
    .periph_en(periph_en),
    .rst_n(rst_n),
    .sleep_eligible(sleep_eligible),
    .state(state),
    .wake_evt(wake_evt_masked)
  );
  assign wake_evt_masked = _0_;
  assign sleep_count = _1_[3:0];
  assign active_cycles = _2_[3:0];
  assign idle_cycles = _3_[3:0];
endmodule
