Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Apr 03 13:29:42 2019
| Host         : FOX-39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             157 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             268 |          119 |
| Yes          | No                    | No                     |              67 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             695 |          263 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                        Enable Signal                                                                       |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/bus_struct_reset[0]                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                       |                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                       |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                               |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                         |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                          |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                        |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[16]   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                        |                8 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                       |                6 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                     |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                         |               32 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                             |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_pc_reg[0][0]               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                |                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                         |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                               |                                                                                                                      |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               30 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native_0 |                                                                                                                      |               10 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               56 |             99 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[7]                                                                                |                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                            |                                                                                                                      |               54 |            158 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               80 |            179 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


