
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universidade/cr/ip_repo/SevenDispManager_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 280.168 ; gain = 51.895
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 388.324 ; gain = 101.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2322' bound to instance 'design_1_i' of component 'design_1' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:119]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2343]
INFO: [Synth 8-3491] module 'design_1_SevenDispManager_0_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_SevenDispManager_0_0_stub.vhdl:5' bound to instance 'SevenDispManager_0' of component 'design_1_SevenDispManager_0_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2820]
INFO: [Synth 8-638] synthesizing module 'design_1_SevenDispManager_0_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_SevenDispManager_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_btn' of component 'design_1_axi_gpio_0_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2847]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_1' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_gpio_1_1_stub.vhdl:5' bound to instance 'axi_gpio_led' of component 'design_1_axi_gpio_1_1' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2871]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_1' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_gpio_1_1_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_1' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_sw' of component 'design_1_axi_gpio_0_1' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2896]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_gpio_0_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2944]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2951]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2964]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:3050]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:1443]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (6#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:566]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:1235]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (7#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:1235]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2187]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (8#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:1443]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:656]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:870]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:924]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:952]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:1006]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (9#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:656]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:3245]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:3251]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:3264]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (10#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/synth/design_1.vhd:2343]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_0' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:179]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (11#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_1' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:186]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_10' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:193]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_11' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:200]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_12' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:207]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_13' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:214]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_14' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:221]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_15' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:228]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_2' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:235]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_3' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_4' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:249]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_5' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:256]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_6' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:263]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_7' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:270]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_8' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:277]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_9' of component 'IOBUF' [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (12#1) [D:/Universidade/cr/tp7/tp7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 442.688 ; gain = 155.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 442.688 ; gain = 155.613
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp18/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp18/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp19/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp19/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp20/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp20/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp21/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp21/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp22/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp22/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp23/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp23/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp24/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp24/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp25/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_btn'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp25/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_btn'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp26/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_led'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp26/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_led'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp27/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp27/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp28/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp28/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp29/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp29/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp30/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp30/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp31/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp31/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp32/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp32/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp33/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_sw'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp33/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_sw'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp34/design_1_SevenDispManager_0_0_in_context.xdc] for cell 'design_1_i/SevenDispManager_0'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp34/design_1_SevenDispManager_0_0_in_context.xdc] for cell 'design_1_i/SevenDispManager_0'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp35/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp35/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [D:/Universidade/cr/tp7/tp7.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc]
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Universidade/cr/tp7/tp7.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Universidade/cr/tp7/tp7.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 771.840 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp22/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Universidade/cr/tp7/tp7.runs/synth_1/.Xil/Vivado-6964-DESKTOP-1UKU17Q/dcp22/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SevenDispManager_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_btn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_sw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_SevenDispManager_0_0    |         1|
|3     |design_1_axi_gpio_0_0            |         1|
|4     |design_1_axi_gpio_1_1            |         1|
|5     |design_1_axi_gpio_0_1            |         1|
|6     |design_1_axi_uartlite_0_0        |         1|
|7     |design_1_clk_wiz_1_0             |         1|
|8     |design_1_mdm_1_0                 |         1|
|9     |design_1_microblaze_0_0          |         1|
|10    |design_1_microblaze_0_axi_intc_0 |         1|
|11    |design_1_microblaze_0_xlconcat_0 |         1|
|12    |design_1_rst_clk_wiz_1_100M_0    |         1|
|13    |design_1_xlconstant_0_0          |         1|
|14    |design_1_dlmb_bram_if_cntlr_0    |         1|
|15    |design_1_dlmb_v10_0              |         1|
|16    |design_1_ilmb_bram_if_cntlr_0    |         1|
|17    |design_1_ilmb_v10_0              |         1|
|18    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_SevenDispManager_0_0_bbox_0     |     1|
|2     |design_1_axi_gpio_0_0_bbox_1             |     1|
|3     |design_1_axi_gpio_0_1_bbox_3             |     1|
|4     |design_1_axi_gpio_1_1_bbox_2             |     1|
|5     |design_1_axi_uartlite_0_0_bbox_4         |     1|
|6     |design_1_clk_wiz_1_0_bbox_5              |     1|
|7     |design_1_dlmb_bram_if_cntlr_0_bbox_10    |     1|
|8     |design_1_dlmb_v10_0_bbox_11              |     1|
|9     |design_1_ilmb_bram_if_cntlr_0_bbox_12    |     1|
|10    |design_1_ilmb_v10_0_bbox_13              |     1|
|11    |design_1_lmb_bram_0_bbox_14              |     1|
|12    |design_1_mdm_1_0_bbox_6                  |     1|
|13    |design_1_microblaze_0_0_bbox_7           |     1|
|14    |design_1_microblaze_0_axi_intc_0_bbox_8  |     1|
|15    |design_1_microblaze_0_xlconcat_0_bbox_15 |     1|
|16    |design_1_rst_clk_wiz_1_100M_0_bbox_16    |     1|
|17    |design_1_xbar_0_bbox_9                   |     1|
|18    |design_1_xlconstant_0_0_bbox_17          |     1|
|19    |IBUF                                     |    23|
|20    |IOBUF                                    |    16|
|21    |OBUF                                     |    17|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1834|
|2     |  design_1_i                  |design_1                              |  1778|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   707|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 771.840 ; gain = 155.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 484.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 781.137 ; gain = 500.969
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/tp7/tp7.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 781.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 23:18:27 2018...
