<profile>

<section name = "Vitis HLS Report for 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'" level="0">
<item name = "Date">Tue Jun 24 22:03:06 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">FFT</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030-sbv485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.935 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 22, 0.220 us, 0.220 us, 22, 22, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_87_1">20, 20, 4, 1, 1, 18, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 318, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 129, -, -</column>
<specialColumn name="Available">530, 400, 157200, 78600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cordic_apfixed_circ_table_arctan_128_U">generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb, 4, 0, 0, 0, 128, 126, 1, 16128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln102_fu_205_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln104_fu_217_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln108_fu_229_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln87_fu_134_p2">+, 0, 0, 13, 5, 1</column>
<column name="sub_ln103_fu_211_p2">-, 0, 0, 25, 18, 18</column>
<column name="sub_ln107_fu_223_p2">-, 0, 0, 25, 18, 18</column>
<column name="sub_ln109_fu_235_p2">-, 0, 0, 25, 18, 18</column>
<column name="x_s_fu_190_p2">ashr, 0, 0, 43, 18, 18</column>
<column name="y_s_fu_196_p2">ashr, 0, 0, 43, 18, 18</column>
<column name="icmp_ln87_fu_128_p2">icmp, 0, 0, 13, 5, 5</column>
<column name="tx_fu_241_p3">select, 0, 0, 18, 1, 18</column>
<column name="ty_fu_249_p3">select, 0, 0, 18, 1, 18</column>
<column name="tz_fu_257_p3">select, 0, 0, 18, 1, 18</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_tx_1_load">9, 2, 18, 36</column>
<column name="ap_sig_allocacmp_ty_1_load">9, 2, 18, 36</column>
<column name="n_fu_64">9, 2, 5, 10</column>
<column name="tx_1_fu_56">9, 2, 18, 36</column>
<column name="ty_1_fu_60">9, 2, 18, 36</column>
<column name="tz_1_fu_52">9, 2, 18, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_311">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_311_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="n_1_reg_306">5, 0, 5, 0</column>
<column name="n_1_reg_306_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="n_fu_64">5, 0, 5, 0</column>
<column name="tmp_3_reg_320">15, 0, 15, 0</column>
<column name="tx_1_fu_56">18, 0, 18, 0</column>
<column name="tx_reg_325">18, 0, 18, 0</column>
<column name="ty_1_fu_60">18, 0, 18, 0</column>
<column name="ty_reg_330">18, 0, 18, 0</column>
<column name="tz_1_fu_52">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, generic_sincos&lt;16, 4&gt;_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, generic_sincos&lt;16, 4&gt;_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, generic_sincos&lt;16, 4&gt;_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, generic_sincos&lt;16, 4&gt;_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, generic_sincos&lt;16, 4&gt;_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, generic_sincos&lt;16, 4&gt;_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="z">in, 17, ap_none, z, scalar</column>
<column name="p_out">out, 17, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 17, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
</table>
</item>
</section>
</profile>
