module top
#(parameter param84 = (!{(|({(8'ha6), (8'hbc)} ? ((8'hb5) == (7'h41)) : {(8'ha1), (8'hbc)})), (~|(~^((8'hbb) ? (7'h43) : (8'ha1))))}), 
parameter param85 = (&{{{(+param84)}, ((8'hba) + {param84, param84})}}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h37c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire [(4'he):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire83;
  wire signed [(4'ha):(1'h0)] wire82;
  wire [(5'h15):(1'h0)] wire81;
  wire [(5'h13):(1'h0)] wire80;
  wire signed [(2'h3):(1'h0)] wire61;
  wire [(4'ha):(1'h0)] wire27;
  wire signed [(3'h6):(1'h0)] wire26;
  wire signed [(4'h8):(1'h0)] wire25;
  wire [(3'h4):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire4;
  reg [(5'h13):(1'h0)] reg79 = (1'h0);
  reg [(4'hc):(1'h0)] reg78 = (1'h0);
  reg [(5'h10):(1'h0)] reg77 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg76 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg75 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg74 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg73 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg72 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg71 = (1'h0);
  reg [(4'h8):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg68 = (1'h0);
  reg [(3'h6):(1'h0)] reg67 = (1'h0);
  reg [(2'h3):(1'h0)] reg66 = (1'h0);
  reg [(4'he):(1'h0)] reg65 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg63 = (1'h0);
  reg [(4'he):(1'h0)] reg62 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg60 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg59 = (1'h0);
  reg [(4'hc):(1'h0)] reg58 = (1'h0);
  reg [(3'h6):(1'h0)] reg57 = (1'h0);
  reg [(5'h15):(1'h0)] reg56 = (1'h0);
  reg signed [(4'he):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg54 = (1'h0);
  reg [(5'h13):(1'h0)] reg53 = (1'h0);
  reg signed [(4'he):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg50 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg49 = (1'h0);
  reg [(3'h5):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg47 = (1'h0);
  reg [(4'h9):(1'h0)] reg46 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg [(4'hc):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg43 = (1'h0);
  reg [(4'h8):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg [(3'h7):(1'h0)] reg38 = (1'h0);
  reg [(5'h12):(1'h0)] reg37 = (1'h0);
  reg [(5'h13):(1'h0)] reg36 = (1'h0);
  reg [(4'he):(1'h0)] reg35 = (1'h0);
  reg [(4'he):(1'h0)] reg34 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg32 = (1'h0);
  reg signed [(4'he):(1'h0)] reg31 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg30 = (1'h0);
  reg [(3'h7):(1'h0)] reg29 = (1'h0);
  reg signed [(4'he):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg24 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg23 = (1'h0);
  reg [(5'h12):(1'h0)] reg22 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg21 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg [(5'h10):(1'h0)] reg18 = (1'h0);
  reg [(4'h9):(1'h0)] reg17 = (1'h0);
  reg [(2'h3):(1'h0)] reg16 = (1'h0);
  reg [(4'hb):(1'h0)] reg15 = (1'h0);
  reg [(5'h10):(1'h0)] reg14 = (1'h0);
  reg [(4'he):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg8 = (1'h0);
  reg [(4'hb):(1'h0)] reg7 = (1'h0);
  reg [(4'hb):(1'h0)] reg6 = (1'h0);
  assign y = {wire83,
                 wire82,
                 wire81,
                 wire80,
                 wire61,
                 wire27,
                 wire26,
                 wire25,
                 wire5,
                 wire4,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire4 = $signed(($signed($signed(wire0)) ?
                     (wire0[(4'h8):(4'h8)] ?
                         ($unsigned(wire3) ^ $signed(wire3)) : $unsigned($signed((7'h42)))) : (((wire3 ?
                                 (8'ha1) : wire0) ?
                             (wire2 ? wire3 : wire0) : $unsigned(wire0)) ?
                         $signed((wire3 ? wire2 : wire0)) : $signed((8'hbe)))));
  assign wire5 = $signed(wire1);
  always
    @(posedge clk) begin
      reg6 <= wire3[(2'h2):(1'h0)];
      reg7 <= ($signed((|((wire3 >>> wire4) >> (wire4 && wire2)))) ?
          $unsigned(reg6[(4'hb):(4'hb)]) : ((!($unsigned(wire3) >= wire0[(1'h1):(1'h1)])) && $unsigned($signed($signed(wire5)))));
    end
  always
    @(posedge clk) begin
      if (wire3[(2'h2):(2'h2)])
        begin
          reg8 <= (reg7[(1'h1):(1'h0)] ?
              (reg6[(4'ha):(2'h3)] ?
                  (($unsigned((8'hba)) ?
                      (wire2 ?
                          wire1 : wire5) : reg6) - ({reg6} + $unsigned(reg6))) : {$signed($signed(wire3)),
                      wire3}) : wire4);
          reg9 <= ($signed((&wire4[(2'h3):(2'h3)])) | ((|reg8[(1'h0):(1'h0)]) ?
              $unsigned(($unsigned(wire3) ?
                  (wire5 ? reg6 : wire5) : reg8)) : wire4));
        end
      else
        begin
          reg8 <= $signed((~|({$signed(wire2), (^~(8'ha6))} ? wire2 : reg9)));
          reg9 <= (reg6 & $unsigned($unsigned(reg6[(3'h5):(2'h3)])));
          reg10 <= {{$signed(reg8), reg9[(2'h2):(1'h1)]}};
          if (((reg10[(2'h2):(2'h2)] ?
                  ($signed((wire5 >>> reg6)) != reg9) : ($unsigned($unsigned(wire4)) ?
                      (!(8'ha6)) : wire3)) ?
              reg8 : reg6))
            begin
              reg11 <= reg7;
            end
          else
            begin
              reg11 <= ($unsigned($signed(wire1[(1'h0):(1'h0)])) ?
                  ((-wire4[(3'h5):(3'h4)]) <= wire3) : (~reg8[(4'h8):(3'h5)]));
              reg12 <= $unsigned((wire4 >> reg9[(2'h3):(2'h3)]));
              reg13 <= $unsigned(((($signed(wire4) ?
                      wire0 : $unsigned(wire1)) >= ($unsigned(reg7) >> $unsigned(reg11))) ?
                  (^~(~&reg10[(2'h3):(1'h1)])) : ($signed($unsigned(wire5)) <= $signed(wire0))));
              reg14 <= wire3[(1'h1):(1'h0)];
              reg15 <= wire3;
            end
        end
      if ((~&((reg8[(4'ha):(4'ha)] ?
              {(+wire0), $signed(reg15)} : $unsigned((8'ha4))) ?
          wire4[(2'h3):(1'h1)] : wire3)))
        begin
          reg16 <= $signed((8'h9c));
        end
      else
        begin
          if ({reg6, wire0[(4'hd):(4'h9)]})
            begin
              reg16 <= (!((^reg6[(3'h6):(2'h3)]) & (8'haf)));
            end
          else
            begin
              reg16 <= (~&reg11);
              reg17 <= (((^~((wire5 ? reg7 : (8'hb5)) ?
                          wire5 : (reg15 + wire3))) ?
                      {($signed(reg12) ^~ wire2),
                          ((~|(8'ha5)) > reg11)} : reg10[(1'h0):(1'h0)]) ?
                  ((({wire1, reg8} ? (reg14 >= reg14) : wire1) | ((reg10 ?
                          wire4 : reg13) ?
                      (reg13 <= (8'haa)) : (reg6 << wire5))) - (($unsigned(reg16) || reg7) ?
                      $signed((reg8 && (8'h9d))) : reg10)) : $unsigned($signed((reg16[(2'h2):(1'h1)] ?
                      ((8'hb9) ? reg10 : (8'haf)) : (reg6 ? wire5 : reg15)))));
              reg18 <= reg6;
              reg19 <= reg17[(2'h2):(1'h1)];
            end
          reg20 <= (~|wire2[(1'h1):(1'h1)]);
          reg21 <= $signed($unsigned((8'hba)));
          reg22 <= $unsigned((reg9 < wire2));
        end
      reg23 <= $unsigned({reg21[(3'h6):(2'h3)]});
      reg24 <= $signed(($unsigned(({reg19, reg16} ? (reg10 | reg15) : reg12)) ?
          ($signed((reg21 | reg15)) ?
              (wire0[(4'he):(2'h3)] ?
                  $unsigned(reg17) : (!(8'hb4))) : (|(~wire1))) : ({(&reg17)} & $unsigned((wire1 || reg10)))));
    end
  assign wire25 = reg24[(1'h1):(1'h0)];
  assign wire26 = (8'hb4);
  assign wire27 = reg18[(4'hd):(1'h0)];
  always
    @(posedge clk) begin
      reg28 <= ((!($signed(wire25[(3'h5):(2'h2)]) ?
          (~^$unsigned(reg19)) : (^~(reg13 - reg9)))) & wire3[(1'h1):(1'h0)]);
      if (reg6)
        begin
          reg29 <= $signed({((reg13[(4'hd):(4'ha)] ?
                  {wire0} : (~wire1)) ^~ $signed((wire25 >= wire4))),
              {wire3}});
          if (reg28[(3'h7):(2'h3)])
            begin
              reg30 <= (^~{$signed($unsigned(reg18[(4'h9):(2'h3)])), reg19});
              reg31 <= $signed(reg9);
              reg32 <= ($signed((~|$unsigned($signed(reg7)))) ?
                  ((wire27[(4'h8):(2'h3)] ?
                      {(wire2 * reg28)} : reg29) ^ $signed((wire4[(3'h4):(1'h1)] ?
                      wire5 : reg13[(4'hc):(1'h0)]))) : (^~$signed(($signed(wire0) ?
                      $signed(reg31) : $signed((8'hb5))))));
            end
          else
            begin
              reg30 <= ($unsigned({reg11,
                  $signed((~^wire3))}) >>> ((~^($signed(reg31) ?
                      reg16[(2'h3):(2'h3)] : (reg32 | reg22))) ?
                  reg23[(2'h2):(1'h0)] : (~^(|(wire4 | (8'hbf))))));
              reg31 <= $unsigned(($unsigned({(reg13 || reg13)}) ?
                  ((&{reg31, reg24}) >>> (reg20 ?
                      reg21 : (reg8 ?
                          (8'hb9) : reg21))) : ((|$signed((8'hb1))) & $unsigned((reg23 < reg19)))));
              reg32 <= {(8'h9f), $signed($signed(wire3))};
            end
          reg33 <= (+reg18[(4'he):(2'h3)]);
          reg34 <= wire2;
          reg35 <= ({reg8[(3'h6):(1'h1)], (|$signed($unsigned((8'hbf))))} ?
              $signed($signed(reg28[(4'h8):(1'h0)])) : $unsigned($unsigned($signed((wire26 ?
                  reg18 : reg17)))));
        end
      else
        begin
          reg29 <= (~&((8'ha0) ?
              $signed($unsigned((reg10 ?
                  (8'hbd) : reg35))) : {reg34[(4'hd):(3'h7)],
                  {((8'hb0) <<< reg33)}}));
          reg30 <= ($signed((($unsigned(reg16) && (reg32 >> wire26)) ^~ ((wire27 == reg32) ?
                  reg24 : $unsigned(wire27)))) ?
              ($unsigned(reg34) ?
                  wire3 : reg12[(3'h4):(3'h4)]) : ((reg24[(3'h5):(3'h4)] ?
                      reg33 : $unsigned((reg7 != (8'ha1)))) ?
                  (|(~&$signed(reg9))) : (reg13 == ($unsigned(reg30) ?
                      $signed(reg19) : (reg29 == wire2)))));
          reg31 <= reg14;
          reg32 <= (reg24[(4'h9):(3'h6)] ^~ (-(($signed(reg15) ?
              wire0[(4'h8):(3'h5)] : (~&wire2)) - reg6[(4'ha):(2'h2)])));
          reg33 <= ((^~(~((reg12 >> reg28) & reg33[(2'h3):(1'h0)]))) ?
              wire1 : $unsigned($unsigned(((|reg33) ?
                  reg22 : reg24[(2'h2):(1'h0)]))));
        end
      if (($signed((&$signed(reg20[(3'h6):(2'h2)]))) ?
          reg11 : wire3[(1'h0):(1'h0)]))
        begin
          reg36 <= $unsigned($unsigned(reg24));
          if ($signed((8'h9f)))
            begin
              reg37 <= $signed(reg35);
              reg38 <= (8'hb1);
            end
          else
            begin
              reg37 <= reg9[(3'h6):(2'h2)];
              reg38 <= (^({$unsigned((-wire25))} * reg34));
            end
          reg39 <= (-(~^wire25));
          reg40 <= (8'hbf);
          reg41 <= ((wire4[(1'h1):(1'h0)] >= $unsigned((+(~wire3)))) ?
              wire0[(4'ha):(2'h2)] : wire26[(1'h0):(1'h0)]);
        end
      else
        begin
          if ((reg13[(4'h9):(4'h8)] ?
              (-(^~((reg40 ? reg7 : reg6) ?
                  reg36[(2'h3):(2'h3)] : (wire25 >= (8'hb5))))) : (wire3 ?
                  wire3 : ($signed((~reg11)) ?
                      $unsigned($signed(reg13)) : wire3))))
            begin
              reg36 <= $unsigned((|(-(reg40[(1'h0):(1'h0)] ?
                  (reg11 ? reg39 : reg22) : $unsigned(reg41)))));
              reg37 <= reg31;
            end
          else
            begin
              reg36 <= $unsigned(reg36[(3'h5):(2'h3)]);
            end
          reg38 <= $unsigned((reg17 | $signed((reg17[(3'h6):(3'h5)] >> (reg10 >>> (7'h44))))));
          reg39 <= (|(reg9[(1'h0):(1'h0)] > $signed(wire4[(1'h1):(1'h0)])));
          reg40 <= reg18;
        end
      reg42 <= wire26;
      reg43 <= (^wire25);
    end
  always
    @(posedge clk) begin
      reg44 <= ($signed((^~$signed({reg31}))) ?
          $unsigned(reg13[(4'he):(2'h2)]) : wire0);
      reg45 <= reg39[(4'hb):(4'hb)];
      reg46 <= (($unsigned(((8'hac) >= $signed(wire26))) ?
              $unsigned($unsigned($signed(reg40))) : $signed((((8'ha5) ^ wire26) ?
                  (~^reg38) : wire1))) ?
          reg34 : $unsigned($signed({reg10})));
      reg47 <= reg23;
    end
  always
    @(posedge clk) begin
      reg48 <= reg17[(3'h7):(3'h7)];
      reg49 <= reg42;
      reg50 <= reg16[(1'h0):(1'h0)];
    end
  always
    @(posedge clk) begin
      if (wire27[(3'h6):(2'h3)])
        begin
          reg51 <= (~|$unsigned(reg45[(3'h7):(3'h6)]));
          reg52 <= (reg16[(2'h3):(1'h0)] ~^ ($signed((reg12[(3'h6):(3'h4)] ^~ $unsigned(reg6))) ?
              reg39[(4'hc):(4'ha)] : (reg33 <= $unsigned($unsigned(reg12)))));
        end
      else
        begin
          reg51 <= ((+reg38) ?
              ((!reg45[(4'ha):(4'h8)]) != $unsigned(((8'ha5) < wire0))) : reg8);
          reg52 <= $unsigned(reg24[(5'h13):(2'h3)]);
          if ($unsigned(((8'h9e) ?
              ($unsigned(reg38[(2'h3):(1'h1)]) ?
                  ($signed(reg46) && {reg17, reg22}) : {((7'h40) ?
                          reg18 : reg23),
                      (reg8 ? reg16 : reg28)}) : reg37)))
            begin
              reg53 <= $signed($signed($unsigned((~^(wire4 && (8'hb8))))));
              reg54 <= ($unsigned(wire27[(3'h6):(3'h4)]) ~^ reg42);
              reg55 <= (&(+reg20[(3'h5):(3'h5)]));
              reg56 <= ((~^{$signed($unsigned(reg12)),
                  (8'hab)}) <<< ((reg43[(4'hb):(2'h3)] ?
                  wire0 : $signed(reg18)) ~^ wire5));
              reg57 <= wire5;
            end
          else
            begin
              reg53 <= reg17;
            end
        end
      reg58 <= wire4;
      reg59 <= (8'hae);
      reg60 <= $unsigned((|{(8'hb8)}));
    end
  assign wire61 = $signed((~{{reg57[(1'h1):(1'h1)], {reg43, wire27}}}));
  always
    @(posedge clk) begin
      reg62 <= {$unsigned((reg29[(3'h7):(1'h1)] ?
              reg21[(1'h0):(1'h0)] : ($signed(reg52) == (-(8'haa))))),
          reg44};
      if (wire5)
        begin
          reg63 <= reg16;
          reg64 <= (reg43 ?
              reg59[(2'h3):(2'h2)] : {$unsigned($signed((reg20 ?
                      reg29 : reg40))),
                  reg31[(2'h2):(1'h1)]});
        end
      else
        begin
          reg63 <= (&$signed(reg6));
          if (($signed($unsigned(reg62)) >> (^~(wire4 << {(reg53 || reg28),
              reg44}))))
            begin
              reg64 <= (8'haf);
              reg65 <= reg45;
              reg66 <= $unsigned(reg59);
              reg67 <= ($unsigned($unsigned({(wire5 >= reg19),
                      ((8'ha1) ^ reg36)})) ?
                  (7'h44) : ((~^$unsigned($unsigned(wire2))) * (-(+reg44[(4'hb):(3'h7)]))));
            end
          else
            begin
              reg64 <= {($signed(($signed(reg65) || reg53)) * reg30[(2'h3):(1'h1)]),
                  ($unsigned($signed(reg40[(2'h2):(2'h2)])) ?
                      reg50 : (reg35[(3'h5):(1'h1)] >>> ((reg28 ?
                              (8'ha4) : (8'ha4)) ?
                          $signed(wire25) : $unsigned(reg54))))};
              reg65 <= $signed($signed($unsigned({wire26})));
              reg66 <= reg14;
              reg67 <= (!reg21);
            end
          reg68 <= (^~(8'ha5));
          reg69 <= (((8'h9c) ? reg45[(1'h0):(1'h0)] : reg30) ?
              reg41 : (reg49[(1'h0):(1'h0)] >> (wire26 ?
                  (8'ha5) : {reg49[(3'h4):(1'h0)]})));
          if (reg62[(1'h1):(1'h1)])
            begin
              reg70 <= (((reg9 ? $unsigned((reg60 & reg69)) : reg50) ?
                      (~|(reg23[(3'h6):(3'h4)] == ((8'h9d) <<< (8'hbf)))) : (~^wire61)) ?
                  wire27 : {$unsigned($signed($signed(reg17)))});
            end
          else
            begin
              reg70 <= (reg29 >= (8'hb1));
            end
        end
      reg71 <= (|reg46);
      if (({(reg9 ^ wire5[(1'h1):(1'h1)])} ?
          (reg44[(1'h1):(1'h0)] ?
              $signed($signed($signed(reg18))) : ((~&wire1) * {(reg46 ?
                      (8'hab) : reg13)})) : (-(wire27 ?
              (8'hb8) : $signed((reg44 ? (8'hbb) : reg7))))))
        begin
          reg72 <= (+$unsigned((~$signed({reg55}))));
        end
      else
        begin
          reg72 <= $signed($unsigned(reg10));
          if (reg60[(3'h7):(3'h7)])
            begin
              reg73 <= $signed($signed($signed((!reg59))));
              reg74 <= reg45;
              reg75 <= $unsigned(((+(~&((7'h42) ? reg45 : wire61))) ?
                  ($signed($unsigned((8'hac))) + reg40) : reg37));
              reg76 <= reg73;
              reg77 <= $signed(reg8);
            end
          else
            begin
              reg73 <= $unsigned($signed((reg39[(5'h11):(4'hd)] ?
                  $signed((wire27 ? reg62 : (8'hb5))) : (~reg72))));
              reg74 <= (~|reg17);
            end
          reg78 <= $signed((-(-$signed(reg52))));
          reg79 <= $unsigned((8'hbb));
        end
    end
  assign wire80 = (~^reg77);
  assign wire81 = $unsigned(($signed($unsigned($signed(reg10))) + ($unsigned(reg22[(3'h5):(2'h2)]) - reg71)));
  assign wire82 = reg39;
  assign wire83 = $signed(reg12[(3'h6):(3'h4)]);
endmodule
