

================================================================
== Vitis HLS Report for 'overlaystream'
================================================================
* Date:           Fri Oct 30 16:39:11 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        overlaystream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.674 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%overly_w_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_w" [source/overlaystream.cpp:111]   --->   Operation 11 'read' 'overly_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%overly_h_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_h" [source/overlaystream.cpp:111]   --->   Operation 12 'read' 'overly_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%overly_y_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_y" [source/overlaystream.cpp:111]   --->   Operation 13 'read' 'overly_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%overly_x_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_x" [source/overlaystream.cpp:111]   --->   Operation 14 'read' 'overly_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%overly_alpha_read = read i8 @_ssdm_op_Read.ap_vld.i8, i8 %overly_alpha" [source/overlaystream.cpp:111]   --->   Operation 15 'read' 'overly_alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%overly_w_c = alloca i64" [source/overlaystream.cpp:111]   --->   Operation 16 'alloca' 'overly_w_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%overly_h_c = alloca i64" [source/overlaystream.cpp:111]   --->   Operation 17 'alloca' 'overly_h_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%overly_y_c = alloca i64" [source/overlaystream.cpp:111]   --->   Operation 18 'alloca' 'overly_y_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%overly_x_c = alloca i64" [source/overlaystream.cpp:111]   --->   Operation 19 'alloca' 'overly_x_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%overly_alpha_c = alloca i64" [source/overlaystream.cpp:111]   --->   Operation 20 'alloca' 'overly_alpha_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_in_data = alloca i64" [source/overlaystream.cpp:123]   --->   Operation 21 'alloca' 'img_in_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_out_data = alloca i64" [source/overlaystream.cpp:125]   --->   Operation 22 'alloca' 'img_out_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_src1_data = alloca i64" [source/overlaystream.cpp:127]   --->   Operation 23 'alloca' 'img_src1_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_src2_data = alloca i64" [source/overlaystream.cpp:131]   --->   Operation 24 'alloca' 'img_src2_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%overly_w_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_w" [source/overlaystream.cpp:111]   --->   Operation 25 'read' 'overly_w_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%overly_h_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_h" [source/overlaystream.cpp:111]   --->   Operation 26 'read' 'overly_h_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%overly_y_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_y" [source/overlaystream.cpp:111]   --->   Operation 27 'read' 'overly_y_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%overly_x_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %overly_x" [source/overlaystream.cpp:111]   --->   Operation 28 'read' 'overly_x_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%overly_alpha_read = read i8 @_ssdm_op_Read.ap_vld.i8, i8 %overly_alpha" [source/overlaystream.cpp:111]   --->   Operation 29 'read' 'overly_alpha_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.16ns)   --->   "%call_ln111 = call void @Loop_loop_height_proc1719, i24 %video_in_V_data_V, i3 %video_in_V_keep_V, i3 %video_in_V_strb_V, i1 %video_in_V_user_V, i1 %video_in_V_last_V, i1 %video_in_V_id_V, i1 %video_in_V_dest_V, i24 %img_in_data, i8 %overly_alpha_read, i32 %overly_x_read, i32 %overly_y_read, i32 %overly_h_read, i32 %overly_w_read, i8 %overly_alpha_c, i32 %overly_x_c, i32 %overly_y_c, i32 %overly_h_c, i32 %overly_w_c" [source/overlaystream.cpp:111]   --->   Operation 30 'call' 'call_ln111' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln111 = call void @Loop_loop_height_proc1719, i24 %video_in_V_data_V, i3 %video_in_V_keep_V, i3 %video_in_V_strb_V, i1 %video_in_V_user_V, i1 %video_in_V_last_V, i1 %video_in_V_id_V, i1 %video_in_V_dest_V, i24 %img_in_data, i8 %overly_alpha_read, i32 %overly_x_read, i32 %overly_y_read, i32 %overly_h_read, i32 %overly_w_read, i8 %overly_alpha_c, i32 %overly_x_c, i32 %overly_y_c, i32 %overly_h_c, i32 %overly_w_c" [source/overlaystream.cpp:111]   --->   Operation 31 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln137 = call void @xfrgb2gray<1080, 1920>, i24 %img_in_data, i8 %img_src1_data, i24 %img_src2_data, void %call_ln111, void %call_ln111" [source/overlaystream.cpp:137]   --->   Operation 32 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln137 = call void @xfrgb2gray<1080, 1920>, i24 %img_in_data, i8 %img_src1_data, i24 %img_src2_data, void %call_ln111, void %call_ln111" [source/overlaystream.cpp:137]   --->   Operation 33 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln138 = call void @overlyOnMat<1080, 1920>, i24 %img_src2_data, i8 %img_src1_data, i24 %img_out_data, i8 %overly_alpha_c, i32 %overly_x_c, i32 %overly_y_c, i32 %overly_h_c, i32 %overly_w_c, void %call_ln137, void %call_ln137" [source/overlaystream.cpp:138]   --->   Operation 34 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln138 = call void @overlyOnMat<1080, 1920>, i24 %img_src2_data, i8 %img_src1_data, i24 %img_out_data, i8 %overly_alpha_c, i32 %overly_x_c, i32 %overly_y_c, i32 %overly_h_c, i32 %overly_w_c, void %call_ln137, void %call_ln137" [source/overlaystream.cpp:138]   --->   Operation 35 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc1618, i24 %img_out_data, i24 %video_out_V_data_V, i3 %video_out_V_keep_V, i3 %video_out_V_strb_V, i1 %video_out_V_user_V, i1 %video_out_V_last_V, i1 %video_out_V_id_V, i1 %video_out_V_dest_V, void %call_ln138, void %call_ln138"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc1618, i24 %img_out_data, i24 %video_out_V_data_V, i3 %video_out_V_keep_V, i3 %video_out_V_strb_V, i1 %video_out_V_user_V, i1 %video_out_V_last_V, i1 %video_out_V_id_V, i1 %video_out_V_dest_V, void %call_ln138, void %call_ln138"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_1"   --->   Operation 38 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 39 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_5, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %video_in_V_data_V, i3 %video_in_V_keep_V, i3 %video_in_V_strb_V, i1 %video_in_V_user_V, i1 %video_in_V_last_V, i1 %video_in_V_id_V, i1 %video_in_V_dest_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %video_in_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %video_in_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %video_in_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_in_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_in_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_in_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_in_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %video_out_V_data_V, i3 %video_out_V_keep_V, i3 %video_out_V_strb_V, i1 %video_out_V_user_V, i1 %video_out_V_last_V, i1 %video_out_V_id_V, i1 %video_out_V_dest_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %video_out_V_data_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %video_out_V_keep_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %video_out_V_strb_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_out_V_user_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_out_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_out_V_id_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %video_out_V_dest_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %overly_alpha"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %overly_alpha, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %overly_x"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_x, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %overly_y"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_y, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %overly_h"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_h, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %overly_w"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_w, void @empty_2, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @img_in_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %img_in_data, i24 %img_in_data"   --->   Operation 67 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_data, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @img_out_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %img_out_data, i24 %img_out_data"   --->   Operation 69 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_out_data, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @img_src1_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %img_src1_data, i8 %img_src1_data"   --->   Operation 71 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_src1_data, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @img_src2_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %img_src2_data, i24 %img_src2_data"   --->   Operation 73 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_src2_data, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @overly_alpha_c_str, i32, void @p_str, void @p_str, i32, i32, i8 %overly_alpha_c, i8 %overly_alpha_c" [source/overlaystream.cpp:111]   --->   Operation 75 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln111 = specinterface void @_ssdm_op_SpecInterface, i8 %overly_alpha_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/overlaystream.cpp:111]   --->   Operation 76 'specinterface' 'specinterface_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @overly_x_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %overly_x_c, i32 %overly_x_c" [source/overlaystream.cpp:111]   --->   Operation 77 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln111 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_x_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/overlaystream.cpp:111]   --->   Operation 78 'specinterface' 'specinterface_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @overly_y_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %overly_y_c, i32 %overly_y_c" [source/overlaystream.cpp:111]   --->   Operation 79 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln111 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_y_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/overlaystream.cpp:111]   --->   Operation 80 'specinterface' 'specinterface_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @overly_h_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %overly_h_c, i32 %overly_h_c" [source/overlaystream.cpp:111]   --->   Operation 81 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln111 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_h_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/overlaystream.cpp:111]   --->   Operation 82 'specinterface' 'specinterface_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @overly_w_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %overly_w_c, i32 %overly_w_c" [source/overlaystream.cpp:111]   --->   Operation 83 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln111 = specinterface void @_ssdm_op_SpecInterface, i32 %overly_w_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/overlaystream.cpp:111]   --->   Operation 84 'specinterface' 'specinterface_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [source/overlaystream.cpp:140]   --->   Operation 85 'ret' 'ret_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.17ns
The critical path consists of the following:
	register read on port 'overly_w' (source/overlaystream.cpp:111) [20]  (0 ns)
	'call' operation ('call_ln111', source/overlaystream.cpp:111) to 'Loop_loop_height_proc1719' [81]  (2.17 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
