#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Jul 07 15:33:41 2020
# Process ID: 14444
# Log file: D:/New folder/Summer Semester/1. FPGA/ISE Projects/Project 1/Test1/planAhead_run_1/planAhead.log
# Journal file: D:/New folder/Summer Semester/1. FPGA/ISE Projects/Project 1/Test1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/New folder/Summer Semester/1. FPGA/ISE Projects/Project 1/Test1/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin L13 [get_ports a]
endgroup
startgroup
set_property package_pin L14 [get_ports b]
endgroup
startgroup
set_property package_pin L14 [get_ports b]
endgroup
startgroup
set_property package_pin F12 [get_ports c]
endgroup
startgroup
set_property package_pin E12 [get_ports s]
endgroup
save_constraints
