<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>axgbe_phy.h source code [dpdk_1805/drivers/net/axgbe/axgbe_phy.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/axgbe/axgbe_phy.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>dpdk_1805</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>axgbe</a>/<a href='axgbe_phy.h.html'>axgbe_phy.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*   SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *   Copyright(c) 2018 Advanced Micro Devices, Inc. All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *   Copyright(c) 2018 Synopsys, Inc. All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#<span data-ppcond="6">ifndef</span> <span class="macro" data-ref="_M/__AXGBE_PHY_H__">__AXGBE_PHY_H__</span></u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/__AXGBE_PHY_H__" data-ref="_M/__AXGBE_PHY_H__">__AXGBE_PHY_H__</dfn></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/SPEED_10" data-ref="_M/SPEED_10">SPEED_10</dfn>    10</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>   100</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>  1000</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/SPEED_2500" data-ref="_M/SPEED_2500">SPEED_2500</dfn>  2500</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/SPEED_10000" data-ref="_M/SPEED_10000">SPEED_10000</dfn> 10000</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><i>/* Or MII_ADDR_C45 into regnum for read/write on mii_bus to enable the 21 bit</i></td></tr>
<tr><th id="17">17</th><td><i> * IEEE 802.3ae clause 45 addressing mode used by 10GIGE phy chips.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/MII_ADDR_C45" data-ref="_M/MII_ADDR_C45">MII_ADDR_C45</dfn> (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>/* Basic mode status register. */</i></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/BMSR_LSTATUS" data-ref="_M/BMSR_LSTATUS">BMSR_LSTATUS</dfn>            0x0004  /* Link status */</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/* Status register 1. */</i></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT1_LSTATUS" data-ref="_M/MDIO_STAT1_LSTATUS">MDIO_STAT1_LSTATUS</dfn>              BMSR_LSTATUS</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* Generic MII registers. */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/MII_BMCR" data-ref="_M/MII_BMCR">MII_BMCR</dfn>		0x00	/* Basic mode control register */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/MII_BMSR" data-ref="_M/MII_BMSR">MII_BMSR</dfn>		0x01	/* Basic mode status register  */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MII_PHYSID1" data-ref="_M/MII_PHYSID1">MII_PHYSID1</dfn>		0x02	/* PHYS ID 1                   */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/MII_PHYSID2" data-ref="_M/MII_PHYSID2">MII_PHYSID2</dfn>		0x03	/* PHYS ID 2                   */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/MII_ADVERTISE" data-ref="_M/MII_ADVERTISE">MII_ADVERTISE</dfn>		0x04	/* Advertisement control reg   */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MII_LPA" data-ref="_M/MII_LPA">MII_LPA</dfn>			0x05	/* Link partner ability reg    */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MII_EXPANSION" data-ref="_M/MII_EXPANSION">MII_EXPANSION</dfn>		0x06	/* Expansion register          */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/MII_CTRL1000" data-ref="_M/MII_CTRL1000">MII_CTRL1000</dfn>		0x09	/* 1000BASE-T control          */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/MII_STAT1000" data-ref="_M/MII_STAT1000">MII_STAT1000</dfn>		0x0a	/* 1000BASE-T status           */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/MII_MMD_CTRL" data-ref="_M/MII_MMD_CTRL">MII_MMD_CTRL</dfn>		0x0d	/* MMD Access Control Register */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/MII_MMD_DATA" data-ref="_M/MII_MMD_DATA">MII_MMD_DATA</dfn>		0x0e	/* MMD Access Data Register */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MII_ESTATUS" data-ref="_M/MII_ESTATUS">MII_ESTATUS</dfn>		0x0f	/* Extended Status             */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MII_DCOUNTER" data-ref="_M/MII_DCOUNTER">MII_DCOUNTER</dfn>		0x12	/* Disconnect counter          */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MII_FCSCOUNTER" data-ref="_M/MII_FCSCOUNTER">MII_FCSCOUNTER</dfn>		0x13	/* False carrier counter       */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MII_NWAYTEST" data-ref="_M/MII_NWAYTEST">MII_NWAYTEST</dfn>		0x14	/* N-way auto-neg test reg     */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MII_RERRCOUNTER" data-ref="_M/MII_RERRCOUNTER">MII_RERRCOUNTER</dfn>		0x15	/* Receive error counter       */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MII_SREVISION" data-ref="_M/MII_SREVISION">MII_SREVISION</dfn>		0x16	/* Silicon revision            */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MII_RESV1" data-ref="_M/MII_RESV1">MII_RESV1</dfn>		0x17	/* Reserved...                 */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MII_LBRERROR" data-ref="_M/MII_LBRERROR">MII_LBRERROR</dfn>		0x18	/* Lpback, rx, bypass error    */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MII_PHYADDR" data-ref="_M/MII_PHYADDR">MII_PHYADDR</dfn>		0x19	/* PHY address                 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MII_RESV2" data-ref="_M/MII_RESV2">MII_RESV2</dfn>		0x1a	/* Reserved...                 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MII_TPISTATUS" data-ref="_M/MII_TPISTATUS">MII_TPISTATUS</dfn>		0x1b	/* TPI status for 10mbps       */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MII_NCONFIG" data-ref="_M/MII_NCONFIG">MII_NCONFIG</dfn>		0x1c	/* Network interface config    */</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* Basic mode control register. */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BMCR_RESV" data-ref="_M/BMCR_RESV">BMCR_RESV</dfn>		0x003f	/* Unused...                   */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/BMCR_SPEED1000" data-ref="_M/BMCR_SPEED1000">BMCR_SPEED1000</dfn>		0x0040	/* MSB of Speed (1000)         */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BMCR_CTST" data-ref="_M/BMCR_CTST">BMCR_CTST</dfn>		0x0080	/* Collision test              */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/BMCR_FULLDPLX" data-ref="_M/BMCR_FULLDPLX">BMCR_FULLDPLX</dfn>		0x0100	/* Full duplex                 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BMCR_ANRESTART" data-ref="_M/BMCR_ANRESTART">BMCR_ANRESTART</dfn>		0x0200	/* Auto negotiation restart    */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BMCR_ISOLATE" data-ref="_M/BMCR_ISOLATE">BMCR_ISOLATE</dfn>		0x0400	/* Isolate data paths from MII */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BMCR_PDOWN" data-ref="_M/BMCR_PDOWN">BMCR_PDOWN</dfn>		0x0800	/* Enable low power state      */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/BMCR_ANENABLE" data-ref="_M/BMCR_ANENABLE">BMCR_ANENABLE</dfn>		0x1000	/* Enable auto negotiation     */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/BMCR_SPEED100" data-ref="_M/BMCR_SPEED100">BMCR_SPEED100</dfn>		0x2000	/* Select 100Mbps              */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BMCR_LOOPBACK" data-ref="_M/BMCR_LOOPBACK">BMCR_LOOPBACK</dfn>		0x4000	/* TXD loopback bits           */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BMCR_RESET" data-ref="_M/BMCR_RESET">BMCR_RESET</dfn>		0x8000	/* Reset to default state      */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BMCR_SPEED10" data-ref="_M/BMCR_SPEED10">BMCR_SPEED10</dfn>		0x0000	/* Select 10Mbps               */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* MDIO Manageable Devices (MMDs). */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_PMAPMD" data-ref="_M/MDIO_MMD_PMAPMD">MDIO_MMD_PMAPMD</dfn>		1	/* Physical Medium Attachment</u></td></tr>
<tr><th id="69">69</th><td><u>					 * Physical Medium Dependent</u></td></tr>
<tr><th id="70">70</th><td><u>					 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_WIS" data-ref="_M/MDIO_MMD_WIS">MDIO_MMD_WIS</dfn>		2	/* WAN Interface Sublayer */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_PCS" data-ref="_M/MDIO_MMD_PCS">MDIO_MMD_PCS</dfn>		3	/* Physical Coding Sublayer */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_PHYXS" data-ref="_M/MDIO_MMD_PHYXS">MDIO_MMD_PHYXS</dfn>		4	/* PHY Extender Sublayer */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_DTEXS" data-ref="_M/MDIO_MMD_DTEXS">MDIO_MMD_DTEXS</dfn>		5	/* DTE Extender Sublayer */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_TC" data-ref="_M/MDIO_MMD_TC">MDIO_MMD_TC</dfn>		6	/* Transmission Convergence */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_AN" data-ref="_M/MDIO_MMD_AN">MDIO_MMD_AN</dfn>		7	/* Auto-Negotiation */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_C22EXT" data-ref="_M/MDIO_MMD_C22EXT">MDIO_MMD_C22EXT</dfn>		29	/* Clause 22 extension */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_VEND1" data-ref="_M/MDIO_MMD_VEND1">MDIO_MMD_VEND1</dfn>		30	/* Vendor specific 1 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_VEND2" data-ref="_M/MDIO_MMD_VEND2">MDIO_MMD_VEND2</dfn>		31	/* Vendor specific 2 */</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* Generic MDIO registers. */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1" data-ref="_M/MDIO_CTRL1">MDIO_CTRL1</dfn>		MII_BMCR</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT1" data-ref="_M/MDIO_STAT1">MDIO_STAT1</dfn>		MII_BMSR</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVID1" data-ref="_M/MDIO_DEVID1">MDIO_DEVID1</dfn>		MII_PHYSID1</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVID2" data-ref="_M/MDIO_DEVID2">MDIO_DEVID2</dfn>		MII_PHYSID2</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MDIO_SPEED" data-ref="_M/MDIO_SPEED">MDIO_SPEED</dfn>		4	/* Speed ability */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS1" data-ref="_M/MDIO_DEVS1">MDIO_DEVS1</dfn>		5	/* Devices in package */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS2" data-ref="_M/MDIO_DEVS2">MDIO_DEVS2</dfn>		6</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL2" data-ref="_M/MDIO_CTRL2">MDIO_CTRL2</dfn>		7	/* 10G control 2 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT2" data-ref="_M/MDIO_STAT2">MDIO_STAT2</dfn>		8	/* 10G status 2 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_TXDIS" data-ref="_M/MDIO_PMA_TXDIS">MDIO_PMA_TXDIS</dfn>		9	/* 10G PMA/PMD transmit disable */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_RXDET" data-ref="_M/MDIO_PMA_RXDET">MDIO_PMA_RXDET</dfn>		10	/* 10G PMA/PMD receive signal detect */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE" data-ref="_M/MDIO_PMA_EXTABLE">MDIO_PMA_EXTABLE</dfn>	11	/* 10G PMA/PMD extended ability */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MDIO_PKGID1" data-ref="_M/MDIO_PKGID1">MDIO_PKGID1</dfn>		14	/* Package identifier */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MDIO_PKGID2" data-ref="_M/MDIO_PKGID2">MDIO_PKGID2</dfn>		15</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_ADVERTISE" data-ref="_M/MDIO_AN_ADVERTISE">MDIO_AN_ADVERTISE</dfn>	16	/* AN advertising (base page) */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPA" data-ref="_M/MDIO_AN_LPA">MDIO_AN_LPA</dfn>		19	/* AN LP abilities (base page) */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_EEE_ABLE" data-ref="_M/MDIO_PCS_EEE_ABLE">MDIO_PCS_EEE_ABLE</dfn>	20	/* EEE Capability register */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_EEE_WK_ERR" data-ref="_M/MDIO_PCS_EEE_WK_ERR">MDIO_PCS_EEE_WK_ERR</dfn>	22	/* EEE wake error counter */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT" data-ref="_M/MDIO_PHYXS_LNSTAT">MDIO_PHYXS_LNSTAT</dfn>	24	/* PHY XGXS lane state */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_EEE_ADV" data-ref="_M/MDIO_AN_EEE_ADV">MDIO_AN_EEE_ADV</dfn>		60	/* EEE advertisement */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_EEE_LPABLE" data-ref="_M/MDIO_AN_EEE_LPABLE">MDIO_AN_EEE_LPABLE</dfn>	61	/* EEE link partner ability */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Media-dependent registers. */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL">MDIO_PMA_10GBT_SWAPPOL</dfn>	130	/* 10GBASE-T pair swap &amp; polarity */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_TXPWR" data-ref="_M/MDIO_PMA_10GBT_TXPWR">MDIO_PMA_10GBT_TXPWR</dfn>	131	/* 10GBASE-T TX power control */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SNR" data-ref="_M/MDIO_PMA_10GBT_SNR">MDIO_PMA_10GBT_SNR</dfn>	133	/* 10GBASE-T SNR margin, lane A.</u></td></tr>
<tr><th id="108">108</th><td><u>					 * Lanes B-D are numbered 134-136.</u></td></tr>
<tr><th id="109">109</th><td><u>					 */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECABLE" data-ref="_M/MDIO_PMA_10GBR_FECABLE">MDIO_PMA_10GBR_FECABLE</dfn>	170	/* 10GBASE-R FEC ability */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBX_STAT1" data-ref="_M/MDIO_PCS_10GBX_STAT1">MDIO_PCS_10GBX_STAT1</dfn>	24	/* 10GBASE-X PCS status 1 */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT1" data-ref="_M/MDIO_PCS_10GBRT_STAT1">MDIO_PCS_10GBRT_STAT1</dfn>	32	/* 10GBASE-R/-T PCS status 1 */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT2" data-ref="_M/MDIO_PCS_10GBRT_STAT2">MDIO_PCS_10GBRT_STAT2</dfn>	33	/* 10GBASE-R/-T PCS status 2 */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_CTRL" data-ref="_M/MDIO_AN_10GBT_CTRL">MDIO_AN_10GBT_CTRL</dfn>	32	/* 10GBASE-T auto-negotiation control */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT" data-ref="_M/MDIO_AN_10GBT_STAT">MDIO_AN_10GBT_STAT</dfn>	33	/* 10GBASE-T auto-negotiation status */</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/* Control register 1. */</i></td></tr>
<tr><th id="118">118</th><td><i>/* Enable extended speed selection */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEEDSELEXT" data-ref="_M/MDIO_CTRL1_SPEEDSELEXT">MDIO_CTRL1_SPEEDSELEXT</dfn>		(BMCR_SPEED1000 | BMCR_SPEED100)</u></td></tr>
<tr><th id="120">120</th><td><i>/* All speed selection bits */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEEDSEL" data-ref="_M/MDIO_CTRL1_SPEEDSEL">MDIO_CTRL1_SPEEDSEL</dfn>		(MDIO_CTRL1_SPEEDSELEXT | 0x003c)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_FULLDPLX" data-ref="_M/MDIO_CTRL1_FULLDPLX">MDIO_CTRL1_FULLDPLX</dfn>		BMCR_FULLDPLX</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_LPOWER" data-ref="_M/MDIO_CTRL1_LPOWER">MDIO_CTRL1_LPOWER</dfn>		BMCR_PDOWN</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_RESET" data-ref="_M/MDIO_CTRL1_RESET">MDIO_CTRL1_RESET</dfn>		BMCR_RESET</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL1_LOOPBACK" data-ref="_M/MDIO_PMA_CTRL1_LOOPBACK">MDIO_PMA_CTRL1_LOOPBACK</dfn>		0x0001</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL1_SPEED1000" data-ref="_M/MDIO_PMA_CTRL1_SPEED1000">MDIO_PMA_CTRL1_SPEED1000</dfn>	BMCR_SPEED1000</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL1_SPEED100" data-ref="_M/MDIO_PMA_CTRL1_SPEED100">MDIO_PMA_CTRL1_SPEED100</dfn>		BMCR_SPEED100</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL1_LOOPBACK" data-ref="_M/MDIO_PCS_CTRL1_LOOPBACK">MDIO_PCS_CTRL1_LOOPBACK</dfn>		BMCR_LOOPBACK</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_CTRL1_LOOPBACK" data-ref="_M/MDIO_PHYXS_CTRL1_LOOPBACK">MDIO_PHYXS_CTRL1_LOOPBACK</dfn>	BMCR_LOOPBACK</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1_RESTART" data-ref="_M/MDIO_AN_CTRL1_RESTART">MDIO_AN_CTRL1_RESTART</dfn>		BMCR_ANRESTART</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1_ENABLE" data-ref="_M/MDIO_AN_CTRL1_ENABLE">MDIO_AN_CTRL1_ENABLE</dfn>		BMCR_ANENABLE</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1_XNP" data-ref="_M/MDIO_AN_CTRL1_XNP">MDIO_AN_CTRL1_XNP</dfn>		0x2000	/* Enable extended next page */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL1_CLKSTOP_EN" data-ref="_M/MDIO_PCS_CTRL1_CLKSTOP_EN">MDIO_PCS_CTRL1_CLKSTOP_EN</dfn>	0x400	/* Stop the clock during LPI */</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* PMA 10GBASE-R FEC ability register. */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECABLE_ABLE" data-ref="_M/MDIO_PMA_10GBR_FECABLE_ABLE">MDIO_PMA_10GBR_FECABLE_ABLE</dfn>     0x0001  /* FEC ability */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECABLE_ERRABLE" data-ref="_M/MDIO_PMA_10GBR_FECABLE_ERRABLE">MDIO_PMA_10GBR_FECABLE_ERRABLE</dfn>  0x0002  /* FEC error indic. ability */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* Autoneg related */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_Autoneg" data-ref="_M/ADVERTISED_Autoneg">ADVERTISED_Autoneg</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_Autoneg" data-ref="_M/SUPPORTED_Autoneg">SUPPORTED_Autoneg</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_DISABLE" data-ref="_M/AUTONEG_DISABLE">AUTONEG_DISABLE</dfn>			0x00</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ENABLE" data-ref="_M/AUTONEG_ENABLE">AUTONEG_ENABLE</dfn>			0x01</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_Pause" data-ref="_M/ADVERTISED_Pause">ADVERTISED_Pause</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_Asym_Pause" data-ref="_M/ADVERTISED_Asym_Pause">ADVERTISED_Asym_Pause</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_Pause" data-ref="_M/SUPPORTED_Pause">SUPPORTED_Pause</dfn>			(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_Asym_Pause" data-ref="_M/SUPPORTED_Asym_Pause">SUPPORTED_Asym_Pause</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_Backplane" data-ref="_M/SUPPORTED_Backplane">SUPPORTED_Backplane</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_TP" data-ref="_M/SUPPORTED_TP">SUPPORTED_TP</dfn>                    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_10000baseR_FEC" data-ref="_M/ADVERTISED_10000baseR_FEC">ADVERTISED_10000baseR_FEC</dfn>       (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_10000baseR_FEC" data-ref="_M/SUPPORTED_10000baseR_FEC">SUPPORTED_10000baseR_FEC</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_FIBRE" data-ref="_M/SUPPORTED_FIBRE">SUPPORTED_FIBRE</dfn>                 (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_10000baseKR_Full" data-ref="_M/ADVERTISED_10000baseKR_Full">ADVERTISED_10000baseKR_Full</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_10000baseT_Full" data-ref="_M/ADVERTISED_10000baseT_Full">ADVERTISED_10000baseT_Full</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_2500baseX_Full" data-ref="_M/ADVERTISED_2500baseX_Full">ADVERTISED_2500baseX_Full</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_1000baseKX_Full" data-ref="_M/ADVERTISED_1000baseKX_Full">ADVERTISED_1000baseKX_Full</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_1000baseT_Full" data-ref="_M/ADVERTISED_1000baseT_Full">ADVERTISED_1000baseT_Full</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_100baseT_Full" data-ref="_M/ADVERTISED_100baseT_Full">ADVERTISED_100baseT_Full</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_TP" data-ref="_M/ADVERTISED_TP">ADVERTISED_TP</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_FIBRE" data-ref="_M/ADVERTISED_FIBRE">ADVERTISED_FIBRE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/ADVERTISED_Backplane" data-ref="_M/ADVERTISED_Backplane">ADVERTISED_Backplane</dfn>            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_1000baseKX_Full" data-ref="_M/SUPPORTED_1000baseKX_Full">SUPPORTED_1000baseKX_Full</dfn>       (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_10000baseKR_Full" data-ref="_M/SUPPORTED_10000baseKR_Full">SUPPORTED_10000baseKR_Full</dfn>      (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_2500baseX_Full" data-ref="_M/SUPPORTED_2500baseX_Full">SUPPORTED_2500baseX_Full</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_100baseT_Full" data-ref="_M/SUPPORTED_100baseT_Full">SUPPORTED_100baseT_Full</dfn>         (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_1000baseT_Full" data-ref="_M/SUPPORTED_1000baseT_Full">SUPPORTED_1000baseT_Full</dfn>        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_10000baseT_Full" data-ref="_M/SUPPORTED_10000baseT_Full">SUPPORTED_10000baseT_Full</dfn>       (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SUPPORTED_2500baseX_Full" data-ref="_M/SUPPORTED_2500baseX_Full">SUPPORTED_2500baseX_Full</dfn>        (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SPEED_UNKNOWN" data-ref="_M/SPEED_UNKNOWN">SPEED_UNKNOWN</dfn>           -1</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* Duplex, half or full. */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/DUPLEX_HALF" data-ref="_M/DUPLEX_HALF">DUPLEX_HALF</dfn>             0x00</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/DUPLEX_FULL" data-ref="_M/DUPLEX_FULL">DUPLEX_FULL</dfn>             0x01</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/DUPLEX_UNKNOWN" data-ref="_M/DUPLEX_UNKNOWN">DUPLEX_UNKNOWN</dfn>          0xff</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#<span data-ppcond="6">endif</span></u></td></tr>
<tr><th id="192">192</th><td><i>/* PHY */</i></td></tr>
<tr><th id="193">193</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='axgbe_dev.c.html'>dpdk_1805/drivers/net/axgbe/axgbe_dev.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
