Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 13 20:32:06 2020
| Host         : DESKTOP-R5H3E9D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file camera_top_timing_summary_routed.rpt -rpx camera_top_timing_summary_routed.rpx
| Design       : camera_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 257 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bt/out_reg[0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bt/out_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bt/out_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bt/out_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[11]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[9]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[11]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.533        0.000                      0                  213        0.047        0.000                      0                  213        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
div/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
div/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.750        0.000                      0                   48        0.314        0.000                      0                   48       20.333        0.000                       0                    26  
  clk_out2_clk_wiz_0       34.533        0.000                      0                  165        0.047        0.000                      0                  165       19.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  div/inst/clk_in1
  To Clock:  div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.750ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.794ns (40.643%)  route 2.620ns (59.357%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  vga/control/x_poi0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    vga/control/x_poi0_carry__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.231 r  vga/control/x_poi0_carry__1/O[1]
                         net (fo=1, routed)           0.803     5.034    vga/control/data0[10]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.303     5.337 r  vga/control/x_poi[10]_i_1/O
                         net (fo=2, routed)           0.708     6.044    vga/x_poi_0[10]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.795    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.795    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 36.750    

Slack (MET) :             36.814ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.680ns (38.618%)  route 2.670ns (61.382%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.117 r  vga/control/x_poi0_carry__0/O[1]
                         net (fo=1, routed)           0.800     4.916    vga/control/data0[6]
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.303     5.219 r  vga/control/x_poi[6]_i_1/O
                         net (fo=2, routed)           0.761     5.981    vga/x_poi_0[6]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.795    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.795    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 36.814    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.662ns (38.806%)  route 2.621ns (61.194%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.096 r  vga/control/x_poi0_carry__0/O[3]
                         net (fo=1, routed)           0.808     4.903    vga/control/data0[8]
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.306     5.209 r  vga/control/x_poi[8]_i_1/O
                         net (fo=2, routed)           0.704     5.913    vga/x_poi_0[8]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.795    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.795    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             37.033ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.703ns (39.901%)  route 2.565ns (60.099%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 43.176 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  vga/control/x_poi0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    vga/control/x_poi0_carry__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.119 r  vga/control/x_poi0_carry__1/O[0]
                         net (fo=1, routed)           0.578     4.696    vga/control/data0[9]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     5.020 r  vga/control/x_poi[9]_i_1/O
                         net (fo=2, routed)           0.878     5.898    vga/control/D[9]
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    43.176    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[9]/C
                         clock pessimism              0.121    43.297    
                         clock uncertainty           -0.095    43.202    
    SLICE_X58Y56         FDRE (Setup_fdre_C_D)       -0.271    42.931    vga/control/x_poi_reg[9]
  -------------------------------------------------------------------
                         required time                         42.931    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 37.033    

Slack (MET) :             37.043ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.662ns (37.815%)  route 2.733ns (62.185%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 43.176 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.096 r  vga/control/x_poi0_carry__0/O[3]
                         net (fo=1, routed)           0.808     4.903    vga/control/data0[8]
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.306     5.209 r  vga/control/x_poi[8]_i_1/O
                         net (fo=2, routed)           0.816     6.025    vga/control/D[8]
    SLICE_X59Y55         FDRE                                         r  vga/control/x_poi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    43.176    vga/control/CLK
    SLICE_X59Y55         FDRE                                         r  vga/control/x_poi_reg[8]/C
                         clock pessimism              0.096    43.272    
                         clock uncertainty           -0.095    43.177    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.109    43.068    vga/control/x_poi_reg[8]
  -------------------------------------------------------------------
                         required time                         43.068    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 37.043    

Slack (MET) :             37.124ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.584ns (39.202%)  route 2.457ns (60.798%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.022 r  vga/control/x_poi0_carry__0/O[2]
                         net (fo=1, routed)           0.587     4.608    vga/control/data0[7]
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.302     4.910 r  vga/control/x_poi[7]_i_1/O
                         net (fo=2, routed)           0.761     5.671    vga/x_poi_0[7]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.795    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.795    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 37.124    

Slack (MET) :             37.134ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.703ns (44.550%)  route 2.120ns (55.450%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  vga/control/x_poi0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    vga/control/x_poi0_carry__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.119 r  vga/control/x_poi0_carry__1/O[0]
                         net (fo=1, routed)           0.578     4.696    vga/control/data0[9]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     5.020 r  vga/control/x_poi[9]_i_1/O
                         net (fo=2, routed)           0.433     5.453    vga/x_poi_0[9]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.658    42.587    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.587    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 37.134    

Slack (MET) :             37.135ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.564ns (38.811%)  route 2.466ns (61.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.005 r  vga/control/x_poi0_carry__0/O[0]
                         net (fo=1, routed)           0.811     4.816    vga/control/data0[5]
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.299     5.115 r  vga/control/x_poi[5]_i_1/O
                         net (fo=2, routed)           0.545     5.660    vga/x_poi_0[5]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    42.795    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.795    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 37.135    

Slack (MET) :             37.204ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.680ns (39.623%)  route 2.560ns (60.377%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 43.176 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.117 r  vga/control/x_poi0_carry__0/O[1]
                         net (fo=1, routed)           0.800     4.916    vga/control/data0[6]
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.303     5.219 r  vga/control/x_poi[6]_i_1/O
                         net (fo=2, routed)           0.651     5.870    vga/control/D[6]
    SLICE_X59Y55         FDRE                                         r  vga/control/x_poi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    43.176    vga/control/CLK
    SLICE_X59Y55         FDRE                                         r  vga/control/x_poi_reg[6]/C
                         clock pessimism              0.096    43.272    
                         clock uncertainty           -0.095    43.177    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.103    43.074    vga/control/x_poi_reg[6]
  -------------------------------------------------------------------
                         required time                         43.074    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                 37.204    

Slack (MET) :             37.211ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.698ns (42.944%)  route 2.256ns (57.056%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 43.261 - 41.667 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.628     1.630    vga/control/CLK
    SLICE_X58Y56         FDRE                                         r  vga/control/x_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/control/x_poi_reg[4]/Q
                         net (fo=7, routed)           1.109     3.258    vga/control/y_poi_reg[0]_0[0]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.783 r  vga/control/x_poi0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.783    vga/control/x_poi0_carry_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  vga/control/x_poi0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    vga/control/x_poi0_carry__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.136 r  vga/control/x_poi0_carry__1/O[2]
                         net (fo=1, routed)           0.721     4.856    vga/control/data0[11]
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.302     5.158 r  vga/control/x_poi[11]_i_1/O
                         net (fo=2, routed)           0.426     5.584    vga/x_poi_0[11]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.591    43.261    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.079    43.340    
                         clock uncertainty           -0.095    43.245    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.795    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         42.795    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                 37.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.189%)  route 0.225ns (51.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.561     0.563    vga/control/CLK
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  vga/control/y_poi_reg[0]/Q
                         net (fo=10, routed)          0.225     0.951    vga/control/Q[0]
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.996 r  vga/control/y_poi[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga/control/y_poi[0]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.831     0.833    vga/control/CLK
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[0]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.120     0.683    vga/control/y_poi_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.382ns (55.964%)  route 0.301ns (44.036%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562     0.564    vga/control/CLK
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vga/control/y_poi_reg[4]/Q
                         net (fo=8, routed)           0.076     0.804    vga/control_n_64
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  vga/ram_addr2__0_carry/O[3]
                         net (fo=1, routed)           0.224     1.136    vga/control/O[3]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.110     1.246 r  vga/control/y_poi[4]_i_1/O
                         net (fo=1, routed)           0.000     1.246    vga/control/y_poi[4]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.832     0.834    vga/control/CLK
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.121     0.685    vga/control/y_poi_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.947%)  route 0.567ns (73.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564     0.566    vga/control/CLK
    SLICE_X58Y55         FDRE                                         r  vga/control/x_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.164     0.730 f  vga/control/x_poi_reg[0]/Q
                         net (fo=5, routed)           0.286     1.015    vga/control/x_poi[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.060 r  vga/control/x_poi[0]_i_1/O
                         net (fo=2, routed)           0.281     1.341    vga/x_poi_0[0]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.921     0.923    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism             -0.234     0.689    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     0.771    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.252ns (35.045%)  route 0.467ns (64.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562     0.564    vga/control/CLK
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vga/control/y_poi_reg[5]/Q
                         net (fo=6, routed)           0.223     0.950    vga/control/y_poi[5]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.995 r  vga/control/y_poi[11]_i_4/O
                         net (fo=12, routed)          0.244     1.240    vga/control/y_poi[11]_i_4_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.043     1.283 r  vga/control/y_poi[1]_i_1/O
                         net (fo=1, routed)           0.000     1.283    vga/control/y_poi[1]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.831     0.833    vga/control/CLK
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[1]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.131     0.710    vga/control/y_poi_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.254ns (35.225%)  route 0.467ns (64.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562     0.564    vga/control/CLK
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vga/control/y_poi_reg[5]/Q
                         net (fo=6, routed)           0.223     0.950    vga/control/y_poi[5]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.995 r  vga/control/y_poi[11]_i_4/O
                         net (fo=12, routed)          0.244     1.240    vga/control/y_poi[11]_i_4_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.285 r  vga/control/y_poi[10]_i_1/O
                         net (fo=1, routed)           0.000     1.285    vga/control/y_poi[10]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.831     0.833    vga/control/CLK
    SLICE_X54Y58         FDRE                                         r  vga/control/y_poi_reg[10]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121     0.700    vga/control/y_poi_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.231ns (29.133%)  route 0.562ns (70.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564     0.566    vga/control/CLK
    SLICE_X59Y55         FDRE                                         r  vga/control/x_poi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga/control/x_poi_reg[7]/Q
                         net (fo=7, routed)           0.158     0.864    vga/control/x_poi[7]
    SLICE_X61Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.909 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.136     1.045    vga/control/x_poi[11]_i_2_n_0
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.090 r  vga/control/x_poi[4]_i_1/O
                         net (fo=2, routed)           0.268     1.359    vga/x_poi_0[4]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.921     0.923    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism             -0.234     0.689    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.082     0.771    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.053%)  route 0.564ns (70.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564     0.566    vga/control/CLK
    SLICE_X59Y55         FDRE                                         r  vga/control/x_poi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga/control/x_poi_reg[7]/Q
                         net (fo=7, routed)           0.158     0.864    vga/control/x_poi[7]
    SLICE_X61Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.909 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.139     1.048    vga/control/x_poi[11]_i_2_n_0
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.093 r  vga/control/x_poi[5]_i_1/O
                         net (fo=2, routed)           0.267     1.361    vga/x_poi_0[5]
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.921     0.923    vga/CLK
    DSP48_X1Y23          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism             -0.234     0.689    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     0.771    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.502%)  route 0.415ns (66.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564     0.566    vga/control/CLK
    SLICE_X58Y55         FDRE                                         r  vga/control/x_poi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  vga/control/x_poi_reg[2]/Q
                         net (fo=4, routed)           0.234     0.963    vga/control/x_poi[2]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  vga/control/y_poi[11]_i_1/O
                         net (fo=12, routed)          0.181     1.189    vga/control/y_poi_0
    SLICE_X56Y56         FDRE                                         r  vga/control/y_poi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.833     0.835    vga/control/CLK
    SLICE_X56Y56         FDRE                                         r  vga/control/y_poi_reg[3]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X56Y56         FDRE (Hold_fdre_C_CE)       -0.016     0.585    vga/control/y_poi_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.502%)  route 0.415ns (66.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564     0.566    vga/control/CLK
    SLICE_X58Y55         FDRE                                         r  vga/control/x_poi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  vga/control/x_poi_reg[2]/Q
                         net (fo=4, routed)           0.234     0.963    vga/control/x_poi[2]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  vga/control/y_poi[11]_i_1/O
                         net (fo=12, routed)          0.181     1.189    vga/control/y_poi_0
    SLICE_X56Y56         FDRE                                         r  vga/control/y_poi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.833     0.835    vga/control/CLK
    SLICE_X56Y56         FDRE                                         r  vga/control/y_poi_reg[6]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X56Y56         FDRE (Hold_fdre_C_CE)       -0.016     0.585    vga/control/y_poi_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.381ns (52.448%)  route 0.345ns (47.552%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562     0.564    vga/control/CLK
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vga/control/y_poi_reg[2]/Q
                         net (fo=8, routed)           0.123     0.850    vga/control_n_66
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.960 r  vga/ram_addr2__0_carry/O[1]
                         net (fo=1, routed)           0.223     1.183    vga/control/O[1]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.107     1.290 r  vga/control/y_poi[2]_i_1/O
                         net (fo=1, routed)           0.000     1.290    vga/control/y_poi[2]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.832     0.834    vga/control/CLK
    SLICE_X54Y56         FDRE                                         r  vga/control/y_poi_reg[2]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.120     0.684    vga/control/y_poi_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.606    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y2    div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y55     vga/control/x_poi_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y56     vga/control/x_poi_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y57     vga/control/x_poi_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y55     vga/control/x_poi_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y55     vga/control/x_poi_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y55     vga/control/x_poi_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y56     vga/control/x_poi_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y56     vga/control/x_poi_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y56     vga/control/x_poi_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y56     vga/control/x_poi_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y56     vga/control/x_poi_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y55     vga/control/x_poi_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y55     vga/control/x_poi_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y55     vga/control/x_poi_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y56     vga/control/x_poi_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y57     vga/control/x_poi_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y55     vga/control/x_poi_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y56     vga/control/x_poi_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y56     vga/control/x_poi_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y55     vga/control/x_poi_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y55     vga/control/x_poi_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.533ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/sccb_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.090ns (21.440%)  route 3.994ns (78.560%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          1.480     6.150    init/init/count_reg[12]
    SLICE_X7Y150         LUT2 (Prop_lut2_I1_O)        0.150     6.300 r  init/init/sccb_ok_i_1/O
                         net (fo=1, routed)           0.492     6.792    init/sender/count_reg[7]_0
    SLICE_X5Y149         FDRE                                         r  init/sender/sccb_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.591    41.594    init/sender/clk_out2
    SLICE_X5Y149         FDRE                                         r  init/sender/sccb_ok_reg/C
                         clock pessimism              0.094    41.688    
                         clock uncertainty           -0.094    41.594    
    SLICE_X5Y149         FDRE (Setup_fdre_C_D)       -0.269    41.325    init/sender/sccb_ok_reg
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 34.533    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.918ns (18.849%)  route 3.952ns (81.151%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 41.692 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.817     1.819    init/init/clk_out2
    SLICE_X10Y151        FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     2.337 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.915     3.253    init/init/count_reg__0[4]
    SLICE_X10Y151        LUT6 (Prop_lut6_I1_O)        0.124     3.377 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.495     3.872    init/init/data_out_reg_i_2_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  init/init/data_out_reg_i_1/O
                         net (fo=27, routed)          1.303     5.299    init/sender/count_reg[7]_1
    SLICE_X5Y150         LUT2 (Prop_lut2_I1_O)        0.152     5.451 r  init/sender/count_rep[7]_i_1/O
                         net (fo=20, routed)          1.239     6.690    init/init/E[0]
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    41.692    init/init/clk_out2
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg[0]/C
                         clock pessimism              0.086    41.778    
                         clock uncertainty           -0.094    41.684    
    SLICE_X8Y152         FDRE (Setup_fdre_C_CE)      -0.377    41.307    init/init/count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.918ns (18.849%)  route 3.952ns (81.151%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 41.692 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.817     1.819    init/init/clk_out2
    SLICE_X10Y151        FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     2.337 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.915     3.253    init/init/count_reg__0[4]
    SLICE_X10Y151        LUT6 (Prop_lut6_I1_O)        0.124     3.377 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.495     3.872    init/init/data_out_reg_i_2_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  init/init/data_out_reg_i_1/O
                         net (fo=27, routed)          1.303     5.299    init/sender/count_reg[7]_1
    SLICE_X5Y150         LUT2 (Prop_lut2_I1_O)        0.152     5.451 r  init/sender/count_rep[7]_i_1/O
                         net (fo=20, routed)          1.239     6.690    init/init/E[0]
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    41.692    init/init/clk_out2
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg[1]/C
                         clock pessimism              0.086    41.778    
                         clock uncertainty           -0.094    41.684    
    SLICE_X8Y152         FDRE (Setup_fdre_C_CE)      -0.377    41.307    init/init/count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.918ns (18.849%)  route 3.952ns (81.151%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 41.692 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.817     1.819    init/init/clk_out2
    SLICE_X10Y151        FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     2.337 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.915     3.253    init/init/count_reg__0[4]
    SLICE_X10Y151        LUT6 (Prop_lut6_I1_O)        0.124     3.377 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.495     3.872    init/init/data_out_reg_i_2_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  init/init/data_out_reg_i_1/O
                         net (fo=27, routed)          1.303     5.299    init/sender/count_reg[7]_1
    SLICE_X5Y150         LUT2 (Prop_lut2_I1_O)        0.152     5.451 r  init/sender/count_rep[7]_i_1/O
                         net (fo=20, routed)          1.239     6.690    init/init/E[0]
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    41.692    init/init/clk_out2
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg_rep[0]/C
                         clock pessimism              0.086    41.778    
                         clock uncertainty           -0.094    41.684    
    SLICE_X8Y152         FDRE (Setup_fdre_C_CE)      -0.377    41.307    init/init/count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.064ns (22.447%)  route 3.676ns (77.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          1.113     5.783    init/init/count_reg[12]
    SLICE_X6Y151         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  init/init/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.541     6.448    init/sender/count_reg[7]_2
    SLICE_X6Y151         FDRE                                         r  init/sender/data_temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.767    41.770    init/sender/clk_out2
    SLICE_X6Y151         FDRE                                         r  init/sender/data_temp_reg[12]/C
                         clock pessimism              0.006    41.776    
                         clock uncertainty           -0.094    41.682    
    SLICE_X6Y151         FDRE (Setup_fdre_C_R)       -0.524    41.158    init/sender/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.064ns (22.447%)  route 3.676ns (77.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          1.113     5.783    init/init/count_reg[12]
    SLICE_X6Y151         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  init/init/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.541     6.448    init/sender/count_reg[7]_2
    SLICE_X6Y151         FDRE                                         r  init/sender/data_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.767    41.770    init/sender/clk_out2
    SLICE_X6Y151         FDRE                                         r  init/sender/data_temp_reg[3]/C
                         clock pessimism              0.006    41.776    
                         clock uncertainty           -0.094    41.682    
    SLICE_X6Y151         FDRE (Setup_fdre_C_R)       -0.524    41.158    init/sender/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.793ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.064ns (20.533%)  route 4.118ns (79.467%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 41.692 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          2.096     6.766    init/init/count_reg[12]
    SLICE_X8Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.890 r  init/init/data_temp[10]_i_1/O
                         net (fo=1, routed)           0.000     6.890    init/sender/data_out_reg_8
    SLICE_X8Y151         FDSE                                         r  init/sender/data_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    41.692    init/sender/clk_out2
    SLICE_X8Y151         FDSE                                         r  init/sender/data_temp_reg[10]/C
                         clock pessimism              0.006    41.698    
                         clock uncertainty           -0.094    41.604    
    SLICE_X8Y151         FDSE (Setup_fdse_C_D)        0.079    41.683    init/sender/data_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         41.683    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                 34.793    

Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.064ns (22.415%)  route 3.683ns (77.585%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          1.113     5.783    init/init/count_reg[12]
    SLICE_X6Y151         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  init/init/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.548     6.455    init/sender/count_reg[7]_2
    SLICE_X4Y151         FDRE                                         r  init/sender/data_temp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.767    41.770    init/sender/clk_out2
    SLICE_X4Y151         FDRE                                         r  init/sender/data_temp_reg[21]/C
                         clock pessimism              0.006    41.776    
                         clock uncertainty           -0.094    41.682    
    SLICE_X4Y151         FDRE (Setup_fdre_C_R)       -0.429    41.253    init/sender/data_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.064ns (22.415%)  route 3.683ns (77.585%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          1.113     5.783    init/init/count_reg[12]
    SLICE_X6Y151         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  init/init/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.548     6.455    init/sender/count_reg[7]_2
    SLICE_X4Y151         FDRE                                         r  init/sender/data_temp_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.767    41.770    init/sender/clk_out2
    SLICE_X4Y151         FDRE                                         r  init/sender/data_temp_reg[22]/C
                         clock pessimism              0.006    41.776    
                         clock uncertainty           -0.094    41.682    
    SLICE_X4Y151         FDRE (Setup_fdre_C_R)       -0.429    41.253    init/sender/data_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.803ns  (required time - arrival time)
  Source:                 init/sender/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.064ns (22.435%)  route 3.679ns (77.565%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.706     1.708    init/sender/clk_out2
    SLICE_X7Y137         FDRE                                         r  init/sender/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  init/sender/count_reg[14]/Q
                         net (fo=7, routed)           1.356     3.520    init/sender/p_0_in[3]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.152     3.672 f  init/sender/sio_c_i_4/O
                         net (fo=2, routed)           0.666     4.338    init/sender/sio_c_i_4_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.332     4.670 r  init/sender/count[0]_i_2/O
                         net (fo=44, routed)          1.113     5.783    init/init/count_reg[12]
    SLICE_X6Y151         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  init/init/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.544     6.451    init/sender/count_reg[7]_2
    SLICE_X5Y151         FDRE                                         r  init/sender/data_temp_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.767    41.770    init/sender/clk_out2
    SLICE_X5Y151         FDRE                                         r  init/sender/data_temp_reg[23]/C
                         clock pessimism              0.006    41.776    
                         clock uncertainty           -0.094    41.682    
    SLICE_X5Y151         FDRE (Setup_fdre_C_R)       -0.429    41.253    init/sender/data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 34.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y152         FDRE                                         r  init/init/count_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  init/init/count_reg_rep[2]/Q
                         net (fo=1, routed)           0.147     0.944    init/init/count[2]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.897    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y152         FDRE                                         r  init/init/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  init/init/count_reg_rep[1]/Q
                         net (fo=1, routed)           0.148     0.946    init/init/count[1]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.897    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y152         FDRE                                         r  init/init/count_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  init/init/count_reg_rep[7]/Q
                         net (fo=1, routed)           0.150     0.948    init/init/count[7]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.897    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y152         FDRE                                         r  init/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  init/init/count_reg_rep[4]/Q
                         net (fo=1, routed)           0.204     1.001    init/init/count[4]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.897    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.108%)  route 0.211ns (59.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y151         FDRE                                         r  init/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  init/init/count_reg_rep[3]/Q
                         net (fo=1, routed)           0.211     1.008    init/init/count[3]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.897    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 init/sender/sccb_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/init/init/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.190ns (39.632%)  route 0.289ns (60.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.600     0.602    init/sender/clk_out2
    SLICE_X5Y149         FDRE                                         r  init/sender/sccb_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  init/sender/sccb_ok_reg/Q
                         net (fo=1, routed)           0.174     0.916    init/sender/sccb_ok
    SLICE_X5Y150         LUT2 (Prop_lut2_I0_O)        0.049     0.965 r  init/sender/count_rep[7]_i_1/O
                         net (fo=20, routed)          0.116     1.081    init/init/E[0]
    SLICE_X7Y151         FDCE                                         r  init/init/init/init/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.959     0.961    init/init/clk_out2
    SLICE_X7Y151         FDCE                                         r  init/init/init/init/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/C
                         clock pessimism             -0.005     0.956    
    SLICE_X7Y151         FDCE (Hold_fdce_C_D)         0.003     0.959    init/init/init/init/data_out_reg_cooolgate_en_gate_237_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.552%)  route 0.204ns (55.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X8Y152         FDRE                                         r  init/init/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.164     0.820 r  init/init/count_reg_rep[0]/Q
                         net (fo=1, routed)           0.204     1.024    init/init/count[0]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.897    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.445%)  route 0.205ns (61.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y151         FDRE                                         r  init/init/count_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.128     0.784 r  init/init/count_reg_rep[6]/Q
                         net (fo=1, routed)           0.205     0.989    init/init/count[6]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     0.844    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.225%)  route 0.207ns (61.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X9Y151         FDRE                                         r  init/init/count_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.128     0.784 r  init/init/count_reg_rep[5]/Q
                         net (fo=1, routed)           0.207     0.991    init/init/count[5]
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    init/init/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.844    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 init/init/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    init/init/clk_out2
    SLICE_X10Y151        FDRE                                         r  init/init/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.164     0.820 r  init/init/count_reg[7]/Q
                         net (fo=5, routed)           0.083     0.903    init/init/count_reg__0[7]
    SLICE_X11Y151        LUT6 (Prop_lut6_I4_O)        0.045     0.948 r  init/init/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.948    init/init/p_0_in__0[10]
    SLICE_X11Y151        FDRE                                         r  init/init/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.929     0.931    init/init/clk_out2
    SLICE_X11Y151        FDRE                                         r  init/init/count_reg[10]/C
                         clock pessimism             -0.262     0.669    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.092     0.761    init/init/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y60     init/init/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y152     init/init/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y151    init/init/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y152     init/init/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y151     init/init/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y151     init/init/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y151    init/init/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y151     init/init/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y149     init/sender/sccb_ok_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y152     init/init/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y151    init/init/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y152     init/init/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     init/init/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     init/init/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y151    init/init/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     init/init/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y151    init/init/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y151    init/init/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y152     init/init/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y151    init/init/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y152     init/init/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     init/init/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     init/init/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y151    init/init/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     init/init/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y151    init/init/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y151    init/init/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y151    init/init/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBOUT



