{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714100581084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 22:03:00 2024 " "Processing started: Thu Apr 25 22:03:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714100581085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100581085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100581085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714100581685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714100581685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592897 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-structure " "Found design unit 1: Adder-structure" {  } { { "../../proj/src/Adder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592899 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/Adder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-Structural " "Found design unit 1: AdderSubtractor-Structural" {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592900 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter-behavior " "Found design unit 1: BarrelShifter-behavior" {  } { { "../../proj/src/BarrelShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592902 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "../../proj/src/BarrelShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteDecoder-Behavioral " "Found design unit 1: ByteDecoder-Behavioral" {  } { { "../../proj/src/ByteDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592904 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteDecoder " "Found entity 1: ByteDecoder" {  } { { "../../proj/src/ByteDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteShifter-behavior " "Found design unit 1: ByteShifter-behavior" {  } { { "../../proj/src/ByteShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteShifter " "Found entity 1: ByteShifter" {  } { { "../../proj/src/ByteShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlDecoderLogic-sel_when " "Found design unit 1: ControlDecoderLogic-sel_when" {  } { { "../../proj/src/ControlDecoderLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoderLogic " "Found entity 1: ControlDecoderLogic" {  } { { "../../proj/src/ControlDecoderLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-structure " "Found design unit 1: Controller-structure" {  } { { "../../proj/src/Controller.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../proj/src/Controller.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_pipe-mixed " "Found design unit 1: EX_MEM_pipe-mixed" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592911 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_pipe " "Found entity 1: EX_MEM_pipe" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/HazardDetectionUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/HazardDetectionUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-mixed " "Found design unit 1: HazardDetectionUnit-mixed" {  } { { "../../proj/src/HazardDetectionUnit.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/HazardDetectionUnit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592913 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "../../proj/src/HazardDetectionUnit.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/HazardDetectionUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_pipe-mixed " "Found design unit 1: ID_EX_pipe-mixed" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592916 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_pipe " "Found entity 1: ID_EX_pipe" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_pipe-mixed " "Found design unit 1: IF_ID_pipe-mixed" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592918 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_pipe " "Found entity 1: IF_ID_pipe" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_pipe-mixed " "Found design unit 1: MEM_WB_pipe-mixed" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592919 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_pipe " "Found entity 1: MEM_WB_pipe" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesComplementor-Structural " "Found design unit 1: OnesComplementor-Structural" {  } { { "../../proj/src/OnesComplementor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592922 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesComplementor " "Found entity 1: OnesComplementor" {  } { { "../../proj/src/OnesComplementor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder-Structural " "Found design unit 1: RippleCarryAdder-Structural" {  } { { "../../proj/src/RippleCarryAdder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592924 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../../proj/src/RippleCarryAdder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "../../proj/src/Shifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../proj/src/Shifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592929 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordDecoder-Behavioral " "Found design unit 1: WordDecoder-Behavioral" {  } { { "../../proj/src/WordDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592933 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordDecoder " "Found entity 1: WordDecoder" {  } { { "../../proj/src/WordDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordShifter-behavior " "Found design unit 1: WordShifter-behavior" {  } { { "../../proj/src/WordShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592935 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordShifter " "Found entity 1: WordShifter" {  } { { "../../proj/src/WordShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592936 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg_N-structure " "Found design unit 1: andg_N-structure" {  } { { "../../proj/src/andg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592937 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg_N " "Found entity 1: andg_N" {  } { { "../../proj/src/andg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5_32-mixed " "Found design unit 1: decoder5_32-mixed" {  } { { "../../proj/src/decoder5_32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592939 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "../../proj/src/decoder5_32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592941 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592943 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16t32-dataflow " "Found design unit 1: extender16t32-dataflow" {  } { { "../../proj/src/extender16t32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592945 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16t32 " "Found entity 1: extender16t32" {  } { { "../../proj/src/extender16t32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592947 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592950 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592952 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-Dataflow " "Found design unit 1: mux4t1_N-Dataflow" {  } { { "../../proj/src/mux4t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592954 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../proj/src/mux4t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1_N-Dataflow " "Found design unit 1: mux8t1_N-Dataflow" {  } { { "../../proj/src/mux8t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1_N " "Found entity 1: mux8t1_N" {  } { { "../../proj/src/mux8t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg_N-structure " "Found design unit 1: norg_N-structure" {  } { { "../../proj/src/norg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592958 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg_N " "Found entity 1: norg_N" {  } { { "../../proj/src/norg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592960 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org_N-structure " "Found design unit 1: org_N-structure" {  } { { "../../proj/src/org_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592962 ""} { "Info" "ISGN_ENTITY_NAME" "1 org_N " "Found entity 1: org_N" {  } { { "../../proj/src/org_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_dffg-mixed " "Found design unit 1: pc_dffg-mixed" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592964 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_dffg " "Found entity 1: pc_dffg" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structural " "Found design unit 1: reg-structural" {  } { { "../../proj/src/reg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592965 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../proj/src/reg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592967 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg_N-structure " "Found design unit 1: xorg_N-structure" {  } { { "../../proj/src/xorg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592969 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg_N " "Found entity 1: xorg_N" {  } { { "../../proj/src/xorg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100592969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100592969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714100593174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593176 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593176 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add0_carry MIPS_Processor.vhd(387) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(387): object \"s_add0_carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593176 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add0_overflow MIPS_Processor.vhd(388) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(388): object \"s_add0_overflow\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593176 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EX_instr25t11 MIPS_Processor.vhd(430) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(430): object \"s_EX_instr25t11\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593177 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EX_ALU_Carry MIPS_Processor.vhd(441) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(441): object \"s_EX_ALU_Carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 441 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593177 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EX_ALU_Zero MIPS_Processor.vhd(442) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(442): object \"s_EX_ALU_Zero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593177 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add1_carry MIPS_Processor.vhd(446) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(446): object \"s_add1_carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593177 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add1_overflow MIPS_Processor.vhd(447) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(447): object \"s_add1_overflow\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593177 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_WB_instr31t26 MIPS_Processor.vhd(480) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(480): object \"s_WB_instr31t26\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714100593177 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:mux8 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:mux8\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux8" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_1 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_1\"" {  } { { "../../proj/src/mux2t1.vhd" "not_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and_1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and_1\"" {  } { { "../../proj/src/mux2t1.vhd" "and_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:or_1 " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:or_1\"" {  } { { "../../proj/src/mux2t1.vhd" "or_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder RippleCarryAdder:add0 " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"RippleCarryAdder:add0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "add0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder " "Elaborating entity \"Adder\" for hierarchy \"RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\"" {  } { { "../../proj/src/RippleCarryAdder.vhd" "\\Gen_Adders:0:FullAdder" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|xorg2:Xor0 " "Elaborating entity \"xorg2\" for hierarchy \"RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|xorg2:Xor0\"" {  } { { "../../proj/src/Adder.vhd" "Xor0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_dffg pc_dffg:pc_dff " "Elaborating entity \"pc_dffg\" for hierarchy \"pc_dffg:pc_dff\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "pc_dff" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_WE pc_dffg.vhd(49) " "VHDL Process Statement warning at pc_dffg.vhd(49): signal \"i_WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100593478 "|MIPS_Processor|pc_dffg:pc_dff"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Q pc_dffg.vhd(52) " "VHDL Process Statement warning at pc_dffg.vhd(52): signal \"s_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100593478 "|MIPS_Processor|pc_dffg:pc_dff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_pipe IF_ID_pipe:IFID_pipe " "Elaborating entity \"IF_ID_pipe\" for hierarchy \"IF_ID_pipe:IFID_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IFID_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593486 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_FLUSH IF_ID_pipe.vhd(52) " "VHDL Process Statement warning at IF_ID_pipe.vhd(52): signal \"i_FLUSH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100593487 "|MIPS_Processor|IF_ID_pipe:IFID_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ID_PC_P4 IF_ID_pipe.vhd(59) " "VHDL Process Statement warning at IF_ID_pipe.vhd(59): signal \"s_ID_PC_P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100593487 "|MIPS_Processor|IF_ID_pipe:IFID_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ID_instr31t0 IF_ID_pipe.vhd(60) " "VHDL Process Statement warning at IF_ID_pipe.vhd(60): signal \"s_ID_instr31t0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100593487 "|MIPS_Processor|IF_ID_pipe:IFID_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control " "Elaborating entity \"Controller\" for hierarchy \"Controller:control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlDecoderLogic Controller:control\|ControlDecoderLogic:ControllerDecoder_0 " "Elaborating entity \"ControlDecoderLogic\" for hierarchy \"Controller:control\|ControlDecoderLogic:ControllerDecoder_0\"" {  } { { "../../proj/src/Controller.vhd" "ControllerDecoder_0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:regist " "Elaborating entity \"reg\" for hierarchy \"reg:regist\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regist" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 reg:regist\|decoder5_32:decoder " "Elaborating entity \"decoder5_32\" for hierarchy \"reg:regist\|decoder5_32:decoder\"" {  } { { "../../proj/src/reg.vhd" "decoder" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N reg:regist\|dffg_N:dffg_0 " "Elaborating entity \"dffg_N\" for hierarchy \"reg:regist\|dffg_N:dffg_0\"" {  } { { "../../proj/src/reg.vhd" "dffg_0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg:regist\|dffg_N:dffg_0\|dffg:\\Nbit_dffg:0:DFFGG " "Elaborating entity \"dffg\" for hierarchy \"reg:regist\|dffg_N:dffg_0\|dffg:\\Nbit_dffg:0:DFFGG\"" {  } { { "../../proj/src/dffg_N.vhd" "\\Nbit_dffg:0:DFFGG" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100593629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 reg:regist\|mux32t1:rt_bus " "Elaborating entity \"mux32t1\" for hierarchy \"reg:regist\|mux32t1:rt_bus\"" {  } { { "../../proj/src/reg.vhd" "rt_bus" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16t32 extender16t32:ext " "Elaborating entity \"extender16t32\" for hierarchy \"extender16t32:ext\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ext" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:HazardDetectionUnit0 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:HazardDetectionUnit0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "HazardDetectionUnit0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_PC_Stall HazardDetectionUnit.vhd(27) " "VHDL Signal Declaration warning at HazardDetectionUnit.vhd(27): used implicit default value for signal \"o_PC_Stall\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/HazardDetectionUnit.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/HazardDetectionUnit.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714100594125 "|MIPS_Processor|HazardDetectionUnit:HazardDetectionUnit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_pipe ID_EX_pipe:IDEX_pipe " "Elaborating entity \"ID_EX_pipe\" for hierarchy \"ID_EX_pipe:IDEX_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IDEX_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_FLUSH ID_EX_pipe.vhd(149) " "VHDL Process Statement warning at ID_EX_pipe.vhd(149): signal \"i_FLUSH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594133 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_halt ID_EX_pipe.vhd(172) " "VHDL Process Statement warning at ID_EX_pipe.vhd(172): signal \"i_ID_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594133 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_STD_Shift ID_EX_pipe.vhd(173) " "VHDL Process Statement warning at ID_EX_pipe.vhd(173): signal \"i_ID_STD_Shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594133 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_ALU_Src ID_EX_pipe.vhd(174) " "VHDL Process Statement warning at ID_EX_pipe.vhd(174): signal \"i_ID_ALU_Src\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594133 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_ALU_Control ID_EX_pipe.vhd(175) " "VHDL Process Statement warning at ID_EX_pipe.vhd(175): signal \"i_ID_ALU_Control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_MemToReg ID_EX_pipe.vhd(176) " "VHDL Process Statement warning at ID_EX_pipe.vhd(176): signal \"i_ID_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_MemWrite ID_EX_pipe.vhd(177) " "VHDL Process Statement warning at ID_EX_pipe.vhd(177): signal \"i_ID_MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_RegWrite ID_EX_pipe.vhd(178) " "VHDL Process Statement warning at ID_EX_pipe.vhd(178): signal \"i_ID_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_RegDst ID_EX_pipe.vhd(179) " "VHDL Process Statement warning at ID_EX_pipe.vhd(179): signal \"i_ID_RegDst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_Jump ID_EX_pipe.vhd(180) " "VHDL Process Statement warning at ID_EX_pipe.vhd(180): signal \"i_ID_Jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_ext_ctl ID_EX_pipe.vhd(181) " "VHDL Process Statement warning at ID_EX_pipe.vhd(181): signal \"i_ID_ext_ctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_jal ID_EX_pipe.vhd(182) " "VHDL Process Statement warning at ID_EX_pipe.vhd(182): signal \"i_ID_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_jr ID_EX_pipe.vhd(183) " "VHDL Process Statement warning at ID_EX_pipe.vhd(183): signal \"i_ID_jr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_PCP4 ID_EX_pipe.vhd(184) " "VHDL Process Statement warning at ID_EX_pipe.vhd(184): signal \"i_ID_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_instr31t26 ID_EX_pipe.vhd(185) " "VHDL Process Statement warning at ID_EX_pipe.vhd(185): signal \"i_ID_instr31t26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_instr25t21 ID_EX_pipe.vhd(186) " "VHDL Process Statement warning at ID_EX_pipe.vhd(186): signal \"i_ID_instr25t21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_instr20t16 ID_EX_pipe.vhd(187) " "VHDL Process Statement warning at ID_EX_pipe.vhd(187): signal \"i_ID_instr20t16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_instr15t11 ID_EX_pipe.vhd(188) " "VHDL Process Statement warning at ID_EX_pipe.vhd(188): signal \"i_ID_instr15t11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_rs_data_o ID_EX_pipe.vhd(189) " "VHDL Process Statement warning at ID_EX_pipe.vhd(189): signal \"i_ID_rs_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_rt_data_o ID_EX_pipe.vhd(190) " "VHDL Process Statement warning at ID_EX_pipe.vhd(190): signal \"i_ID_rt_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_ext_o ID_EX_pipe.vhd(191) " "VHDL Process Statement warning at ID_EX_pipe.vhd(191): signal \"i_ID_ext_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ID_s120_o ID_EX_pipe.vhd(192) " "VHDL Process Statement warning at ID_EX_pipe.vhd(192): signal \"i_ID_s120_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_halt ID_EX_pipe.vhd(194) " "VHDL Process Statement warning at ID_EX_pipe.vhd(194): signal \"s_EX_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_STD_Shift ID_EX_pipe.vhd(195) " "VHDL Process Statement warning at ID_EX_pipe.vhd(195): signal \"s_EX_STD_Shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ALU_Src ID_EX_pipe.vhd(196) " "VHDL Process Statement warning at ID_EX_pipe.vhd(196): signal \"s_EX_ALU_Src\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ALU_Control ID_EX_pipe.vhd(197) " "VHDL Process Statement warning at ID_EX_pipe.vhd(197): signal \"s_EX_ALU_Control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_MemToReg ID_EX_pipe.vhd(198) " "VHDL Process Statement warning at ID_EX_pipe.vhd(198): signal \"s_EX_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_MemWrite ID_EX_pipe.vhd(199) " "VHDL Process Statement warning at ID_EX_pipe.vhd(199): signal \"s_EX_MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_RegWrite ID_EX_pipe.vhd(200) " "VHDL Process Statement warning at ID_EX_pipe.vhd(200): signal \"s_EX_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_RegDst ID_EX_pipe.vhd(201) " "VHDL Process Statement warning at ID_EX_pipe.vhd(201): signal \"s_EX_RegDst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_Jump ID_EX_pipe.vhd(202) " "VHDL Process Statement warning at ID_EX_pipe.vhd(202): signal \"s_EX_Jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594134 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ext_ctl ID_EX_pipe.vhd(203) " "VHDL Process Statement warning at ID_EX_pipe.vhd(203): signal \"s_EX_ext_ctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_jal ID_EX_pipe.vhd(204) " "VHDL Process Statement warning at ID_EX_pipe.vhd(204): signal \"s_EX_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_jr ID_EX_pipe.vhd(205) " "VHDL Process Statement warning at ID_EX_pipe.vhd(205): signal \"s_EX_jr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_PCP4 ID_EX_pipe.vhd(206) " "VHDL Process Statement warning at ID_EX_pipe.vhd(206): signal \"s_EX_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_instr31t26 ID_EX_pipe.vhd(207) " "VHDL Process Statement warning at ID_EX_pipe.vhd(207): signal \"s_EX_instr31t26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_instr25t21 ID_EX_pipe.vhd(208) " "VHDL Process Statement warning at ID_EX_pipe.vhd(208): signal \"s_EX_instr25t21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_instr20t16 ID_EX_pipe.vhd(209) " "VHDL Process Statement warning at ID_EX_pipe.vhd(209): signal \"s_EX_instr20t16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_instr15t11 ID_EX_pipe.vhd(210) " "VHDL Process Statement warning at ID_EX_pipe.vhd(210): signal \"s_EX_instr15t11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_rs_data_o ID_EX_pipe.vhd(211) " "VHDL Process Statement warning at ID_EX_pipe.vhd(211): signal \"s_EX_rs_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_rt_data_o ID_EX_pipe.vhd(212) " "VHDL Process Statement warning at ID_EX_pipe.vhd(212): signal \"s_EX_rt_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ext_o ID_EX_pipe.vhd(213) " "VHDL Process Statement warning at ID_EX_pipe.vhd(213): signal \"s_EX_ext_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_s120_o ID_EX_pipe.vhd(214) " "VHDL Process Statement warning at ID_EX_pipe.vhd(214): signal \"s_EX_s120_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100594135 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_halt ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_STD_Shift ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_STD_Shift\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_ALU_Src ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_ALU_Src\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_ALU_Control ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_ALU_Control\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_MemToReg ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_MemToReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_MemWrite ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_RegWrite ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_RegDst ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_Jump ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_Jump\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_ext_ctl ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_ext_ctl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_jal ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_jal\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_jr ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_jr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_PCP4 ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_PCP4\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594136 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_instr31t26 ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_instr31t26\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_instr25t21 ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_instr25t21\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_instr20t16 ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_instr20t16\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_instr15t11 ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_instr15t11\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_rs_data_o ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_rs_data_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_rt_data_o ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_rt_data_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_ext_o ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_ext_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_EX_s120_o ID_EX_pipe.vhd(147) " "VHDL Process Statement warning at ID_EX_pipe.vhd(147): inferring latch(es) for signal or variable \"s_EX_s120_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100594137 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[6\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[6\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[7\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[7\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[8\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[8\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[9\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[9\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594140 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[10\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[10\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[11\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[11\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[12\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[12\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[13\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[13\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[14\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[14\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[15\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[15\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[16\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[16\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[17\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[17\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[18\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[18\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[19\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[19\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[20\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[20\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[21\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[21\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[22\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[22\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[23\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[23\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[24\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[24\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[25\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[25\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[26\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[26\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_s120_o\[27\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_s120_o\[27\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594141 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[6\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[6\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[7\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[7\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[8\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[8\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[9\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[9\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[10\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[10\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[11\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[11\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[12\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[12\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[13\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[13\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[14\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[14\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[15\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[15\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[16\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[16\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[17\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[17\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[18\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[18\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[19\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[19\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[20\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[20\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[21\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[21\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[22\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[22\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[23\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[23\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[24\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[24\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[25\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[25\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[26\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[26\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594142 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[27\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[27\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[28\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[28\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[29\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[29\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[30\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[30\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_o\[31\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_o\[31\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[6\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[6\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[7\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[7\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[8\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[8\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[9\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[9\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[10\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[10\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[11\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[11\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[12\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[12\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[13\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[13\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[14\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[14\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[15\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[15\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[16\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[16\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594143 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[17\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[17\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[18\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[18\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[19\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[19\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[20\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[20\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[21\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[21\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[22\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[22\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[23\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[23\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[24\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[24\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[25\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[25\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[26\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[26\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[27\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[27\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[28\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[28\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[29\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[29\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[30\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[30\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rt_data_o\[31\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rt_data_o\[31\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[6\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[6\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[7\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[7\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594144 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[8\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[8\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[9\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[9\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[10\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[10\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[11\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[11\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[12\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[12\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[13\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[13\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[14\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[14\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[15\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[15\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[16\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[16\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[17\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[17\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[18\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[18\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[19\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[19\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[20\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[20\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[21\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[21\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[22\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[22\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[23\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[23\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[24\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[24\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[25\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[25\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[26\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[26\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[27\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[27\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[28\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[28\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[29\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[29\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[30\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[30\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_rs_data_o\[31\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_rs_data_o\[31\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594145 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr15t11\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr15t11\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr15t11\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr15t11\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr15t11\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr15t11\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr15t11\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr15t11\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr15t11\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr15t11\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr20t16\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr20t16\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr20t16\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr20t16\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr20t16\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr20t16\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr20t16\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr20t16\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr20t16\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr20t16\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr25t21\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr25t21\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr25t21\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr25t21\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr25t21\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr25t21\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr25t21\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr25t21\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr25t21\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr25t21\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr31t26\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr31t26\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr31t26\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr31t26\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr31t26\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr31t26\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr31t26\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr31t26\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr31t26\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr31t26\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_instr31t26\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_instr31t26\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594146 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[6\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[6\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[7\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[7\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[8\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[8\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[9\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[9\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[10\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[10\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[11\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[11\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[12\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[12\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[13\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[13\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[14\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[14\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[15\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[15\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[16\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[16\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[17\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[17\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[18\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[18\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[19\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[19\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[20\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[20\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[21\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[21\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[22\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[22\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594147 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[23\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[23\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[24\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[24\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[25\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[25\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[26\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[26\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[27\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[27\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[28\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[28\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[29\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[29\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[30\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[30\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_PCP4\[31\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_PCP4\[31\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_jr ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_jr\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_jal ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_jal\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ext_ctl ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ext_ctl\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_Jump ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_Jump\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_RegDst\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_RegDst\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_RegDst\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_RegDst\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_RegWrite ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_RegWrite\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_MemWrite ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_MemWrite\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_MemToReg\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_MemToReg\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_MemToReg\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_MemToReg\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[0\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[0\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[1\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[1\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[2\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[2\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594148 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[3\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[3\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[4\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[4\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[5\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[5\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[6\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[6\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Control\[7\] ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Control\[7\]\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_ALU_Src ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_ALU_Src\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_STD_Shift ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_STD_Shift\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_EX_halt ID_EX_pipe.vhd(147) " "Inferred latch for \"s_EX_halt\" at ID_EX_pipe.vhd(147)" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100594149 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:mux0 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:mux0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor ALU:ALU0\|AdderSubtractor:addsub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"ALU:ALU0\|AdderSubtractor:addsub\"" {  } { { "../../proj/src/ALU.vhd" "addsub" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_adder0Overflow AdderSubtractor.vhd(74) " "VHDL Signal Declaration warning at AdderSubtractor.vhd(74): used implicit default value for signal \"w_adder0Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714100594406 "|MIPS_Processor|ALU:ALU0|AdderSubtractor:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesComplementor ALU:ALU0\|AdderSubtractor:addsub\|OnesComplementor:Complementor0 " "Elaborating entity \"OnesComplementor\" for hierarchy \"ALU:ALU0\|AdderSubtractor:addsub\|OnesComplementor:Complementor0\"" {  } { { "../../proj/src/AdderSubtractor.vhd" "Complementor0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg_N ALU:ALU0\|andg_N:and_32 " "Elaborating entity \"andg_N\" for hierarchy \"ALU:ALU0\|andg_N:and_32\"" {  } { { "../../proj/src/ALU.vhd" "and_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org_N ALU:ALU0\|org_N:or_32 " "Elaborating entity \"org_N\" for hierarchy \"ALU:ALU0\|org_N:or_32\"" {  } { { "../../proj/src/ALU.vhd" "or_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg_N ALU:ALU0\|xorg_N:xor_32 " "Elaborating entity \"xorg_N\" for hierarchy \"ALU:ALU0\|xorg_N:xor_32\"" {  } { { "../../proj/src/ALU.vhd" "xor_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norg_N ALU:ALU0\|norg_N:nor_32 " "Elaborating entity \"norg_N\" for hierarchy \"ALU:ALU0\|norg_N:nor_32\"" {  } { { "../../proj/src/ALU.vhd" "nor_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter ALU:ALU0\|Shifter:shift " "Elaborating entity \"Shifter\" for hierarchy \"ALU:ALU0\|Shifter:shift\"" {  } { { "../../proj/src/ALU.vhd" "shift" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100594913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter ALU:ALU0\|Shifter:shift\|BarrelShifter:ShiftOperation " "Elaborating entity \"BarrelShifter\" for hierarchy \"ALU:ALU0\|Shifter:shift\|BarrelShifter:ShiftOperation\"" {  } { { "../../proj/src/Shifter.vhd" "ShiftOperation" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100595011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1_N ALU:ALU0\|mux8t1_N:mux " "Elaborating entity \"mux8t1_N\" for hierarchy \"ALU:ALU0\|mux8t1_N:mux\"" {  } { { "../../proj/src/ALU.vhd" "mux" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100595580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_pipe EX_MEM_pipe:EXMEM_pipe " "Elaborating entity \"EX_MEM_pipe\" for hierarchy \"EX_MEM_pipe:EXMEM_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXMEM_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100595594 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_FLUSH EX_MEM_pipe.vhd(135) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(135): signal \"i_FLUSH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595596 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_halt EX_MEM_pipe.vhd(155) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(155): signal \"i_EX_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_MemToReg EX_MEM_pipe.vhd(156) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(156): signal \"i_EX_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_MemWrite EX_MEM_pipe.vhd(157) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(157): signal \"i_EX_MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_RegWrite EX_MEM_pipe.vhd(158) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(158): signal \"i_EX_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_Jump EX_MEM_pipe.vhd(159) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(159): signal \"i_EX_Jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_ext_ctl EX_MEM_pipe.vhd(160) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(160): signal \"i_EX_ext_ctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_jal EX_MEM_pipe.vhd(161) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(161): signal \"i_EX_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_jr EX_MEM_pipe.vhd(162) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(162): signal \"i_EX_jr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_branch EX_MEM_pipe.vhd(163) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(163): signal \"i_EX_branch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_PCP4 EX_MEM_pipe.vhd(164) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(164): signal \"i_EX_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_instr31t26 EX_MEM_pipe.vhd(165) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(165): signal \"i_EX_instr31t26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_rs_data_o EX_MEM_pipe.vhd(166) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(166): signal \"i_EX_rs_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_rt_data_o EX_MEM_pipe.vhd(167) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(167): signal \"i_EX_rt_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_pc4_s120_o EX_MEM_pipe.vhd(168) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(168): signal \"i_EX_pc4_s120_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_RegWrAddr EX_MEM_pipe.vhd(169) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(169): signal \"i_EX_RegWrAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_Dmem_Addr EX_MEM_pipe.vhd(170) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(170): signal \"i_EX_Dmem_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_add1_mux2 EX_MEM_pipe.vhd(171) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(171): signal \"i_EX_add1_mux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_EX_Ovfl EX_MEM_pipe.vhd(172) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(172): signal \"i_EX_Ovfl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_halt EX_MEM_pipe.vhd(174) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(174): signal \"s_MEM_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_MemToReg EX_MEM_pipe.vhd(175) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(175): signal \"s_MEM_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_MemWrite EX_MEM_pipe.vhd(176) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(176): signal \"s_MEM_MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_RegWrite EX_MEM_pipe.vhd(177) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(177): signal \"s_MEM_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_Jump EX_MEM_pipe.vhd(178) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(178): signal \"s_MEM_Jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_ext_ctl EX_MEM_pipe.vhd(179) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(179): signal \"s_MEM_ext_ctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_jal EX_MEM_pipe.vhd(180) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(180): signal \"s_MEM_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_jr EX_MEM_pipe.vhd(181) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(181): signal \"s_MEM_jr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595597 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_branch EX_MEM_pipe.vhd(182) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(182): signal \"s_MEM_branch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_PCP4 EX_MEM_pipe.vhd(183) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(183): signal \"s_MEM_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_instr31t26 EX_MEM_pipe.vhd(184) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(184): signal \"s_MEM_instr31t26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_rs_data_o EX_MEM_pipe.vhd(185) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(185): signal \"s_MEM_rs_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_rt_data_o EX_MEM_pipe.vhd(186) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(186): signal \"s_MEM_rt_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_pc4_s120_o EX_MEM_pipe.vhd(187) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(187): signal \"s_MEM_pc4_s120_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_RegWrAddr EX_MEM_pipe.vhd(188) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(188): signal \"s_MEM_RegWrAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_Dmem_Addr EX_MEM_pipe.vhd(189) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(189): signal \"s_MEM_Dmem_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_add1_mux2 EX_MEM_pipe.vhd(190) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(190): signal \"s_MEM_add1_mux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_Ovfl EX_MEM_pipe.vhd(191) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(191): signal \"s_MEM_Ovfl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100595598 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_halt EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_MemToReg EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_MemToReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_MemWrite EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_RegWrite EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_Jump EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_Jump\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_ext_ctl EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_ext_ctl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_jal EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_jal\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_jr EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_jr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_branch EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_branch\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_PCP4 EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_PCP4\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_instr31t26 EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_instr31t26\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_rs_data_o EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_rs_data_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595599 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_rt_data_o EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_rt_data_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595600 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_pc4_s120_o EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_pc4_s120_o\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595600 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_RegWrAddr EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_RegWrAddr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595600 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_Dmem_Addr EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_Dmem_Addr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595600 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_add1_mux2 EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_add1_mux2\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595600 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_MEM_Ovfl EX_MEM_pipe.vhd(133) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(133): inferring latch(es) for signal or variable \"s_MEM_Ovfl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100595600 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Ovfl EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Ovfl\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[6\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[6\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[7\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[7\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[8\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[8\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[9\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[9\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595603 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[10\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[10\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[11\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[11\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[12\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[12\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[13\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[13\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[14\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[14\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[15\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[15\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[16\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[16\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[17\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[17\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[18\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[18\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[19\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[19\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[20\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[20\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[21\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[21\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[22\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[22\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[23\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[23\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[24\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[24\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[25\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[25\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[26\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[26\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[27\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[27\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[28\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[28\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[29\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[29\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[30\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[30\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_add1_mux2\[31\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_add1_mux2\[31\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595604 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[6\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[6\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[7\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[7\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[8\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[8\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[9\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[9\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[10\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[10\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[11\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[11\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[12\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[12\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[13\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[13\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[14\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[14\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[15\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[15\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[16\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[16\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[17\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[17\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[18\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[18\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[19\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[19\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[20\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[20\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[21\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[21\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[22\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[22\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[23\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[23\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595605 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[24\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[24\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[25\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[25\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[26\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[26\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[27\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[27\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[28\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[28\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[29\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[29\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[30\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[30\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Dmem_Addr\[31\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Dmem_Addr\[31\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_RegWrAddr\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_RegWrAddr\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_RegWrAddr\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_RegWrAddr\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_RegWrAddr\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_RegWrAddr\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_RegWrAddr\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_RegWrAddr\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_RegWrAddr\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_RegWrAddr\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[6\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[6\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[7\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[7\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[8\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[8\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595606 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[9\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[9\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[10\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[10\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[11\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[11\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[12\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[12\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[13\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[13\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[14\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[14\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[15\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[15\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[16\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[16\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[17\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[17\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[18\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[18\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[19\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[19\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[20\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[20\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[21\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[21\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[22\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[22\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[23\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[23\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[24\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[24\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[25\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[25\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[26\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[26\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[27\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[27\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[28\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[28\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[29\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[29\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[30\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[30\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_pc4_s120_o\[31\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_pc4_s120_o\[31\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595607 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[6\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[6\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[7\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[7\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[8\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[8\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[9\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[9\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[10\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[10\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[11\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[11\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[12\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[12\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[13\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[13\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[14\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[14\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[15\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[15\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[16\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[16\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[17\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[17\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[18\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[18\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[19\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[19\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[20\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[20\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[21\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[21\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[22\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[22\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[23\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[23\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595608 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[24\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[24\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[25\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[25\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[26\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[26\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[27\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[27\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[28\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[28\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[29\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[29\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[30\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[30\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rt_data_o\[31\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rt_data_o\[31\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[6\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[6\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[7\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[7\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[8\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[8\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[9\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[9\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[10\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[10\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[11\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[11\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[12\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[12\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[13\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[13\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595609 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[14\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[14\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[15\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[15\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[16\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[16\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[17\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[17\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[18\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[18\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[19\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[19\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[20\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[20\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[21\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[21\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[22\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[22\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[23\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[23\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[24\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[24\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[25\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[25\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[26\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[26\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[27\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[27\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[28\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[28\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[29\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[29\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[30\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[30\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_rs_data_o\[31\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_rs_data_o\[31\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_instr31t26\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_instr31t26\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_instr31t26\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_instr31t26\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_instr31t26\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_instr31t26\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_instr31t26\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_instr31t26\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595610 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_instr31t26\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_instr31t26\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_instr31t26\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_instr31t26\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[2\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[2\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[3\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[3\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[4\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[4\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[5\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[5\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[6\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[6\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[7\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[7\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[8\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[8\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[9\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[9\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[10\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[10\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[11\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[11\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[12\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[12\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[13\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[13\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[14\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[14\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[15\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[15\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[16\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[16\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[17\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[17\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[18\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[18\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[19\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[19\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595611 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[20\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[20\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[21\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[21\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[22\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[22\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[23\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[23\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[24\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[24\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[25\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[25\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[26\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[26\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[27\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[27\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[28\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[28\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[29\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[29\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[30\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[30\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_PCP4\[31\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_PCP4\[31\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_branch EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_branch\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_jr EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_jr\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_jal EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_jal\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_ext_ctl EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_ext_ctl\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_Jump EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_Jump\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_RegWrite EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_RegWrite\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_MemWrite EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_MemWrite\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_MemToReg\[0\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_MemToReg\[0\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_MemToReg\[1\] EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_MemToReg\[1\]\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595612 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_MEM_halt EX_MEM_pipe.vhd(133) " "Inferred latch for \"s_MEM_halt\" at EX_MEM_pipe.vhd(133)" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100595613 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteShifter ByteShifter:ByteShifter0 " "Elaborating entity \"ByteShifter\" for hierarchy \"ByteShifter:ByteShifter0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ByteShifter0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100595825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteDecoder ByteShifter:ByteShifter0\|ByteDecoder:ByteDecoder_inst " "Elaborating entity \"ByteDecoder\" for hierarchy \"ByteShifter:ByteShifter0\|ByteDecoder:ByteDecoder_inst\"" {  } { { "../../proj/src/ByteShifter.vhd" "ByteDecoder_inst" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100595834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordShifter WordShifter:WordShifter0 " "Elaborating entity \"WordShifter\" for hierarchy \"WordShifter:WordShifter0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "WordShifter0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100597072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordDecoder WordShifter:WordShifter0\|WordDecoder:WordDecoder_inst " "Elaborating entity \"WordDecoder\" for hierarchy \"WordShifter:WordShifter0\|WordDecoder:WordDecoder_inst\"" {  } { { "../../proj/src/WordShifter.vhd" "WordDecoder_inst" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100597082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_pipe MEM_WB_pipe:MEMWB_pipe " "Elaborating entity \"MEM_WB_pipe\" for hierarchy \"MEM_WB_pipe:MEMWB_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEMWB_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100598345 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_halt MEM_WB_pipe.vhd(118) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(118): signal \"i_MEM_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598347 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_MemToReg MEM_WB_pipe.vhd(119) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(119): signal \"i_MEM_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598347 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_RegWrite MEM_WB_pipe.vhd(120) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(120): signal \"i_MEM_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598347 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_jal MEM_WB_pipe.vhd(121) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(121): signal \"i_MEM_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598347 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_PCP4 MEM_WB_pipe.vhd(122) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(122): signal \"i_MEM_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598347 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_instr31t26 MEM_WB_pipe.vhd(123) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(123): signal \"i_MEM_instr31t26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_RegWrAddr MEM_WB_pipe.vhd(124) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(124): signal \"i_MEM_RegWrAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_Dmem_Addr MEM_WB_pipe.vhd(125) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(125): signal \"i_MEM_Dmem_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_Dmem_out MEM_WB_pipe.vhd(126) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(126): signal \"i_MEM_Dmem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_Dmem_Lb MEM_WB_pipe.vhd(127) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(127): signal \"i_MEM_Dmem_Lb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_Dmem_Lh MEM_WB_pipe.vhd(128) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(128): signal \"i_MEM_Dmem_Lh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_MEM_Ovfl MEM_WB_pipe.vhd(129) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(129): signal \"i_MEM_Ovfl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_halt MEM_WB_pipe.vhd(131) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(131): signal \"s_WB_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_MemToReg MEM_WB_pipe.vhd(132) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(132): signal \"s_WB_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_RegWrite MEM_WB_pipe.vhd(133) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(133): signal \"s_WB_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_jal MEM_WB_pipe.vhd(134) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(134): signal \"s_WB_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_PCP4 MEM_WB_pipe.vhd(135) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(135): signal \"s_WB_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_instr31t26 MEM_WB_pipe.vhd(136) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(136): signal \"s_WB_instr31t26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_RegWrAddr MEM_WB_pipe.vhd(137) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(137): signal \"s_WB_RegWrAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_Addr MEM_WB_pipe.vhd(138) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(138): signal \"s_WB_Dmem_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_out MEM_WB_pipe.vhd(139) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(139): signal \"s_WB_Dmem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_Lb MEM_WB_pipe.vhd(140) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(140): signal \"s_WB_Dmem_Lb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_Lh MEM_WB_pipe.vhd(141) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(141): signal \"s_WB_Dmem_Lh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Ovfl MEM_WB_pipe.vhd(142) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(142): signal \"s_WB_Ovfl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714100598348 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_halt MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_MemToReg MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_MemToReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_RegWrite MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_jal MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_jal\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_PCP4 MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_PCP4\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_instr31t26 MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_instr31t26\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_RegWrAddr MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_RegWrAddr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_Dmem_Addr MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_Dmem_Addr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598349 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_Dmem_out MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_Dmem_out\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598350 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_Dmem_Lb MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_Dmem_Lb\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598350 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_Dmem_Lh MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_Dmem_Lh\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598350 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_WB_Ovfl MEM_WB_pipe.vhd(102) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(102): inferring latch(es) for signal or variable \"s_WB_Ovfl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714100598350 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Ovfl MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Ovfl\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[5\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[5\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598352 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[6\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[6\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[7\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[7\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[8\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[8\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[9\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[9\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[10\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[10\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[11\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[11\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[12\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[12\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[13\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[13\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[14\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[14\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[15\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[15\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[16\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[16\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[17\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[17\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[18\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[18\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[19\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[19\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[20\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[20\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[21\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[21\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[22\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[22\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[23\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[23\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[24\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[24\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[25\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[25\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[26\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[26\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[27\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[27\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[28\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[28\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598353 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[29\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[29\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[30\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[30\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lh\[31\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lh\[31\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[5\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[5\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[6\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[6\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[7\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[7\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[8\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[8\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[9\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[9\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[10\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[10\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[11\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[11\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[12\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[12\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[13\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[13\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[14\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[14\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[15\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[15\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[16\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[16\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[17\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[17\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[18\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[18\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[19\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[19\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598354 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[20\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[20\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[21\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[21\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[22\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[22\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[23\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[23\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[24\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[24\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[25\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[25\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[26\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[26\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[27\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[27\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[28\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[28\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[29\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[29\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[30\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[30\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Lb\[31\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Lb\[31\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[5\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[5\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[6\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[6\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[7\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[7\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[8\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[8\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[9\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[9\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[10\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[10\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598355 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[11\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[11\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[12\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[12\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[13\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[13\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[14\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[14\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[15\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[15\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[16\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[16\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[17\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[17\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[18\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[18\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[19\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[19\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[20\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[20\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[21\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[21\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[22\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[22\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[23\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[23\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[24\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[24\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[25\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[25\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[26\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[26\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[27\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[27\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[28\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[28\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[29\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[29\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[30\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[30\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_out\[31\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_out\[31\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598356 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[5\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[5\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[6\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[6\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[7\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[7\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[8\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[8\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[9\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[9\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[10\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[10\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[11\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[11\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[12\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[12\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[13\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[13\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[14\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[14\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[15\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[15\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[16\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[16\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[17\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[17\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[18\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[18\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[19\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[19\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[20\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[20\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[21\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[21\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[22\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[22\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[23\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[23\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598357 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[24\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[24\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[25\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[25\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[26\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[26\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[27\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[27\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[28\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[28\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[29\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[29\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[30\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[30\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_Dmem_Addr\[31\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_Dmem_Addr\[31\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_RegWrAddr\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_RegWrAddr\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_RegWrAddr\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_RegWrAddr\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_RegWrAddr\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_RegWrAddr\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_RegWrAddr\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_RegWrAddr\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_RegWrAddr\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_RegWrAddr\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_instr31t26\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_instr31t26\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_instr31t26\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_instr31t26\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_instr31t26\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_instr31t26\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_instr31t26\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_instr31t26\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_instr31t26\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_instr31t26\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_instr31t26\[5\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_instr31t26\[5\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[2\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[2\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[3\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[3\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598358 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[4\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[4\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[5\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[5\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[6\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[6\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[7\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[7\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[8\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[8\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[9\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[9\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[10\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[10\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[11\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[11\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[12\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[12\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[13\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[13\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[14\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[14\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[15\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[15\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[16\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[16\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[17\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[17\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[18\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[18\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[19\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[19\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[20\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[20\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[21\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[21\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[22\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[22\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[23\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[23\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[24\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[24\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[25\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[25\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598359 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[26\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[26\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[27\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[27\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[28\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[28\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[29\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[29\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[30\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[30\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_PCP4\[31\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_PCP4\[31\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_jal MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_jal\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_RegWrite MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_RegWrite\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_MemToReg\[0\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_MemToReg\[0\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_MemToReg\[1\] MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_MemToReg\[1\]\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WB_halt MEM_WB_pipe.vhd(102) " "Inferred latch for \"s_WB_halt\" at MEM_WB_pipe.vhd(102)" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100598360 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:mux4 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:mux4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux4" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100598372 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mem:IMem\|ram_rtl_0 " "Inferred dual-clock RAM node \"mem:IMem\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714100601826 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714100601826 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714100601826 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714100612656 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714100612656 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714100612656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100612928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100612928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714100612928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02e1 " "Found entity 1: altsyncram_02e1" {  } { { "db/altsyncram_02e1.tdf" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/internal/QuartusWork/db/altsyncram_02e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714100613022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100613022 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[2\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[0\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[2\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[0\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[30\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[30\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[29\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[29\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[28\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[28\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[27\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[27\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[26\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[26\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[25\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[25\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[24\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[24\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[23\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[23\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[22\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[22\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[21\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[21\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[20\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[20\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[19\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[19\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[18\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[18\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[17\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[17\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[16\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[16\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[12\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[10\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[12\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[10\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[11\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[9\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[11\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[9\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[10\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[8\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[10\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[8\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[8\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[6\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[8\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[6\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[9\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[7\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[9\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[7\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[3\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[1\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[3\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[1\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[4\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[2\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[4\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[2\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[5\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[3\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[5\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[3\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[6\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[4\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[6\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[4\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[7\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[5\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[7\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[5\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[13\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[11\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[13\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[11\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[0\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[11\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[0\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[11\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[14\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[12\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[14\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[12\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[1\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[12\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[1\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[12\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[15\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[13\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[15\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[13\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[2\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[13\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[2\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[13\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[16\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[14\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[16\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[14\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[3\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[14\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[3\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[14\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[17\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[15\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[17\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[15\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[4\] ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[15\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr15t11\[4\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[15\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_jal ID_EX_pipe:IDEX_pipe\|s_EX_RegDst\[1\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_jal\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_RegDst\[1\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[18\] ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[0\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[18\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[0\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[19\] ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[1\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[19\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[1\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[20\] ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[2\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[20\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[2\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[21\] ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[3\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[21\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[3\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[22\] ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[4\] " "Duplicate LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[22\]\" merged with LATCH primitive \"ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[4\]\"" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[16\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[16\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[17\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[17\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[18\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[18\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[19\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[19\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[20\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[20\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[21\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[21\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[22\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[22\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[23\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[23\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[24\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[24\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[25\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[25\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[26\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[26\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[27\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[27\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[28\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[28\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[29\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[29\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[30\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[30\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[8\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[8\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[9\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[9\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[10\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[10\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[11\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[11\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[12\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[12\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[13\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[13\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[14\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[14\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[15\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[15\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lb\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[16\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[16\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[17\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[17\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[18\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[18\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[19\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[19\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[20\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[20\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[21\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[21\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[22\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[22\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[23\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[23\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[24\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[24\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[25\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[25\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[26\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[26\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[27\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[27\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[28\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[28\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[29\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[29\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[30\] MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\] " "Duplicate LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[30\]\" merged with LATCH primitive \"MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[31\]\"" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[0\] EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[0\] " "Duplicate LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[0\]\" merged with LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[0\]\"" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[31\] EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[31\] " "Duplicate LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[31\]\" merged with LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[31\]\"" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[1\] EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[1\] " "Duplicate LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[1\]\" merged with LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[1\]\"" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[30\] EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[30\] " "Duplicate LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[30\]\" merged with LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[30\]\"" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[29\] EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[29\] " "Duplicate LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[29\]\" merged with LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[29\]\"" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[28\] EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[28\] " "Duplicate LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[28\]\" merged with LATCH primitive \"EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[28\]\"" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714100617042 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1714100617042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[3\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Src " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Src has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[31\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[4\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[10\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_STD_Shift " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_STD_Shift has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[3\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[9\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[2\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[8\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617103 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[6\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[7\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[30\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[29\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[2\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[2\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[28\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[3\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[3\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[27\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[4\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[4\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[26\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617104 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[5\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[5\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[25\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[6\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[24\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[7\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[23\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[8\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[22\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[9\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[21\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[10\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[20\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[11\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[11\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617105 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[19\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[12\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[12\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[18\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[13\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[13\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[17\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[14\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[14\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[16\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[15\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[15\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[31\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[30\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[29\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[28\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[27\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617106 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[26\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[5\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[6\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[7\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[8\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[9\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[10\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[11\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[12\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[13\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[14\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[15\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[16\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[17\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[18\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[19\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[20\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[21\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617107 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[22\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[23\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[24\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[25\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_rs_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[5\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[2\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_jr " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_jr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Jump " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[0\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[1\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrAddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrite " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_RegDst\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_RegDst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_RegDst\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_RegDst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617108 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[2\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[3\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[4\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_instr20t16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_RegWrite " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[6\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[7\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ALU_Control\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_jr " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_jr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_Jump " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617109 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617112 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[5\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[5\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[5\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[6\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[6\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[6\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[7\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[7\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[7\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[8\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[8\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617113 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[8\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[9\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[9\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[9\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[10\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[10\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[10\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[11\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[11\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[11\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[7\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[6\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[9\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[8\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[5\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617114 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[11\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[10\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[1\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[0\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_MemToReg\[0\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_MemToReg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_MemToReg\[1\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_MemToReg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[0\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_jal " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_jal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_ext_ctl " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_ext_ctl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[31\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[31\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617115 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[1\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[30\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[30\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[29\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[29\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[28\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[28\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[27\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[27\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[26\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[26\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[5\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617116 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[25\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[25\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[6\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[24\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[24\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[7\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[23\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[23\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[8\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[22\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[22\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[9\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[21\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[21\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[10\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[20\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[20\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[11\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617117 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[19\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[19\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[12\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[12\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[18\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[18\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[13\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[13\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[17\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[17\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[14\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[14\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[16\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[16\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[15\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_Dmem_Addr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[15\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_PCP4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[2\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[3\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[4\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617118 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[5\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[6\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[7\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[8\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[9\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[10\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[11\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[0\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_MemWrite " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[16\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[8\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[24\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_MemToReg\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_MemToReg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_MemToReg\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_MemToReg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[0\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_ext_ctl " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_ext_ctl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[7\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[23\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[15\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[31\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[31\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617119 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[4\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[20\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[12\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[28\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[3\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[19\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[11\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[27\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[2\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[18\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[10\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[26\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[1\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[17\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[9\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[25\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[30\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[30\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[29\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[29\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617120 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[28\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[27\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[26\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[5\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[21\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[13\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[25\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[6\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[22\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[14\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[24\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[23\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[22\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[21\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[20\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[19\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[12\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[18\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[13\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[17\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617121 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[14\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[16\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[15\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_MemWrite " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[12\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[12\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[12\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[13\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[13\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[13\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[14\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[14\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[14\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[15\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[15\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[15\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[16\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[16\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[16\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[17\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617122 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[17\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[17\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[18\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[18\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[18\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[19\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[19\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[19\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[20\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[20\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[20\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[21\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[21\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[21\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[22\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[22\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[22\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[23\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[23\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[23\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[24\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617123 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[24\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[24\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[25\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[25\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[25\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[26\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[26\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[26\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[27\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_pc4_s120_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[27\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[27\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[28\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[28\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[29\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[29\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[30\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[30\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[31\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_add1_mux2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[31\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[1\] " "Latch EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[23\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617124 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[24\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617125 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[25\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617125 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[26\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617125 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[27\] " "Latch ID_EX_pipe:IDEX_pipe\|s_EX_s120_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR iCLK " "Ports ENA and CLR on the latch are fed by the same signal iCLK" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714100617125 ""}  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714100617125 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714100617509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714100617510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714100632651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714100702715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714100702715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714100706644 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714100706644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59639 " "Implemented 59639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714100706646 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714100706646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59508 " "Implemented 59508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714100706646 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714100706646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714100706646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 875 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 875 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714100706784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 22:05:06 2024 " "Processing ended: Thu Apr 25 22:05:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714100706784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714100706784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714100706784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714100706784 ""}
