============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 16:45:44 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 12 trigger nets, 12 data nets.
KIT-1004 : Chipwatcher code = 1010100111000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1542/19 useful/useless nets, 868/8 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1347/8 useful/useless nets, 1157/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1331/16 useful/useless nets, 1145/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 272 better
SYN-1014 : Optimize round 2
SYN-1032 : 1167/15 useful/useless nets, 981/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1179/80 useful/useless nets, 1003/17 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 106 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1497/10 useful/useless nets, 1321/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5265, tnet num: 1497, tinst num: 1320, tnode num: 6679, tedge num: 7937.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1497 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 141 (3.92), #lev = 6 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (4.00), #lev = 6 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 390 instances into 137 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 241 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.158727s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (94.4%)

RUN-1004 : used memory is 143 MB, reserved memory is 109 MB, peak memory is 154 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net adc/state[2] will be merged to another kept net adc/state[1]
SYN-5055 WARNING: The kept net adc/state[1] will be merged to another kept net adc/state[0]
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (149 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-0007 : 312 luts, 381 seqs, 51 mslices, 46 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1020 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 597 nets have 2 pins
RUN-1001 : 336 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     194     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     182     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 312 luts, 381 seqs, 97 slices, 15 macros(97 instances: 51 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4162, tnet num: 1018, tinst num: 822, tnode num: 5556, tedge num: 6949.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175477s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 212610
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 132504, overlap = 24.75
PHY-3002 : Step(2): len = 89325.7, overlap = 24.75
PHY-3002 : Step(3): len = 64149.9, overlap = 24.75
PHY-3002 : Step(4): len = 47382.5, overlap = 24.75
PHY-3002 : Step(5): len = 38849.3, overlap = 24.75
PHY-3002 : Step(6): len = 33110.5, overlap = 24.75
PHY-3002 : Step(7): len = 29516, overlap = 24.75
PHY-3002 : Step(8): len = 25422.7, overlap = 24.75
PHY-3002 : Step(9): len = 22045.7, overlap = 24.75
PHY-3002 : Step(10): len = 20952.4, overlap = 24.75
PHY-3002 : Step(11): len = 20619.4, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.59217e-06
PHY-3002 : Step(12): len = 20754.6, overlap = 18
PHY-3002 : Step(13): len = 20835.7, overlap = 24.75
PHY-3002 : Step(14): len = 19605.3, overlap = 20.25
PHY-3002 : Step(15): len = 18413.6, overlap = 18
PHY-3002 : Step(16): len = 18426.6, overlap = 18
PHY-3002 : Step(17): len = 18131.4, overlap = 18
PHY-3002 : Step(18): len = 18109.1, overlap = 18
PHY-3002 : Step(19): len = 17891.9, overlap = 18
PHY-3002 : Step(20): len = 17830.9, overlap = 18
PHY-3002 : Step(21): len = 17632.9, overlap = 22.5
PHY-3002 : Step(22): len = 17562.3, overlap = 22.5
PHY-3002 : Step(23): len = 16967.2, overlap = 20.25
PHY-3002 : Step(24): len = 16858.1, overlap = 20.25
PHY-3002 : Step(25): len = 15943.4, overlap = 22.5
PHY-3002 : Step(26): len = 15745.1, overlap = 22.5
PHY-3002 : Step(27): len = 15190.8, overlap = 22.5
PHY-3002 : Step(28): len = 15011.7, overlap = 18
PHY-3002 : Step(29): len = 15287.6, overlap = 18
PHY-3002 : Step(30): len = 14823.8, overlap = 18
PHY-3002 : Step(31): len = 14841.2, overlap = 18
PHY-3002 : Step(32): len = 14554.3, overlap = 18
PHY-3002 : Step(33): len = 14468, overlap = 18
PHY-3002 : Step(34): len = 14436.7, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11843e-05
PHY-3002 : Step(35): len = 14525.2, overlap = 18
PHY-3002 : Step(36): len = 14495.7, overlap = 18
PHY-3002 : Step(37): len = 14478.3, overlap = 18
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.23687e-05
PHY-3002 : Step(38): len = 14543.1, overlap = 18
PHY-3002 : Step(39): len = 14523.1, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007623s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(40): len = 17428.9, overlap = 6.875
PHY-3002 : Step(41): len = 17428.9, overlap = 6.875
PHY-3002 : Step(42): len = 16545.9, overlap = 8.375
PHY-3002 : Step(43): len = 16545.9, overlap = 8.375
PHY-3002 : Step(44): len = 16382.4, overlap = 8.5
PHY-3002 : Step(45): len = 16382.4, overlap = 8.5
PHY-3002 : Step(46): len = 16212.8, overlap = 8.875
PHY-3002 : Step(47): len = 16212.8, overlap = 8.875
PHY-3002 : Step(48): len = 16149, overlap = 8.28125
PHY-3002 : Step(49): len = 16149, overlap = 8.28125
PHY-3002 : Step(50): len = 16045.8, overlap = 8.28125
PHY-3002 : Step(51): len = 16045.8, overlap = 8.28125
PHY-3002 : Step(52): len = 15983.9, overlap = 8.375
PHY-3002 : Step(53): len = 15983.9, overlap = 8.375
PHY-3002 : Step(54): len = 15895.5, overlap = 8.3125
PHY-3002 : Step(55): len = 15895.5, overlap = 8.3125
PHY-3002 : Step(56): len = 15865.8, overlap = 8.5
PHY-3002 : Step(57): len = 15865.8, overlap = 8.5
PHY-3002 : Step(58): len = 15762.1, overlap = 7.15625
PHY-3002 : Step(59): len = 15762.1, overlap = 7.15625
PHY-3002 : Step(60): len = 15704.5, overlap = 6.0625
PHY-3002 : Step(61): len = 15704.5, overlap = 6.0625
PHY-3002 : Step(62): len = 15646.1, overlap = 5.9375
PHY-3002 : Step(63): len = 15709, overlap = 5.875
PHY-3002 : Step(64): len = 15709, overlap = 5.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15379e-05
PHY-3002 : Step(65): len = 16440.2, overlap = 33.4062
PHY-3002 : Step(66): len = 16440.2, overlap = 33.4062
PHY-3002 : Step(67): len = 16111.8, overlap = 31.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30758e-05
PHY-3002 : Step(68): len = 17318.4, overlap = 26.1562
PHY-3002 : Step(69): len = 17426.4, overlap = 26.1562
PHY-3002 : Step(70): len = 17295.4, overlap = 23.3438
PHY-3002 : Step(71): len = 17321.7, overlap = 23.0625
PHY-3002 : Step(72): len = 17483.4, overlap = 22.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61515e-05
PHY-3002 : Step(73): len = 17205.5, overlap = 20.875
PHY-3002 : Step(74): len = 17205.5, overlap = 20.875
PHY-3002 : Step(75): len = 16890.5, overlap = 21.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.2303e-05
PHY-3002 : Step(76): len = 17320.2, overlap = 20.7188
PHY-3002 : Step(77): len = 17477.8, overlap = 20.6562
PHY-3002 : Step(78): len = 17653.2, overlap = 19.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000184606
PHY-3002 : Step(79): len = 17407.9, overlap = 20.5938
PHY-3002 : Step(80): len = 17469.1, overlap = 21.0938
PHY-3002 : Step(81): len = 17593.6, overlap = 20
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000369212
PHY-3002 : Step(82): len = 17489.2, overlap = 18.8438
PHY-3002 : Step(83): len = 17489.2, overlap = 18.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4162, tnet num: 1018, tinst num: 822, tnode num: 5556, tedge num: 6949.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 47.69 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1020.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21152, over cnt = 76(0%), over = 251, worst = 18
PHY-1001 : End global iterations;  0.071952s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (43.4%)

PHY-1001 : Congestion index: top1 = 23.79, top5 = 11.57, top10 = 6.72, top15 = 4.50.
PHY-1001 : End incremental global routing;  0.134869s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (46.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025384s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.177553s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (70.4%)

OPT-1001 : Current memory(MB): used = 191, reserve = 156, peak = 191.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 538/1020.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21152, over cnt = 76(0%), over = 251, worst = 18
PHY-1002 : len = 23272, over cnt = 33(0%), over = 55, worst = 5
PHY-1002 : len = 23616, over cnt = 9(0%), over = 20, worst = 5
PHY-1002 : len = 23712, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081556s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 22.84, top5 = 12.46, top10 = 7.32, top15 = 4.94.
OPT-1001 : End congestion update;  0.137399s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (68.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021498s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.159031s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (68.8%)

OPT-1001 : Current memory(MB): used = 192, reserve = 157, peak = 192.
OPT-1001 : End physical optimization;  0.515847s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (75.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 312 LUT to BLE ...
SYN-4008 : Packed 312 LUT and 170 SEQ to BLE.
SYN-4003 : Packing 211 remaining SEQ's ...
SYN-4005 : Packed 109 SEQ with LUT/SLICE
SYN-4006 : 49 single LUT's are left
SYN-4006 : 102 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 414/671 primitive instances ...
PHY-3001 : End packing;  0.032740s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 366 instances
RUN-1001 : 166 mslices, 166 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 852 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 414 nets have 2 pins
RUN-1001 : 349 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 364 instances, 332 slices, 15 macros(97 instances: 51 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 18101.4, Over = 29.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3525, tnet num: 850, tinst num: 364, tnode num: 4528, tedge num: 6170.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.198935s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (86.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.65415e-05
PHY-3002 : Step(84): len = 17574.2, overlap = 29
PHY-3002 : Step(85): len = 17622.6, overlap = 28.25
PHY-3002 : Step(86): len = 17571.2, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.3083e-05
PHY-3002 : Step(87): len = 17611.8, overlap = 27.25
PHY-3002 : Step(88): len = 17790.8, overlap = 26.75
PHY-3002 : Step(89): len = 17934.2, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.61659e-05
PHY-3002 : Step(90): len = 18148.9, overlap = 26.75
PHY-3002 : Step(91): len = 18260.9, overlap = 26.5
PHY-3002 : Step(92): len = 18461.2, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089876s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 26332.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00178066
PHY-3002 : Step(93): len = 23956.6, overlap = 4.25
PHY-3002 : Step(94): len = 22384.1, overlap = 7.5
PHY-3002 : Step(95): len = 21579, overlap = 9.5
PHY-3002 : Step(96): len = 20673.7, overlap = 9.75
PHY-3002 : Step(97): len = 20056.4, overlap = 12
PHY-3002 : Step(98): len = 19876.7, overlap = 13.5
PHY-3002 : Step(99): len = 19847, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00299177
PHY-3002 : Step(100): len = 19873.1, overlap = 13.75
PHY-3002 : Step(101): len = 19769.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00598354
PHY-3002 : Step(102): len = 19668.8, overlap = 13.75
PHY-3002 : Step(103): len = 19668.8, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005423s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23548.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005115s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 23656.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3525, tnet num: 850, tinst num: 364, tnode num: 4528, tedge num: 6170.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 62/852.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29664, over cnt = 86(0%), over = 126, worst = 6
PHY-1002 : len = 30320, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 30808, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 30840, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.140417s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.90, top5 = 15.37, top10 = 9.68, top15 = 6.74.
PHY-1001 : End incremental global routing;  0.203654s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (7.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023516s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.244264s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (25.6%)

OPT-1001 : Current memory(MB): used = 194, reserve = 160, peak = 195.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 695/852.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.90, top5 = 15.37, top10 = 9.68, top15 = 6.74.
OPT-1001 : End congestion update;  0.063444s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016965s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.080516s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.6%)

OPT-1001 : Current memory(MB): used = 195, reserve = 161, peak = 195.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016967s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (92.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 695/852.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007774s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.0%)

PHY-1001 : Congestion index: top1 = 23.90, top5 = 15.37, top10 = 9.68, top15 = 6.74.
PHY-1001 : End incremental global routing;  0.064624s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023393s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 695/852.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008175s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.90, top5 = 15.37, top10 = 9.68, top15 = 6.74.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017890s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.707219s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (70.7%)

RUN-1003 : finish command "place" in  5.294919s wall, 1.703125s user + 0.406250s system = 2.109375s CPU (39.8%)

RUN-1004 : used memory is 180 MB, reserved memory is 145 MB, peak memory is 195 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 366 instances
RUN-1001 : 166 mslices, 166 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 852 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 414 nets have 2 pins
RUN-1001 : 349 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3525, tnet num: 850, tinst num: 364, tnode num: 4528, tedge num: 6170.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 166 mslices, 166 lslices, 19 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28760, over cnt = 90(0%), over = 132, worst = 6
PHY-1002 : len = 29456, over cnt = 39(0%), over = 48, worst = 3
PHY-1002 : len = 30088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136182s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 23.99, top5 = 15.36, top10 = 9.53, top15 = 6.60.
PHY-1001 : End global routing;  0.194828s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (32.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 216, reserve = 182, peak = 233.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 483, reserve = 453, peak = 483.
PHY-1001 : End build detailed router design. 4.031242s wall, 3.750000s user + 0.046875s system = 3.796875s CPU (94.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10608, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.479753s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

PHY-1001 : Current memory(MB): used = 513, reserve = 485, peak = 513.
PHY-1001 : End phase 1; 0.491546s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Patch 498 net; 1.295480s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (86.8%)

PHY-1022 : len = 65704, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 485, peak = 513.
PHY-1001 : End initial routed; 1.512455s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (93.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/747(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.227028s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.2%)

PHY-1001 : Current memory(MB): used = 516, reserve = 487, peak = 516.
PHY-1001 : End phase 2; 1.739576s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (94.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 65704, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 65784, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.059511s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 66048, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.078113s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 66056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.021931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/747(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.226419s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (82.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 18 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.096660s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.0%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 3; 0.634648s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (83.7%)

PHY-1003 : Routed, final wirelength = 66056
PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End export database. 0.013454s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.1%)

PHY-1001 : End detail routing;  7.170938s wall, 6.625000s user + 0.125000s system = 6.750000s CPU (94.1%)

RUN-1003 : finish command "route" in  7.642131s wall, 6.906250s user + 0.125000s system = 7.031250s CPU (92.0%)

RUN-1004 : used memory is 469 MB, reserved memory is 440 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      529   out of  19600    2.70%
#reg                      387   out of  19600    1.97%
#le                       631
  #lut only               244   out of    631   38.67%
  #reg only               102   out of    631   16.16%
  #lut&reg                285   out of    631   45.17%
#dsp                        0   out of     29    0.00%
#bram                      11   out of     64   17.19%
  #bram9k                  11
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di        153
#2        config_inst_syn_9    GCLK               config             config_inst.jtck    88


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |631    |432     |97      |387     |11      |0       |
|  rx                                |uart_rx        |54     |48      |6       |35      |0       |0       |
|  tx                                |uart_tx        |57     |42      |8       |37      |0       |0       |
|  type                              |type_choice    |124    |116     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |394    |224     |75      |240     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |394    |224     |75      |240     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |152    |66      |0       |141     |0       |0       |
|        reg_inst                    |register       |150    |64      |0       |139     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |242    |158     |75      |99      |0       |0       |
|        bus_inst                    |bus_top        |34     |23      |10      |17      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |122    |89      |33      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2       203   
    #3         3       118   
    #4         4        28   
    #5        5-10      52   
    #6       11-50      28   
    #7       51-100     3    
  Average     2.91           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 852, pip num: 7276
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 725 valid insts, and 20655 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110111010100111000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.788110s wall, 5.609375s user + 0.125000s system = 5.734375s CPU (320.7%)

RUN-1004 : used memory is 484 MB, reserved memory is 454 MB, peak memory is 670 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_164544.log"
