INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Wed Jun 05 16:49:39 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_1d/m41/m41'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_1d/m41/m41/m41/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project m41 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_1d/m41/m41/m41'.
INFO: [HLS 200-1510] Running: set_top window_avg 
INFO: [HLS 200-1510] Running: add_files ../../src/shift_class.hpp 
INFO: [HLS 200-10] Adding design file '../../src/shift_class.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/window_1d.h 
INFO: [HLS 200-10] Adding design file '../../src/window_1d.h' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/window_1d_sliding.cpp 
INFO: [HLS 200-10] Adding design file '../../src/window_1d_sliding.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../tb/test_window_1d.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../tb/test_window_1d.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_1d/m41/m41/m41/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/window_1d_sliding.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.711 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>::ap_bit_ref(ap_int_base<8, false>*, int)' into 'ap_int_base<8, false>::operator[](int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>::operator bool() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_bit_ref<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:409:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_bit_ref<8, false> const&)' into 'ap_uint<8>::ap_uint<8, false>(ap_bit_ref<8, false> const&)' (../../src/../include/ap_int.h:258:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator[](int)' into 'shift_class<ap_uint<8>, 3>::operator<<(ap_uint<8>)' (../../src/./shift_class.hpp:42:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:920:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::to_int() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:920:86)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:23:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:23:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:49:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:51:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:49:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:49:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:49:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:49:49)
INFO: [HLS 214-291] Loop 'SHIFT' is marked as complete unroll implied by the pipeline pragma (../../src/./shift_class.hpp:36:9)
INFO: [HLS 214-186] Unrolling loop 'SHIFT' (../../src/./shift_class.hpp:36:9) in function 'shift_class<ap_uint<8>, 3>::operator<<' completely with a factor of 3 (../../src/./shift_class.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'shift_class<ap_uint<8>, 3>::operator[](int)' into 'clip_window(shift_class<ap_uint<8>, 3>, int, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'shift_class<ap_uint<8>, 3>::shift_class()' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'shift_class<ap_uint<8>, 3>::operator<<(ap_uint<8>)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'clip_window(shift_class<ap_uint<8>, 3>, int, ap_uint<8>*)' into 'window_avg(ap_uint<8>*, ap_uint<8>*)' (../../src/window_1d_sliding.cpp:22:0)
INFO: [HLS 214-241] Aggregating bram variable 'dout' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'din' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8>*, ap_uint<8>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.58 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../src/window_1d_sliding.cpp:29:16) to (../../src/window_1d_sliding.cpp:50:13) in function 'window_avg'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (../../src/window_1d_sliding.cpp:51:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COMP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'COMP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'COMP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_avg/din_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_avg/din_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.913 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.942 seconds; peak allocated memory: 1.174 GB.
