/* Automatically generated by Amaranth 0.4.1.dev61+g115954b. Do not edit. */
/* Debug Verilog generation was disabled. */