#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Nov  2 08:12:29 2017
# Process ID: 21516
# Current directory: /home/A01577421/Desktop/ECE2700
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project Lab5 /home/A01577421/Desktop/ECE2700/Lab5 -part xc7a35tcpg236-1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -fileset constrs_1 -force -norecurse /home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc
file mkdir /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_project /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
current_project Lab5
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project ClockDivider
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:04:02 2017...
file mkdir /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v
update_compile_order -fileset sim_1
open_project /home/A01577421/state_machine/state_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
current_project Lab5
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
ERROR: [VRFC 10-91] clk is not declared [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:64]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:64]
ERROR: [VRFC 10-1040] module FSM ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
ERROR: [VRFC 10-91] clk is not declared [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:40]
ERROR: [VRFC 10-1040] module FSM ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:52]
ERROR: [VRFC 10-1040] module testfsm ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:52]
ERROR: [VRFC 10-1040] module testfsm ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net c is not permitted [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:64]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:64]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:65]
ERROR: [VRFC 10-1040] module FSM ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net c is not permitted [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:52]
ERROR: [VRFC 10-1040] module testfsm ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net c is not permitted [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:51]
ERROR: [VRFC 10-1040] module testfsm ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register c is not permitted, left-hand side should be reg/integer/time/genvar [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:51]
ERROR: [VRFC 10-1040] module testfsm ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net c is not permitted [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net c is not permitted [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net tc is not permitted [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:44:18 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 6069.156 ; gain = 12.008 ; free physical = 12047 ; free virtual = 27378
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:47:36 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:48:52 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:50:34 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6071.156 ; gain = 1.000 ; free physical = 12197 ; free virtual = 27374
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6072.156 ; gain = 1.000 ; free physical = 11936 ; free virtual = 27364
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:53:42 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6072.156 ; gain = 0.000 ; free physical = 12233 ; free virtual = 27369
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:57:22 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testfsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
xvlog -m64 --relax -prj testfsm_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0e54d4f9fa614c73a45137d4c0112cba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfsm_behav xil_defaultlib.testfsm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbclock
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.testfsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfsm_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav/xsim.dir/testfsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 09:57:58 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfsm_behav -key {Behavioral:sim_1:Functional:testfsm} -tclbatch {testfsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testfsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6072.156 ; gain = 0.000 ; free physical = 12349 ; free virtual = 27364
INFO: [Common 17-344] 'run' was cancelled
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/top.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/counter.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
current_project state_machine
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 10:17:13 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  2 10:17:13 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 10:18:29 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  2 10:18:29 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project /home/A01577421/state_machine/state_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
current_project Lab5
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 10:21:42 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  2 10:21:42 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 10:23:33 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  2 10:23:33 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4E0A0A
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 10:26:59 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov  2 10:26:59 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/A01577421/Desktop/ECE2700/.Xil/Vivado-21516-vlsi-24.engr.usu.edu/dcp/top.xdc]
Finished Parsing XDC File [/home/A01577421/Desktop/ECE2700/.Xil/Vivado-21516-vlsi-24.engr.usu.edu/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6332.020 ; gain = 0.000 ; free physical = 11988 ; free virtual = 27080
Restored from archive | CPU: 0.020000 secs | Memory: 0.144623 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6332.020 ; gain = 0.000 ; free physical = 11988 ; free virtual = 27080
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
current_project state_machine
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 10:29:37 2017...
