<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: gr::limesdr_fpga::sink_fpga_impl Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">gr::limesdr_fpga::sink_fpga_impl Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="sink__fpga__impl_8h_source.html">sink_fpga_impl.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for gr::limesdr_fpga::sink_fpga_impl:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.png" usemap="#gr::limesdr_5Ffpga::sink_5Ffpga_5Fimpl_map" alt=""/>
  <map id="gr::limesdr_5Ffpga::sink_5Ffpga_5Fimpl_map" name="gr::limesdr_5Ffpga::sink_5Ffpga_5Fimpl_map">
<area href="classgr_1_1limesdr__fpga_1_1sink__fpga.html" alt="gr::limesdr_fpga::sink_fpga" shape="rect" coords="0,56,191,80"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:affc5b93a826826db6164a0123ec8846f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#affc5b93a826826db6164a0123ec8846f">sink_fpga_impl</a> (std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</td></tr>
<tr class="separator:affc5b93a826826db6164a0123ec8846f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9558d5aa980847fdd10118e2b29d7772"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a9558d5aa980847fdd10118e2b29d7772">~sink_fpga_impl</a> ()</td></tr>
<tr class="separator:a9558d5aa980847fdd10118e2b29d7772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee833e244a4867e2c34887a9ecc22a9a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aee833e244a4867e2c34887a9ecc22a9a">work</a> (int noutput_items, gr_vector_const_void_star &amp;input_items, gr_vector_void_star &amp;output_items)</td></tr>
<tr class="separator:aee833e244a4867e2c34887a9ecc22a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec6f276f827e6b6e28ee89cd5c4a171"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a2ec6f276f827e6b6e28ee89cd5c4a171">start</a> (void)</td></tr>
<tr class="separator:a2ec6f276f827e6b6e28ee89cd5c4a171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d5e9d26c1553e88c5aba653ca27b85"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ab5d5e9d26c1553e88c5aba653ca27b85">stop</a> (void)</td></tr>
<tr class="separator:ab5d5e9d26c1553e88c5aba653ca27b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6804cb1cf4cd65b0a9838c729b0c2394"><td class="memItemLeft" align="right" valign="top">gr::io_signature::sptr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6804cb1cf4cd65b0a9838c729b0c2394">args_to_io_signature</a> (int channel_number)</td></tr>
<tr class="separator:a6804cb1cf4cd65b0a9838c729b0c2394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40332697463f74c5765ec06a93579d15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a40332697463f74c5765ec06a93579d15">init_stream</a> (int device_number, int channel)</td></tr>
<tr class="separator:a40332697463f74c5765ec06a93579d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b9e9af954bb9a1d28e0224d176640f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a99b9e9af954bb9a1d28e0224d176640f">release_stream</a> (int device_number, lms_stream_t *stream)</td></tr>
<tr class="separator:a99b9e9af954bb9a1d28e0224d176640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a9e26a263b913e228c217791b91ce2"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a27a9e26a263b913e228c217791b91ce2">set_center_freq</a> (double freq, size_t chan=0)</td></tr>
<tr class="separator:a27a9e26a263b913e228c217791b91ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0796dc358bcc9b552b567eaf737834d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad0796dc358bcc9b552b567eaf737834d">set_antenna</a> (int antenna, int channel=0)</td></tr>
<tr class="separator:ad0796dc358bcc9b552b567eaf737834d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5408e909fd2d6811d47c21e6201d06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4d5408e909fd2d6811d47c21e6201d06">toggle_pa_path</a> (int device_number, bool enable)</td></tr>
<tr class="separator:a4d5408e909fd2d6811d47c21e6201d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3fab679bd00ba4166d1f00475138a6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac3fab679bd00ba4166d1f00475138a6d">set_nco</a> (float nco_freq, int channel=0)</td></tr>
<tr class="separator:ac3fab679bd00ba4166d1f00475138a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58198bb4a77f4ab8320512062ceb48f"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac58198bb4a77f4ab8320512062ceb48f">set_bandwidth</a> (double analog_bandw, int channel=0)</td></tr>
<tr class="separator:ac58198bb4a77f4ab8320512062ceb48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177a79f5c85c56ff7d54aacd2080b211"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a177a79f5c85c56ff7d54aacd2080b211">set_digital_filter</a> (double digital_bandw, int channel=0)</td></tr>
<tr class="separator:a177a79f5c85c56ff7d54aacd2080b211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5e87a42d301beb4893739d1fbb58ed"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#afc5e87a42d301beb4893739d1fbb58ed">set_gain</a> (unsigned gain_dB, int channel=0)</td></tr>
<tr class="separator:afc5e87a42d301beb4893739d1fbb58ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b90e1f429aa549e346ca35f19a3ce40"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6b90e1f429aa549e346ca35f19a3ce40">set_sample_rate</a> (double rate)</td></tr>
<tr class="separator:a6b90e1f429aa549e346ca35f19a3ce40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39ba70e95e304231ec535c79f5c8d94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad39ba70e95e304231ec535c79f5c8d94">set_oversampling</a> (int oversample)</td></tr>
<tr class="separator:ad39ba70e95e304231ec535c79f5c8d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6710f9036adadb9582c696be7d5cb3f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad6710f9036adadb9582c696be7d5cb3f">set_buffer_size</a> (uint32_t size)</td></tr>
<tr class="separator:ad6710f9036adadb9582c696be7d5cb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ccb826e324c59f334d4f35eab578f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa7ccb826e324c59f334d4f35eab578f7">calibrate</a> (double bandw, int channel=0)</td></tr>
<tr class="separator:aa7ccb826e324c59f334d4f35eab578f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b3d5f23fc9c58ad9181270e94b3721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a80b3d5f23fc9c58ad9181270e94b3721">set_tcxo_dac</a> (uint16_t dacVal=125)</td></tr>
<tr class="separator:a80b3d5f23fc9c58ad9181270e94b3721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4394987e67dc7acf6a5589bb227bde9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4394987e67dc7acf6a5589bb227bde9e">write_lms_reg</a> (uint32_t address, uint16_t val)</td></tr>
<tr class="separator:a4394987e67dc7acf6a5589bb227bde9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71070300cba2c002fd38c4cfaac1edf6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a71070300cba2c002fd38c4cfaac1edf6">set_gpio_dir</a> (uint8_t dir)</td></tr>
<tr class="separator:a71070300cba2c002fd38c4cfaac1edf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8353259bf7c74c97a99b7d0bcb335b6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a8353259bf7c74c97a99b7d0bcb335b6f">write_gpio</a> (uint8_t out)</td></tr>
<tr class="separator:a8353259bf7c74c97a99b7d0bcb335b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99e70ce202a65c864cf7ea8450a197e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa99e70ce202a65c864cf7ea8450a197e">read_gpio</a> ()</td></tr>
<tr class="separator:aa99e70ce202a65c864cf7ea8450a197e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classgr_1_1limesdr__fpga_1_1sink__fpga"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classgr_1_1limesdr__fpga_1_1sink__fpga')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td></tr>
<tr class="memitem:ab990a12df6e3205f5d3ef669eeb633a5 inherit pub_types_classgr_1_1limesdr__fpga_1_1sink__fpga"><td class="memItemLeft" align="right" valign="top">typedef std::shared_ptr&lt; <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">sink_fpga</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">sptr</a></td></tr>
<tr class="separator:ab990a12df6e3205f5d3ef669eeb633a5 inherit pub_types_classgr_1_1limesdr__fpga_1_1sink__fpga"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classgr_1_1limesdr__fpga_1_1sink__fpga"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classgr_1_1limesdr__fpga_1_1sink__fpga')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td></tr>
<tr class="memitem:a524319214077b67b9bc8ec69fe5fa70b inherit pub_static_methods_classgr_1_1limesdr__fpga_1_1sink__fpga"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">sptr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">make</a> (std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</td></tr>
<tr class="memdesc:a524319214077b67b9bc8ec69fe5fa70b inherit pub_static_methods_classgr_1_1limesdr__fpga_1_1sink__fpga"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a shared_ptr to a new instance of <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">sink_fpga</a>.  <a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">More...</a><br /></td></tr>
<tr class="separator:a524319214077b67b9bc8ec69fe5fa70b inherit pub_static_methods_classgr_1_1limesdr__fpga_1_1sink__fpga"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="affc5b93a826826db6164a0123ec8846f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc5b93a826826db6164a0123ec8846f">&#9670;&nbsp;</a></span>sink_fpga_impl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gr::limesdr_fpga::sink_fpga_impl::sink_fpga_impl </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>serial</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>filename</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>length_tag_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9558d5aa980847fdd10118e2b29d7772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9558d5aa980847fdd10118e2b29d7772">&#9670;&nbsp;</a></span>~sink_fpga_impl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gr::limesdr_fpga::sink_fpga_impl::~sink_fpga_impl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6804cb1cf4cd65b0a9838c729b0c2394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6804cb1cf4cd65b0a9838c729b0c2394">&#9670;&nbsp;</a></span>args_to_io_signature()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">gr::io_signature::sptr gr::limesdr_fpga::sink_fpga_impl::args_to_io_signature </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel_number</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ccb826e324c59f334d4f35eab578f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ccb826e324c59f334d4f35eab578f7">&#9670;&nbsp;</a></span>calibrate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::calibrate </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>bandw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Perform device calibration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bandw</td><td>Set calibration bandwidth in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#aade1722dc35cd9dd0c6ad66fc08094a7">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a40332697463f74c5765ec06a93579d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40332697463f74c5765ec06a93579d15">&#9670;&nbsp;</a></span>init_stream()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::init_stream </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>device_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa99e70ce202a65c864cf7ea8450a197e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99e70ce202a65c864cf7ea8450a197e">&#9670;&nbsp;</a></span>read_gpio()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t gr::limesdr_fpga::sink_fpga_impl::read_gpio </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read GPIO inputs</p>
<p>Read GPIO inputs by calling LMS_GPIORead()</p>
<dl class="section return"><dt>Returns</dt><dd>input level bitmap (eight bits, one for each pin) </dd></dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ada66db23db758aeb7ea4a42cb5491328">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a99b9e9af954bb9a1d28e0224d176640f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b9e9af954bb9a1d28e0224d176640f">&#9670;&nbsp;</a></span>release_stream()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::release_stream </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>device_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lms_stream_t *&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0796dc358bcc9b552b567eaf737834d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0796dc358bcc9b552b567eaf737834d">&#9670;&nbsp;</a></span>set_antenna()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_antenna </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>antenna</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set which antenna is used</p>
<dl class="section note"><dt>Note</dt><dd>setting antenna to BAND1 or BAND2 will enable PA path and because of that Lime boards will transmit CW signal, even when stream is stopped.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">antenna</td><td>Antenna to set: None(0), BAND1(1), BAND(2), NONE(3), AUTO(255)</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79fbe05e44f7b784891caaabc0801f82">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="ac58198bb4a77f4ab8320512062ceb48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac58198bb4a77f4ab8320512062ceb48f">&#9670;&nbsp;</a></span>set_bandwidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double gr::limesdr_fpga::sink_fpga_impl::set_bandwidth </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>analog_bandw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set analog filters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">analog_bandw</td><td>Channel filter bandwidth in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual filter bandwidth in Hz </dd></dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a1ec91b7945d1eb75210d6f8e00012d12">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="ad6710f9036adadb9582c696be7d5cb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6710f9036adadb9582c696be7d5cb3f">&#9670;&nbsp;</a></span>set_buffer_size()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_buffer_size </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set stream buffer size</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">size</td><td>FIFO buffer size in samples </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a047492a83a7070f3a247f0d8c9d26e39">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a27a9e26a263b913e228c217791b91ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a9e26a263b913e228c217791b91ce2">&#9670;&nbsp;</a></span>set_center_freq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double gr::limesdr_fpga::sink_fpga_impl::set_center_freq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>freq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>chan</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set center frequency</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">freq</td><td>Frequency to set in Hz</td></tr>
    <tr><td class="paramname">chan</td><td>Channel (not used)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual center frequency </dd></dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a99ecd8d500e755d77d98a2006e2bc8ee">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a177a79f5c85c56ff7d54aacd2080b211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177a79f5c85c56ff7d54aacd2080b211">&#9670;&nbsp;</a></span>set_digital_filter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_digital_filter </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>digital_bandw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set digital filters (GFIR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">digital_bandw</td><td>Channel filter bandwidth in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a66db89a5b359c359dc9951012d69ed7a">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="afc5e87a42d301beb4893739d1fbb58ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5e87a42d301beb4893739d1fbb58ed">&#9670;&nbsp;</a></span>set_gain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned gr::limesdr_fpga::sink_fpga_impl::set_gain </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>gain_dB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set the combined gain value in dB</p>
<dl class="section note"><dt>Note</dt><dd>actual gain depends on LO frequency and analog LPF configuration and resulting output signal level may be different when those values are changed</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">gain_dB</td><td>Desired gain: [0,73] dB</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual gain in dB </dd></dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4e8b1667ff902b5883a73467dade77fb">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a71070300cba2c002fd38c4cfaac1edf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71070300cba2c002fd38c4cfaac1edf6">&#9670;&nbsp;</a></span>set_gpio_dir()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_gpio_dir </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set GPIO direction</p>
<p>Set GPIO direction by calling LMS_GPIODirWrite()</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dir</td><td>Direction bitmap (eight bits, one for each pin, 1 = output, 0 = input) </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab029fb0b30a34b12d5efef98597f615e">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="ac3fab679bd00ba4166d1f00475138a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3fab679bd00ba4166d1f00475138a6d">&#9670;&nbsp;</a></span>set_nco()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_nco </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>nco_freq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set NCO (numerically controlled oscillator). By selecting NCO frequency configure NCO. When NCO frequency is 0, NCO is off.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nco_freq</td><td>NCO frequency in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel index. </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ad198f9150b40eccd48251672001af63e">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="ad39ba70e95e304231ec535c79f5c8d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39ba70e95e304231ec535c79f5c8d94">&#9670;&nbsp;</a></span>set_oversampling()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_oversampling </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>oversample</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set oversampling for both channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">oversample</td><td>Oversampling value (0 (default),1,2,4,8,16,32). </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79ab082f07e516a4b4dca8424833ef46">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a6b90e1f429aa549e346ca35f19a3ce40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b90e1f429aa549e346ca35f19a3ce40">&#9670;&nbsp;</a></span>set_sample_rate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double gr::limesdr_fpga::sink_fpga_impl::set_sample_rate </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>rate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set the same sample rate for both channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rate</td><td>Sample rate in S/s.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual sample rate in S/s </dd></dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab8f95b452587522b4451b620c171844b">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a80b3d5f23fc9c58ad9181270e94b3721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b3d5f23fc9c58ad9181270e94b3721">&#9670;&nbsp;</a></span>set_tcxo_dac()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::set_tcxo_dac </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dacVal</em> = <code>125</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set TCXO DAC. </p><dl class="section note"><dt>Note</dt><dd>Care must be taken as this parameter is returned to default value only after power off. </dd>
<dd>
LimeSDR-Mini default value is 180 range is [0,255] LimeSDR-USB default value is 125 range is [0,255] LimeSDR-PCIe default value is 134 range is [0,255] LimeNET-Micro default value is 30714 range is [0,65535]</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dacVal</td><td>DAC value (0-65535) </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a76b975df9e62a95cd34cf8ebb7451bfd">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a2ec6f276f827e6b6e28ee89cd5c4a171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec6f276f827e6b6e28ee89cd5c4a171">&#9670;&nbsp;</a></span>start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool gr::limesdr_fpga::sink_fpga_impl::start </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5d5e9d26c1553e88c5aba653ca27b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d5e9d26c1553e88c5aba653ca27b85">&#9670;&nbsp;</a></span>stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool gr::limesdr_fpga::sink_fpga_impl::stop </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5408e909fd2d6811d47c21e6201d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5408e909fd2d6811d47c21e6201d06">&#9670;&nbsp;</a></span>toggle_pa_path()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::toggle_pa_path </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>device_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee833e244a4867e2c34887a9ecc22a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee833e244a4867e2c34887a9ecc22a9a">&#9670;&nbsp;</a></span>work()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int gr::limesdr_fpga::sink_fpga_impl::work </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>noutput_items</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">gr_vector_const_void_star &amp;&#160;</td>
          <td class="paramname"><em>input_items</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">gr_vector_void_star &amp;&#160;</td>
          <td class="paramname"><em>output_items</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8353259bf7c74c97a99b7d0bcb335b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8353259bf7c74c97a99b7d0bcb335b6f">&#9670;&nbsp;</a></span>write_gpio()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::write_gpio </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>out</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write GPIO outputs</p>
<p>Write GPIO outputs by calling LMS_GPIOWrite()</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">out</td><td>Level bitmap (eight bits, one for each pin) </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4efd755f6efe793a5600a35a292e8d55">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<a id="a4394987e67dc7acf6a5589bb227bde9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4394987e67dc7acf6a5589bb227bde9e">&#9670;&nbsp;</a></span>write_lms_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void gr::limesdr_fpga::sink_fpga_impl::write_lms_reg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write LMS register</p>
<p>Writes a parameter by calling LMS_WriteLMSReg()</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>Address </td></tr>
    <tr><td class="paramname">val</td><td>Value </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a627b4d295ae063099cbcf6b804d03d84">gr::limesdr_fpga::sink_fpga</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="sink__fpga__impl_8h_source.html">sink_fpga_impl.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegr.html">gr</a></li><li class="navelem"><a class="el" href="namespacegr_1_1limesdr__fpga.html">limesdr_fpga</a></li><li class="navelem"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">sink_fpga_impl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
