Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Top_Top_sch_tb_isim_beh.exe -prj C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Top_Top_sch_tb_beh.prj work.Top_Top_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/statemachine.v" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Stage.vf" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/slowclk5.v" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Selector.vf" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/ringcounter.vf" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/LFSR.vf" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/hex7seg.v" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/ff5.vf" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Top.vf" into library work
Analyzing Verilog file "C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Test30.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FDE
Compiling module XOR4
Compiling module INV
Compiling module LFSR_MUSER_Top
Compiling module FD
Compiling module ff5_MUSER_Top
Compiling module IBUF
Compiling module AND4
Compiling module XNOR2
Compiling module AND2
Compiling module COMP8_MXILINX_Top
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_Top
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module M8_1E_MXILINX_Top
Compiling module VCC
Compiling module GND
Compiling module topworld_MUSER_Top
Compiling module Multipler_MUSER_Top
Compiling module BUF
Compiling module Stage_MUSER_Top
Compiling module XOR2
Compiling module FDRE
Compiling module FTRSE_MXILINX_Top
Compiling module CB4RE_MXILINX_Top
Compiling module FDCE(INIT=1'b0)
Compiling module FTCE_MXILINX_slow_clk5
Compiling module CB4CE_MXILINX_slow_clk5
Compiling module slowclk5
Compiling module STARTUP_SPARTAN3E
Compiling module IBUFG
Compiling module ringcounter_MUSER_Top
Compiling module MUXF5
Compiling module M4_1E_MXILINX_Top
Compiling module AND4B3
Compiling module Selector_MUSER_Top
Compiling module hex7seg
Compiling module OBUF
Compiling module OR3
Compiling module statemachine
Compiling module Top
Compiling module Top_Top_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 42 sub-compilation(s) to finish...
Compiled 46 Verilog Units
Built simulation executable C:/Users/asilva3/Desktop/Lab5/lab54/lab5/Top_Top_sch_tb_isim_beh.exe
Fuse Memory Usage: 30200 KB
Fuse CPU Usage: 639 ms
