[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1    421       tick       3150838       1463187       1414899       3150838 
      2    421       tick       4386182       2146379       2131049       4386182 
      3    421       tick       4385287       2146121       2130827       4385287 
      4    421       tick       4376535       2142442       2127628       4376535 
      5    421       tick       4379189       2143484       2124693       4379189 
      6    421       tick       4399993       2153133       2109146       4399993 
      7    421       tick       4395073       2151199       2114507       4395073 
      8    421       tick       4386158       2146420       2126728       4386158 
      9    421       tick       4382126       2143765       2125742       4382126 
     10    421       tick       4386661       2146435       2121361       4386661 
     11    421       tick       4369733       2138960       2117725       4369733 
     12    421       tick       4376430       2142064       2120982       4376430 
     13    421       tick       4373881       2141190       2125483       4373881 
     14    421       tick       4393595       2151037       2121348       4393595 
     15    421       tick       4401106       2153211       2107960       4401106 
     16    421       tick       4383078       2145385       2118345       4383078 
     17    421       tick       4399071       2153579       2111614       4399071 
     18    421       tick       4404145       2155976       2105474       4404145 
     19    421       exit       4009945       1962344       1930975       4009945 
