<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_u_dma_axi32_wrap_u_dma_axi32_dma_axi32_dual_core_dma_axi32_core0_top_dma_axi32_core0_dma_axi32_core0_channels_dma_axi32_core0_ch0_dma_axi32_ch_fifo_ctrl_dma_axi32_ch_fifoContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000072.htm">tb_top</a>/<a href="z000401.htm">u_dma_axi32_wrap</a>/<a href="z000667.htm">u_dma_axi32</a>/<a href="z000872.htm">dma_axi32_dual_core</a>/<a href="z001769.htm">dma_axi32_core0_top</a>/<a href="z001945.htm">dma_axi32_core0</a>/<a href="z004253.htm">dma_axi32_core0_channels</a>/<a href="z005415.htm">dma_axi32_core0_ch0</a>/<a href="z008567.htm">dma_axi32_ch_fifo_ctrl</a>/<a href="z009460.htm">dma_axi32_ch_fifo</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[0]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[1]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[2]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[3]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[4]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[4]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[5]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[6]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[6]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[7]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[7]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[8]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[8]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[9]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[9]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[10]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[10]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[11]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[11]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[12]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[12]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[13]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[13]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[14]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[14]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[15]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[15]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[16]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[16]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[17]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[17]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[18]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[18]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[19]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[19]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[20]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[20]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[21]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[21]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[22]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[22]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[23]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[23]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[24]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[24]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[25]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[25]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[26]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[26]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[27]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[27]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[28]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[28]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[29]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[29]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[30]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[30]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/BitSEL[31]" lnk="__HDL_srcfile_48.htm#54"" z="BitSEL[31]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[0]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[1]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[2]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[3]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[4]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[5]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[6]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[7]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[8]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[9]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[10]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[11]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[12]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[13]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[14]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[15]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[16]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[17]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[18]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[19]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[20]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[21]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[22]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[23]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[24]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[25]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[26]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[27]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[28]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[29]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[30]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo/DIN_BitSEL[31]" lnk="__HDL_srcfile_48.htm#55"" z="DIN_BitSEL[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_48.htm#50" z="DOUT[0]" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
