================================================================================ 
Commit: c914389ca31a54a9f6e73534167e5d1edc1a883f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:17:18 2020 -0800 
-------------------------------------------------------------------------------- 
Fsp Auto-Gen File sync

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FspUpd.h
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h
TigerLakeFspBinPkg/Include/FsptUpd.h
TigerLakeFspBinPkg/Include/MemInfoHob.h

================================================================================ 
Commit: 267ed71d8117c787d7009b4dded9c608a44406c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:12:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2527.05, and FSP/RC revision to xx.14

Original commit date: Fri Dec 6 14:24:53 2019 -0800
Change-Id: I4288e723186989f3f0a5cd9e15e6beee4d2771c7
Original commit hash: 81bfb1dede791273a5df5d9fafb6b238469e87ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e5466e5de2e75453935da0120adea89369591f2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:12:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]Disable unused clocks connected to CPU PCIe using new IPC command
Impacted Platforms:TGL, ADL, RKL

Original commit date: Fri Nov 29 04:37:46 2019 +0530
Change-Id: I90dc6ab39b2ffa0c90457bccfe620fe0bcf58f8c
Original commit hash: 10ea617ffd1cd7ceb45ccbc8b23860ef7ace1dda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: de4413c9d7f95e482ac12963bc87cc5e0b8dc67e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:12:11 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2527.04, and FSP/RC revision to xx.13

Original commit date: Fri Dec 6 14:24:53 2019 -0800
Change-Id: Ia8bd00de5e78f1a255cd83ee59575a890be05aae
Original commit hash: 8de88131b1acaca69eca5078eb751527d1544e21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d4c301f583b7e4f5fc5c9c067021912882388ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:12:08 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion to 0.5.4.3

Original commit date: Thu Jan 23 17:32:08 2020 -0800
Change-Id: I40e32e863c1798e7fd00636a82068b6391e4fad5
Original commit hash: e5a0d3d610a747ce8c6430e1149d44a9d4644335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 755ef851658b7492a5be19e6e191693b6482ae4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:12:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Fix Vsshi

Adjusted current code of VssHi to sweep FeedForward CCC partitions as one and FeedForward Data partitions as one
Adjusted VssHi FeedForward flow to use VsxHiFF register field instead of VssHiFFOffset register field for sweeping

Updated define MAX_CCC_PER_CHANNEL to MAX_CCC_PER_CONTROLLER as the info is applicable to each Controller and not each Channel

Original commit date: Tue Dec 17 10:22:15 2019 -0800
Change-Id: I0b5c7ae014045e864bffee07e84c161bb9e88743
Original commit hash: b9b86d9da7939d218f360c908c51c01f2a6243ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7869c85d8cf28ce449cdb27cf6231f58e602d4c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:12:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]System hangs booting with SAGV enabled.

Original commit date: Thu Jan 16 11:42:15 2020 -0800
Change-Id: I7f389c2424eb65de9fbf19638b29c96131ff56ce
Original commit hash: 6ca00894ec3f3774cda960a4381e044d2d67929f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d965afbe587f8bc4591809f25e1cbc74d7acb134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:59 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 24 03:47:28 2020 +0000
Original commit date: Fri Jan 24 03:47:28 2020 +0000
Original commit hash: e1abb1709a6fedbb366fb377c605af3d600ddf2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e9c11a5fa2201b26687e2b57b1bfd731cabeb8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] MRC to change SAGV points.
Change:
    - Updating SAGV POR frequencies and gear:
        DDR4 [set0-3] 2133g2, 2133g2, 3200g2, 2667g1
        LP4x [set0-3] 2133g2, 3200g2, 4267g2, 2667g1

Original commit date: Thu Jan 23 16:48:05 2020 -0800
Change-Id: I6e5a7754da42a675f888fbc8a10ed378654ba8f3
Original commit hash: 0c2738595f46f1fd5fbd4bd0d2142fcf349b9926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bd9495bf4d6b453c701125fa74b6817265db011b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Updating MrcVersion.h and ReleaseNotes

Original commit date: Thu Jan 23 17:32:08 2020 -0800
Change-Id: I75ef85f13b171275c105ccae6e74efc075fc366d
Original commit hash: dd099c295a0a3469eb2a28ee5dd6e1b144612197

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58c809d30853ec1b968b15587e00681364856b16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:53 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 17 00:59:47 2020 +0000
Original commit date: Fri Jan 17 00:59:47 2020 +0000
Change-Id: I67c3748d23424d7fdf0bcbdfb091e3562f938cff
Original commit hash: ab6c7f8036572f0486b049a2674aef2432e58662

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f0f59aad453e39850394a5b0a3ed986c4196441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:51 2020 -0800 
-------------------------------------------------------------------------------- 

Implemented ReadMPR to support DDR5. Update CPGC to support DDR5
Fix Roundtrip delay in Receive Enable training for DDR4 and DDR5
Fix CPGC Bank mapping for TGL DDR4 and DDR5

Original commit date: Tue Oct 8 13:28:27 2019 -0700
Change-Id: I7efa46ebfa196c8e0cb1ef3554591a0557aa5843
Original commit hash: 30d5f8be53c3ced7f68571a4834bfe02ffb5c4d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9cecd03d0b8f8885565fd23edd9ff60fb5bbc400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:47 2020 -0800 
-------------------------------------------------------------------------------- 

Update MRC Release Notes and increment MRC build revision

Original commit date: Thu Jan 16 16:23:57 2020 -0800
Change-Id: I182e5848c95d0e44061a281589296e42a7081f85
Original commit hash: 064e55ce809370db9dd07b3a6f0a9354d822b439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94ea8d4396e1f7088b9c20c62c95ffbd45ae6226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:45 2020 -0800 
-------------------------------------------------------------------------------- 
Training time improvements and power training.

1. Changed power training pattern lengths
2. CTLE/DFE training now run per channel
3. Removed Rd-Rd turnaround patterns from RMT RdT margining.
4. SOC ODT now set during LPDDR Ron training.

Original commit date: Thu Jan 2 19:47:42 2020 +0000
Change-Id: I641cda0fbccf024eab3f04078a48246387ed14d6
Original commit hash: cef41ba476faefc01284330c38780f52bd87faa7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d701c23947b8f6fa34c16d9e0bfc23f993a93eef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 16 19:16:57 2020 +0000
Original commit date: Thu Jan 16 19:16:57 2020 +0000
Change-Id: If4c0cc84a0bd369dbdf73a8f6fd2e127f679795c
Original commit hash: 593c257ddf973fc8278b3af108eb9c7696a6ab25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 299404ff7d4de8df0e61d661444373d1ee81a80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MEM] Update MC Register LP4 DQS OSC parameter.

Original commit date: Tue Nov 12 12:37:27 2019 -0800
Change-Id: I92086c31e8b6644241a9de2b629a110fc7612fb0
Original commit hash: 77f0195e903f52c74649f679f7d99b495e8ea0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 0c92fcd054afdc5d1b9583a2b954e54f13bfaaee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:38 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 16 18:55:40 2020 +0000
Original commit date: Thu Jan 16 18:55:40 2020 +0000
Change-Id: If5b44ad6005be2e89753debf15a90c75a1858433
Original commit hash: b63597d23705f66442eb883ef3aaa51890396ed1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b0bfe46086dada6f390eabc009092badd6c4877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Fix LocalVsxHiBypass  programming

LocalVsxHiBypass fields (VccDllFFControl and VccDllReplicaCtrl1) uses the Vdd2 formula but code was incorrectly using Vddq.

Original commit date: Tue Jan 14 17:14:01 2020 -0800
Change-Id: I2e8fb452c60665d55971a2ba3990f28d6d703f6e
Original commit hash: bea5d830c1dd856b5a79fe00a7e7d1421656a0fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c357041a7115a58165bfbd8944a4db076bb7e563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:34 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 15 17:37:34 2020 +0000
Original commit date: Wed Jan 15 17:37:34 2020 +0000
Change-Id: I41d09fe75b41b495ee1e1200bc6adb3f1b2d24be
Original commit hash: a3db4c69a6b5d57393b7547360ee83f7604a6e43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3db5f271419db3cd6260b4ace66e31307aa11791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:32 2020 -0800 
-------------------------------------------------------------------------------- 
TGL UP4 2 core LP4x 3200 fused line items high EFI boot in PPV

Change wait time to 40K Qclks for Steps 1 and 2 of VccDLL training

Original commit date: Tue Jan 14 15:36:45 2020 -0800
Change-Id: I8ad3155186466a5af69ceafb421b06eebd46fa9c
Original commit hash: e9a28d9a24e96233f6bfa9386242839d03c03454

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f055abfd85c52972c81650703684f98590e9353c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 14 23:20:30 2020 +0000
Original commit date: Tue Jan 14 23:20:30 2020 +0000
Change-Id: I42c164e862f9fb56e4cc275af8a0ecf0e311484b
Original commit hash: 8fd360bf01a0047a98f15b140935e629f49edd8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bbe7b67babae3469b83e060343d59168a3d090c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] DDR4 enabled on TGL with HAL Update for CCC Layout and CCC TxEn
Update:
  Skip OffsetCorrectionPre on CTE.
  Fixed spacing in the CCC TxEn switch.
  Fixed set-but-unused warning in GCC in MrcSetup.c
  Fixed GCC compile failure with comp code typecast.
  Commented out McInitStateG CR Rd/Wr in CteDramReset as it is not used in CTE environment.
  Resolved compile failures in MrcSetup.c for BDAT_SUPPORT.
  Fixed Base address access for MrcHostBridgeMemoryMapInit().
  Marked full BIOS files as excluded from the project.

Original commit date: Thu Nov 7 18:13:37 2019 -0800
Change-Id: I16fbbc3e15ad776397fa717365330d61ece97651
Original commit hash: e2be543828a0f105ab578a21db7af9327515a8a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: d6dde7af4d18ab25106ca43c6eda52d7998ee195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:23 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 14 03:03:16 2020 +0000
Original commit date: Tue Jan 14 03:03:16 2020 +0000
Change-Id: I0ed0e349c722024ee34a6d6ed1fe6ee0b605acf9
Original commit hash: be3d8793e28882ad3fce8c2ba2837f30873568b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6198f66abc26196dd2a89bb445e12eaca8bf151 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] SPD read from platform on full bios is broken
--Missing LP5 case in verifyXmp function in BIOS version of MrcOemPlatform.c file


Original commit date: Mon Jan 6 17:30:31 2020 -0800
Change-Id: I285baba02a783c3abd6e7957c2848f3a9f912521
Original commit hash: 9a6f8a98bda78b463dfb4a8b465e4c5b6e98b489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: a15a7726e6622b72981aa7f535b17df27c3d290e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:19 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 2 19:47:42 2020 +0000
Original commit date: Thu Jan 2 19:47:42 2020 +0000
Change-Id: I2106a44a902ff35342763e13843207ce7cb48a8c
Original commit hash: e18a4f46e96bdb6094a3182f563f09b12ca0212c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa336ecde47c7cbdfc21db3c124eeab6bd425c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Training Time improvements

1. CCC timing margining in power training now uses CMD/CTL instead of CLK to minimize JEDEC inits.
2. Early 2D trainings have had step sizes and sweep ranges optimized.
3. Re-centerings in power training now use shorter CPGC pattern lengths.
4. Rd-Rd turnarounds patterns are now only used when margining RcvEnable.
5. Cleaned up a few spots in the power training code.

Original commit date: Fri Oct 11 16:54:19 2019 -0700
Change-Id: I175645b65fd6838c49924832be511380a115a506
Original commit hash: 6deb87625443e0aa30e97e58e44e4ead7328948a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a9c745ea9cfc84edd71b0044208979d163459301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 2 18:11:23 2020 +0000
Original commit date: Thu Jan 2 18:11:23 2020 +0000
Change-Id: I114796eeec927e41ff261c12115f01fd0c6ac9f7
Original commit hash: 969b7392cfcfd9f87ca030d8257082df03b5aa91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99976742d663b9d303bc7a8e4dc4cf145f76af52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Issuing DqVref to incorrect MR.

Original commit date: Tue Dec 24 13:12:08 2019 -0800
Change-Id: Ic7f1fa3f850fdb08caead970596e61b496c92b6b
Original commit hash: 731790563801c8f95360ef6a5f14447e76f8aa16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 03e43ff1f96eb3c963c6bbd15e0de7611e9d716a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:09 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 31 20:12:36 2019 +0000
Original commit date: Tue Dec 31 20:12:36 2019 +0000
Change-Id: I6a3369d541a230800d1d5b5f00b8231aeff00b8f
Original commit hash: 3106f6db9cc17498f820b0df8a50c1dd00657088

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e52f359f484cbb8e1c1000c14abeb178870c1d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][LP4] System fails normal memory test with SAGV and Fast Boot Enabled

Root Causes:
  Fast Boot Permitted function is only called on first SAGV point and allows restore of MR info instead of
    fresh initialization of MRs
  MRs are not being saved/restored for each SAGV point thus JEDEC Reset on Fast Boot works on first SAGV point
    and subsequent SAGV point would attempt to use fresh initialized MR values

Solution:
  Add save/restore of MRs for each SAGV point.
  Add Fast Boot Permitted function to be called per SAGV point to force JEDEC Reset to run with saved MR values.

Original commit date: Mon Dec 30 09:43:37 2019 -0800
Change-Id: I7660fb64c5ac2c5d11f0a022455d94691f86779d
Original commit hash: c42c1311651c2a1959a84e722bcf8a3e56efd585

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 80de7ae7a56178813a600621c9460aab44790685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Updating MrcVersion.h and ReleaseNotes

Original commit date: Mon Jan 13 12:27:24 2020 -0800
Change-Id: I1d72b860ba78d6de6c2cdb4aec76351bb52866dd
Original commit hash: ac9f3b33987df437e3423b43721c694c6913e194

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b62968e73f48d464d55b45a874d8a04e497db0cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:03 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Confirm USB2 PHY availability before configuring it

USB2 PHY must ungate before BIOS can send configuration transactions to the PHY via SB


Original commit date: Wed Jan 22 00:14:40 2020 -0800
Change-Id: Ic494d1feefd829d032a4b98b0168e478b03277f3
Original commit hash: 95ce695e03db6bb0063db8da7a1f0fe338a8a492

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: ccfd8998ea60a83a781dfcbe4359e4998089b6eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:11:01 2020 -0800 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes

Increased FLASH_SIZE and BLOCKS to 0x00184000 (from 0x00180000) and 0x184 (from 0x180)
Increased FspmSize to 0x00100000 (from 0x000FC000)

Hsd-es-id: None
Original commit date: Thu Jan 23 18:08:23 2020 -0800
Change-Id: I6b2d400f558000fab337aeadab2d8159d04c9c0d
Original commit hash: 0a00d75c4b7f42f662175aa5276d8e5222a793cd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 9da64d5746643a51d0ad415e735a8348aa5f9a80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:59 2020 -0800 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes

Increased FLASH_SIZE and BLOCKS to 0xCF000 (from 0xCD000) and 0xCF (from 0xCD)
Increased FspmSize to 0x89000 (from 0x87000)

Hsd-es-id: None
Original commit date: Fri Jan 17 17:37:02 2020 -0800
Change-Id: Ib3a43d65995de450058c9eaaf6b38392b4b1e815
Original commit hash: caa83672cffb61775f1ac55de7a520fe86e2c5b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: c54cdcb4036b5dc24814493edbe75dbe10647df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:57 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 24 00:17:50 2020 +0000
Original commit date: Fri Jan 24 00:17:50 2020 +0000
Change-Id: Icb24910a911637af28b457b35cb7d1a8a62c2670
Original commit hash: cadc3e59e84572446f2d78f9c60e4f2e33bb772f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b8194c608e80f2334f943958ab8b8f61f1f30f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][DDR4][MEM] Normal Mode Memory Test Fails on with SAGV Enabled
Solution: 
    - Disabling MR4 reads before going to Normal Mode
    - Issue ZQ calibration once DRAM is out of Self Refresh
    - Adding condition to skip CKE Programming in Pre-Training when running Warm Reset flow
    - Removing duplicated CKE Programming from EccClean function

Original commit date: Fri Jan 17 09:58:03 2020 -0800
Change-Id: Ifcd07929a15f96febaa294d3b6296fd6fa44d668
Original commit hash: 4cea9e4be38ec1d598aeeb6cd25999c869cd09b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: acb882fb547381e8b97e3b9c41f4e40eca56d25a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:53 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC

Part 2

Original commit date: Thu Jan 23 12:00:26 2020 -0800
Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
Original commit hash: 0e117e340a5e23f0ee086a1c3eba651126ea5446

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: db6857158d9bec1bbe551f1d9b90fd569eca9cb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:50 2020 -0800 
-------------------------------------------------------------------------------- 

Description: Control Policy and CpuPcieHwEqDumpFoms removed from restricted tags.
Make SecureRegisterLock to restricted.

Impacted Platforms:TGL

Original commit date: Wed Dec 11 22:16:40 2019 +0530
Change-Id: I3280f7eed0a309de117717111888b0756462e714
Original commit hash: 45fee65c2862c57ece326386e0c0bbcc23daa876

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 30023924ec7365841ac1dd46eec14d1264a2d0cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:46 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Revert "Revert "[Problem] Soc Watch report shows NVME does not enter deeper states than L1.2"
"

This reverts commit 0387a8d74b89b5d4ab6ada974e0c6a9f69183120.

Thu Jan 23 18:01:30 2020 -0800
Original commit date: Thu Jan 23 18:01:30 2020 -0800
Original commit hash: f8fb54351bf3fd183ca920b5672ce3bfe5da3289

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 8a9a01ab569c104709fc8594ad81dcadac3b78a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:44 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Revert "[Problem] Soc Watch report shows NVME does not enter deeper states than L1.2"

This reverts commit 0fa6ea8d427f538825a1b9a399741e5e25bc4fae.

Fri Jan 17 09:49:16 2020 -0800
Original commit date: Fri Jan 17 09:49:16 2020 -0800
Original commit hash: 0387a8d74b89b5d4ab6ada974e0c6a9f69183120

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 4ec9cceadefef6d899854379f2aec92472f187b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:42 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][Problem] Soc Watch report shows NVME does not enter deeper states than L1.2
[Solution] We need to add constraint to root port 0x9 instead of end point and we need to change the PEP constraint for PCIe root port 0x9 from D0F1 to D3

Original commit date: Fri Jan 17 15:08:34 2020 +0530
Change-Id: I38aa03613d9f523a2a881d2e9f06607a97dea8f3
Original commit hash: 0fa6ea8d427f538825a1b9a399741e5e25bc4fae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 4cdf6d6344618279a88b825c4c3b1f40f821c47e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2527.03

Original commit date: Fri Dec 6 14:24:53 2019 -0800
Change-Id: I44b89c1c80e5064f46675346d877e2172244efec
Original commit hash: 614f2624b6d6b517e70afd37c15cc246fb198fb1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 191e8c96ca8bdf1bf43adf2d6ef2abfc99eb28a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG] ASPM setup option is not available in TGL BIOS

On phy team request, hide this setup option for cudtomers/stakeholders with default L1
On EV team request, keep this BIOS knob will be visible with L1, Disable and Auto options.

Hsd-es-id: 22010127206

Impacted Platforms: TGL

Original commit date: Thu Jan 16 14:57:46 2020 +0530
Change-Id: Ifc90226b65ce78e5b2b2b50cfe2340f547974a8e
Original commit hash: c35cbd7fb6761b9f81ff10c779b26ec72eab43fd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 7b4675e35d64e193ce288f479be3140ca3e5447c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:37 2020 -0800 
-------------------------------------------------------------------------------- 
Fixed the issue of PCR[0] mismatch on TGL platform

Added RSAPSS sig_scheme  of KM/BPM to be considered for creating LogEvent

Hsd-es-id: 22010093741

Original commit date: Wed Jan 15 22:55:01 2020 -0800
Change-Id: I24528f77bad324251f1ead67c5b96263d8497b3a
Original commit hash: 27370681795db17eb85b6ba52914bdea3656d8f9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 24a695c617c50560930b820086f14afb4df73d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:34 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2527.02, and FSP/RC revision to xx.12

Original commit date: Fri Dec 6 14:24:53 2019 -0800
Change-Id: I813b510e782d1f40441aebee9bcc0782cc141a74
Original commit hash: f96b81c2b959835073e1c9755ed8858b7af0e195

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3cbe5a9a587e446afd6817ce35fe70a3958ff859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1031

Original commit date: Tue Jan 14 12:06:59 2020 +0530
Change-Id: I6fb90ec7a211a67b6e68a8b0302221cf85d90274
Original commit hash: aed431b6d4833cef720e6bb4978576a4f56a046a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 4ef3aa993f999b27489140cab1fc92aae3c23e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U A3 GT- 19H1][CONS]UP3][GCS]Require default BIOS settings for GCS

1. Require updated BIOS settings for GCS to make all interfaces work in a single software release
2. Add GCS config patch table

Hsd-es-id: 16010151667
Original commit date: Thu Jan 2 14:48:58 2020 +0800
Change-Id: Ie04ee0fe4a8871ab8bb1298631346437d2d01727
Original commit hash: 7564a2e7e00fcdf59f21c0c4bf2f3c260cf1a077

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: caef3f058420fd2f27d3da0a609aae00f95bc6e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Sat Jan 11 00:29:17 2020 -0800
Change-Id: Ie7e60c70954d329bedd2dac22bed528cdbf6bfda
Original commit hash: 13847ef5d27ebcc51c3b6b2bc91ee83df72b42bb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform

================================================================================ 
Commit: 45cb8a0d440a3b88cdd84813553d846508fc992e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:21 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2527.01, and FSP/RC revision to xx.11

Original commit date: Fri Dec 6 14:24:53 2019 -0800
Change-Id: Ifc4a33631a80eb68c5016baee3ef554e650082fd
Original commit hash: 2101f404f9e9593db727988519030b65cba88895

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3b53aa281704030b6f322ee093d293aad1f5ce0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:18 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]S0ix requires otpimzed EXT FET RAMP times in PMC

Original commit date: Tue Oct 29 10:20:52 2019 -0700
Change-Id: I65adac4450ca1fd067e3c2e9194aa3ed600071cd
Original commit hash: b9f06d24680e07ad6e55737165d25c5b20177731

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 593eb3aa0950a7d56463654eb1605467db1ec8c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:16 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] ClientOneSiliconPkg/BoardPkg: LPSS stuck in D0 when system is put into sleep blocking S0i2.0 entry

Added Touch Pad Interrupt programmiing when used as IOAPIC:
- GPIO rxevcfg to make sure it is Level triggered + new API in Gpio Lib
- GPIO RxInversion set to disabled
- Enable GPIRoutIOxAPIC
- Fixed RTD3 code to align with other GPIO settings

Original commit date: Wed Dec 18 10:46:44 2019 -0800
Change-Id: Iba9ab6773096eba61a85eba64b6ad3347ebf52db
Original commit hash: c3de94428ca1a9d34ce27c7530000614082af251

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 19d77146b9b9b55f948c579af6576919d6e15d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:14 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add DDI port and PcieClkSrcUsage Upds to partial header.

Hsd-es-id: 14010664758

Original commit date: Tue Jan 7 16:52:26 2020 +0530
Change-Id: Ie1b2785f681036fc7753da7e10829294965b4c54
Original commit hash: df5a6f1e4249732983dbec021dc75c0e117ac09c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 594e988a52563b8680f3f5c8e1a881e89ebf5984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 11 01:04:22 2020 +0000
Original commit date: Sat Jan 11 01:04:22 2020 +0000
Original commit hash: f76ceeaed31d41eda0466ea232a65b312ad71bb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49c3c0016791c2027c611c63536ddf2fa7fa5900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:10 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake Ax Unified (uCode+Punit) Production Patch 0x56

Original commit date: Fri Jan 10 13:53:29 2020 -0800
Change-Id: I3552139f19269ede03f05ac979aed33bfe6baab7
Original commit hash: 0ee603c4a6536910e69d0ea790b0b158c61f22b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 10ba6186256399251808e50fc7755d3e0bbe54eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TXT] SUT loops at PC AC10 after issuing LT reset once secret bit is asserted in TXT environment
Solution: Adding Warm Reset flag to Pre-Training phase in MRC Call table

Original commit date: Fri Jan 10 12:52:42 2020 -0800
Change-Id: I21a06edac16d3027d01f39ae95bd49d6ca753197
Original commit hash: 4e8d671a049e9c13adfd590e412f5451b5d60cbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 54a966a844555a7855c1418333a61d4b14d571cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 10 20:27:31 2020 +0000
Original commit date: Fri Jan 10 20:27:31 2020 +0000
Original commit hash: c53ebc4c5ea3795ba045261753a6c1e19bad5d37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26b5ab22286906d14bfec695c5966eab07d254bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Copyright year update for batch files

Updated batch files to reflect 2020 instead of 2019

Original commit date: Tue Dec 31 13:18:15 2019 -0800
Change-Id: Ib9c7648c9d81f05b45a604d5066a4564c08da333
Original commit hash: 841b1a8f0a8fd108d6754f1725424cb423cbf319

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 26b1ece7ed354b6a59ae14b3969f475295e9c5b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:10:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.2.0

Original commit date: Thu Jan 9 14:08:59 2020 -0800
Change-Id: I2b0e8bd2ef1f50239360c830badee05226749142
Original commit hash: 243951575f89b90d79fa863df53d839485857257

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9581d8bd5f668395938844e841ad31988535edf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:59 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 26 22:47:07 2019 +0000
Original commit date: Thu Dec 26 22:47:07 2019 +0000
Change-Id: I60980451538f18688f63594bddaafc3349b614f5
Original commit hash: a5f3816dd4d0e5944fb40c43f20b229e15d57308

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42e97051f173e83f85f1c5e3e96fbd8d2c7a16a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Incorrect RdT margin results for Unmatched configs.
Solution: Add code to check if Unmatched RdT and increase range to +/-63

Original commit date: Thu Dec 26 13:29:39 2019 -0800
Change-Id: I81ada197021820f6fb2240c8416a41b3dd6cc4ce
Original commit hash: 96089c1bc68a966955d4f3dfd5544b8a58250588

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: aed0342413ee10cbb42e6d7b4a37c2e50df48e0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:54 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 26 21:59:06 2019 +0000
Original commit date: Thu Dec 26 21:59:06 2019 +0000
Change-Id: I6265df31b956aabd9548abb4cb7b02f553f15f2d
Original commit hash: 4403df244f4c6e982e9a3203fe0b935eb94de7df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0733b1e4e65e40826aac4ac0014252d2c89d648b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] LPDDR4x switch Vddq V-F Curve
Solution:
    Adding code for Vddq linearly calculation to set V-F curve based on the data rate (details in attachments section of Tracker-link), default setting to Vddq=700mV if Auto Vddq=V-F curve

Original commit date: Wed Dec 18 16:53:34 2019 -0800
Change-Id: Iff3f64d72b9088968483ae8eb6098bf4abb8eeb4
Original commit hash: f5896e63a690b905a8e847fbe2cd8616225f6957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e2db84a03012927305aaf413e63c51e028dcfcce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:49 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 24 20:17:33 2019 +0000
Original commit date: Tue Dec 24 20:17:33 2019 +0000
Change-Id: I39eb654e808fb29f4089c462164d834c6001e98d
Original commit hash: 4ed6abf9127aecdda43b015097ed570265f2c695

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: beda3faa89102f43c830134aa2155c344e555f07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Power Bits to be setup after MRC is done with training

These register field settings will disable unused leg segments to save power.  Side effect is RMT after this setting will give incorrect results.

DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR TxDeskewForceOn 0x0
DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR RxDeskewForceOn 0x1
DDRCCC_CR_DDRCRPERBITDESKEW2_0_0_0_MCHBAR txdeskewpoweren 1

Original commit date: Tue Dec 17 10:02:57 2019 -0800
Change-Id: I9983a2493afc4991cf9af24d105979bc006bffe9
Original commit hash: b6986a0756c82eef720e58053583895d1acc74b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d36cdd81b33acb979930861dcfae47463638efff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 24 20:00:48 2019 +0000
Original commit date: Tue Dec 24 20:00:48 2019 +0000
Change-Id: Id9ac6597d989bf36d7ddb67e499650f21add588c
Original commit hash: 8bbd6ca660691fbf6720b729ef8c6548fba3e17a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31c71fbfc024c299651a81a8cbb589d2507ddbe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] VccDLL Bypass for Memory Freq <= 2133

Original commit date: Tue Dec 17 09:25:51 2019 -0800
Change-Id: I600bf9c48f6b67430ac1d7acf241a687c3d41a44
Original commit hash: db885b2c8065e5403c7eebf76698c83dc9881b52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fd537d4804be5dab37709953ff1c702fb58016ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 24 19:31:30 2019 +0000
Original commit date: Tue Dec 24 19:31:30 2019 +0000
Change-Id: I93d8198c8b28e64688560d5bb4985d8a4912ccb3
Original commit hash: 74df4a692e21f9843bfd43622c2dcbe0864921d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c8629e749b22582672b32369d60b12e5d791739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TGl][MRC] VddQ CRs programming, for Vddq = 0.7 enablement

DDRDATA_CR_DDRCrDataControl3_0_0_0_MCHBAR RxPwrMuxSelVdd2 0x0
DDRDATA_CR_DDRCrDataControl5_0_0_0_MCHBAR TxDqPUpPreDrvVccddq 0x1
DDRCCC_CR_DDRCRVOLTAGEUSED_0_0_0_MCHBAR PredrvUseVcciog 0x1

Original commit date: Tue Dec 17 08:58:24 2019 -0800
Change-Id: I163941ce69d4f2229a729be2696bff3b8cb481b3
Original commit hash: 32e315ca52736b3b6c0af1932e36415a5c81911a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b0c29ce51193124fe23461ff9379add24c15436e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.1.0

Original commit date: Mon Dec 23 13:38:16 2019 -0800
Change-Id: Ib45fc7da0142a4b043e94cf59faa26f3e07c79c2
Original commit hash: 52639c10320af47196b524d35504ab5933cede7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b499ae013237a0f2f14bbaf048df0ed43aee4d90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 31 20:36:22 2019 +0000
Original commit date: Tue Dec 31 20:36:22 2019 +0000
Original commit hash: 745e6110513fc7e0d45fb3706734a4f8b735ffd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9caaa6e05bd4ab38428047e11e3709cb034cb813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:29 2020 -0800 
-------------------------------------------------------------------------------- 
[MRC] Getting Mc0 and Mc1 sizes from MRC.
Impacted Platforms: TGL, ADL, SBX

Original commit date: Fri Dec 20 14:41:53 2019 -0800
Change-Id: I23e74f25305937b979bb7d42aca1bda202664f82
Original commit hash: efef22154c2f9501f6daae92cf19757653341ac7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: 30317b3736d65c6ec036f2fa2cb203ab005b3200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] [GFX] Hybrid graphics functionality not supported by using AMD GFX cards.

PCH slot, add fixed PcdHgEnable to .inf file
PEG slot, make setup option to select PCH/PEG slot. By default slot selection will be PCH.

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Thu Jan 9 18:38:14 2020 +0530
Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997
Original commit hash: 3ba1032714949c9420b92300bcfe72d5909412c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 32e734ba1414069973126c540bacd064495dd6e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-UP3/UP4][A6][Imaging] - Revert defaults on camera link3

Canera Module Name - A12N08BU
Lane Used - X2
I2C Address - 0X1A
Flash Driver Selection - Disabled

Hsd-es-id: 22010067650

Original commit date: Tue Jan 7 11:28:54 2020 +0530
Change-Id: I56d396b30145c8cad6003c5c346e1e9db944b749
Original commit hash: 47c1216728cbd8874d445e8ad8b32fb5f891180c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f443cf16d4f618d610e665ed4b99a75592a63301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Enable TCSS RTD3 BIOS menu option on TGL by default - take2

TC cold should still be kept as disabled due to TGL Ax stepping VT-d issue, it will be enabled after B0 PO.

Hsd-es-id: 22010018227
Original commit date: Fri Jan 3 11:04:35 2020 +0800
Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
Original commit hash: e15233334c6132e94add380648357f55e734ddc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4c3288362ad98566065e874db51ffd4b53905ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:16 2020 -0800 
-------------------------------------------------------------------------------- 

Description:Update on Dekel PCIe recipe.
Impacted Platform: TGL

Original commit date: Thu Jan 2 18:06:00 2020 +0530
Change-Id: Ic19e9f3009e8659e2021e3c26fc5ce2141f8b766
Original commit hash: e71077d24ea3d7dff0130b01c6ce6ba95a0986b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 7eb65c18741ba58de310cee207acc6a431c1ef63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 20:09:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]Responsiveness S3 Resume regression between v2497 and v2511 BIOS

commit id : 35053b2c39c75d49c9eb3cb13ef2f1eb883805f7
removed BootMode != BOOT_ON_S3_RESUME check for Advanced/UefiBoot/OsBoot FV installation will increase S3 time,
recover it, and also add S3_resume check for the Hob Build.

Hsd-es-id: 22010036553
Original commit date: Tue Dec 17 17:10:45 2019 -0800
Change-Id: I9fc33be01d11fb89245c4823167ae25d70d3e3ca
Original commit hash: 10b13c5aec59750a8467cf406156c36caee97d68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: dd56ee0af0c3ecd70a34c0f02225438c69543db1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 19:24:48 2020 -0800 
-------------------------------------------------------------------------------- 
Fsp Auto-Gen File Sync

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h
TigerLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h

================================================================================ 
Commit: ca34ff0068b47ed76d5cd92be1b44a459cdb9d68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 19:00:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 29 08:50:39 2019 -0800
Change-Id: I73330572d2110ef49cc8919f16eceb78ff0225b3
Original commit hash: 34bd9cc0eef2936abe76207a71e3f238fdb34ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7ee63216bbd42251a80c5c5671a0e507395e48e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2527_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 29 08:08:24 2019 -0800
Change-Id: Ic8e6597a90616aeefbec1664ef381d2bde335c0d
Original commit hash: 9ddfdcf58febb500d6028ace9ed8985c3cc47a0b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c7977e982303efe1925cec981e1221c59fd86b0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Dec 28 08:58:55 2019 -0800
Change-Id: I14ff55672f38ee36b22629057f7298c7f2a960ed
Original commit hash: 5ef89d245898ba3f58b04f5f74f22a5923a5a9d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 70b9a0aa9ecd12db256f7a7facc5409dc10fcc66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2526_00

Hsd-es-id: no sighting
Original commit date: Sat Dec 28 08:14:24 2019 -0800
Change-Id: I9e22d537a89ba6c323a53d3323adac8b117af07f
Original commit hash: a1ab148eb43d09946ef16bc7043d3091eddeea92

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba38a39a266ad5f097ed18862ee0c7a5261c4245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL UP3 A6][BIOS][REGRESSION]:Observing OV01A1S camera sensor yellow bank under system device in device manager

The current default on link3 is SEt to IMX362.

Hsd-es-id: 16010111508

Original commit date: Fri Dec 27 12:39:52 2019 +0530
Change-Id: I908bc2890cddf9d5c46bc27ae48c1836a19c70b1
Original commit hash: 8a72bcb1796bb498cfefdf4ec2d21f7f838c20e4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2997c1067e1d70b0a6a37d9b51df2e7db519dbf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-UP3/UP4][A6][IMAGING]- Yellowbang observed for Flash LM3643.

Set Flash trigger GPIO to GPIO_STROBE(2).

Hsd-es-id: 2209977469
Original commit date: Fri Dec 27 12:35:01 2019 +0530
Change-Id: Ibc6296bf1116621e60b3849a8ed31b48800b416e
Original commit hash: dff0c878a3666726baf3178c0678d69a4628489f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 442db02f03976231042a2ba4feb07cefbb14a6a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:22 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Part 2 - LAN PHY Revision showing up as N/A in BIOS after reboot from OS by reset

Original commit date: Tue Dec 24 12:18:59 2019 -0800
Change-Id: I9613c9dea3421f65a619008d321568630ece50cd
Original commit hash: cbc2442711bf228e800beca3c2a3321be5a519c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: dd186c1f1e69f5351946b48fb68ab3adad0e1f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:20 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Update ISH UART RST GPIO

Update ISH UART RST GPIO for PCH H based on spec

Hsd-es-id: 14010635010
Original commit date: Wed Dec 18 10:14:14 2019 -0800
Change-Id: Ia1835e91da38b0bbb6d18d879d0c76bb9c653183
Original commit hash: 83c4cf112153678fdc6652d0a4c851f2ac6e26b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: ddaae1f7e89c7d6353cd561dac48b72c3694eab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Dec 27 08:58:09 2019 -0800
Change-Id: I96bd30619b9b00f911e30ea6e68dddcc53bce485
Original commit hash: 4f39f9d62a694030bcd233b863df57e642469d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c50d5dcc2565538722b23593447d64a78e48021d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:09 2020 -0800 
-------------------------------------------------------------------------------- 
[KW] Fix uninitialized variable errors

Added initializations to variables that might get used without being initialized.

Hsd-es-id: 22010035838, 22010035891, 22010035894

Original commit date: Thu Dec 26 13:49:54 2019 -0800
Change-Id: I1f063b49807320a4823c0d1b2d8f356582b18ab0
Original commit hash: 403430f4bb9bbecf0b22112b90c3f25aa0675b3b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: 81612efae8cec4c4ea3033a3d4a68590aefa1f4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:39:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2525_00

Hsd-es-id: no sighting
Original commit date: Fri Dec 27 08:08:43 2019 -0800
Change-Id: If0894fd35e528010aeaf7b67bf6f53f4555b985f
Original commit hash: b0aaa04d7427964b1684cee1b21dc107a4f30d43

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 57ebe62e0371ac5e40fac0b3e34c579344f74375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:38:57 2020 -0800 
-------------------------------------------------------------------------------- 
Description: [C1S] DisableCacheAsRam.c use MSR structure format
Create function MsrIsEdramEnable() instead of MSR_PLATFORM_INFO BIT[57]

Original commit date: Thu Dec 26 13:37:48 2019 +0800
Change-Id: I76f00ff955440cb6179a1ffd5b64d3f9c5df277c
Original commit hash: ef1cd8b97cb0c7deb878b01f85fa4fcaf8c7f18b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c

================================================================================ 
Commit: f8ccc0de88d59418f0741d67ae9b08de36771781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:38:53 2020 -0800 
-------------------------------------------------------------------------------- 
Implementation of eDP lid status for GFX PEIM
- Code changes done for previous platform, same code changes required to be ported.
- Installing a PPI which will return the Lid Status.
Impacted platforms : TGL, ADL, RKL, JSL

Hsd-es-id: 16010164738
Original commit date: Thu Dec 26 20:57:22 2019 +0530
Change-Id: I593739a6e1df5a44a4a18a78f91eb9f3695bcd39
Original commit hash: a603c098b5f3494e287443606e5857f09a981cd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f99f650b3bdab86d82b989cb110413a54cded612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 18:38:51 2020 -0800 
-------------------------------------------------------------------------------- 
Description: BIOS to set GT security
- Add check to verify DoorBellCtxBase and Rc6CtxBase is not getting locked before BIOS does
- Set Gfx security lock bit before GT enteres RC6
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Tue Dec 10 22:30:53 2019 +0530
Change-Id: Ic2ee7ba364a7bd51d191098d548e0181fdf9a7ad
Original commit hash: c2af730eea6d748ea37a1b11c338358ea110b8b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: e0c429babbf74f3217346b475cbac0593d8e3d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:49 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm Falls: optimize fmpdxe module performance after ucode update merged

ucode capsule update patch merged, FmpDxe module consumes ~550 ms during cold boot.
Preivous is around 1ms, this patch make the initialize part only be called during ucode
update, as a result, please check below information:
  306:  [ B0]                                 FmpDxe    StartImage:      550445
  305:  [ B0]                                 FmpDxe    StartImage:        1253

Hsd-es-id: 14010558282
Original commit date: Tue Dec 24 14:02:06 2019 +0800
Change-Id: I6c2e65c7d13fabe5948048d3d691b9831343eed3
Original commit hash: 63474755c877b2a318d2af6b0c03e85480ee6987

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h

================================================================================ 
Commit: 8012e174f52e5f2952f84c9602890509dcc088d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:38 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x54

Hsd-es-id: 14010630798
Original commit date: Thu Dec 26 15:32:49 2019 -0800
Change-Id: I037738d10f26396d4d560f5ff1073a544e4c9379
Original commit hash: b1f29257569d48179066ae4985318110dce1157d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000052.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb

================================================================================ 
Commit: 96fcc9fe4916daa9c9eb7df25bc22c626babdd1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:35 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x52

Hsd-es-id: 22010004996
Original commit date: Wed Dec 18 17:20:30 2019 -0800
Change-Id: I64a68e5f03f57562e6a4ade8d6aff7af4a008710
Original commit hash: 3cc733ef55d83d4623c56e89499adcf83815da0b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000050.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000052.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 1d9a71a8afd83c213fb2eede9c2ac9065e49627d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Dec 26 09:02:58 2019 -0800
Change-Id: Icd90046c81655c3099719b0c929ef8cb9c0d708a
Original commit hash: c5f2e6f84d8d0550dc4c6d7023a70b82c2c9d6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9c51d45e39118c10fc2da454d4feefd7f69edb23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2524_00

Hsd-es-id: no sighting
Original commit date: Thu Dec 26 08:09:56 2019 -0800
Change-Id: Ibd71cd976634d68cd97b3814e80eca3d52c004c3
Original commit hash: c0c039a67c974c2d36e3bba34bbb8db5139d3093

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 55574212c0928207485fd26625a959044da6b10d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-H][PCIE] RTD3 Device Initiated Exit Failure

Add Vendor ID check to detect end point on other PEG ports for TGL-H

Hsd-es-id:NA

Impacted Platforms:TGL

Original commit date: Tue Dec 24 11:00:32 2019 +0530
Change-Id: I7044411a64ca9758997b309d50ab234e57cf772b
Original commit hash: a99d5dffb63c1c1f11654fcac1d66f6231703abf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: c58fc204300a1b7c757bbc24d5175fd92a2b7ecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:09 2020 -0800 
-------------------------------------------------------------------------------- 

Description: Code sync up
Impacted Platform: RKL

Original commit date: Thu Dec 19 15:16:51 2019 +0530
Change-Id: I53ace722a1551b21d60ea6b30875207c21884a73
Original commit hash: 5ab8324721f4f27839f0af231214c6e0517991a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf

================================================================================ 
Commit: c6104feb1ea2edf0ad1d25e38e3bbd93a909f08a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:05 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Using structure format MSR definition

Original commit date: Tue Sep 24 14:00:18 2019 +0800
Change-Id: I5192b4a4cec14a73969c585ffbb3add3c39e5d5b
Original commit hash: c3a2dde7a09687d64616173adfa10ddcea7058fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: eeddc12f1b660a6c98ec4c1e64deeb41342aa3e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:56:00 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm Falls: Remove capsule update code select policy option

This feature is not enabled in TGL, current existing code is from ICL.
Not valid on TGL. In future, if this feature need enable, will add back
with proper config.

Hsd-es-id: 1507675709
Original commit date: Wed Dec 25 16:48:06 2019 +0800
Change-Id: I1f813520f3ceb1cfdfd0b7f46d4e8708c2b4721c
Original commit hash: 29d60579679d9521f4e883e3f7f7d0a3f497d848

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: beff97d53241e20c8ffade85603dc8fb7328c6d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][PCH][PM][S&S]:Observed Hang with PC_00CS during CS.

Setting Counter for IO Trap handler instead of running infinitely.

Hsd-es-id: NA
Original commit date: Fri Dec 20 10:08:44 2019 +0800
Change-Id: I9a7d8a7d43c912306c11716faff751f4a53df9a9
Original commit hash: 2b5c242aeb122e5e6506df0bdaa45eb5cb86953f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 312a74754eeb3f850baee4d91956c3ad2e33d4d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:55 2020 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseSerialPortParameterLibCmos under ClientCommonPkg

BaseSerialPortParameterLibCmos is not used by platform any more,
remove BaseSerialPortParameterLibCmos under ClientCommonPkg.

Hsd-es-id: 1507656240
Original commit date: Tue Dec 17 16:22:52 2019 +0800
Change-Id: I6c446f236f9a311a2b151664643ea0cc4f9ec3bc
Original commit hash: d23cb6d549cb73f4afc3e8fbf4d7e84e252ccb96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.c
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.inf

================================================================================ 
Commit: cb939dda4b014cbae97d4a6bb64a650b37b36f23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:52 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/UiApp: Remove the support of BBS and the usage of LegayBios protocol

BBS is used to support Legacy BIOS boot option,
but we don't support legacy BIOS anymore, so remove them,
and also remove the dependance of ClientCommonPkg/Csm.

Hsd-es-id: 1507655947
Original commit date: Mon Dec 16 14:57:31 2019 +0800
Change-Id: I6c91cf03a0b32c031cb10adb2067436eb01600a1
Original commit hash: 6721ef8823004ea30f30f322d2170190c17ad4e8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BBSsupport.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BBSsupport.h
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Data.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Variable.c
TigerLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.c
TigerLakePlatSamplePkg/Features/UiApp/FrontPage.c
TigerLakePlatSamplePkg/Features/UiApp/Strings.uni
TigerLakePlatSamplePkg/Features/UiApp/Ui.h
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf

================================================================================ 
Commit: 60bc08af050ef088559ca7202aef88de4808f754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:49 2020 -0800 
-------------------------------------------------------------------------------- 
Updated - Removing CPU_CFL Flag.
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Thu Dec 19 10:39:16 2019 +0530
Change-Id: I6230f0ce10d641a43546211ef3e5030adfe0ce1e
Original commit hash: 109eba4fa1e4c503e503564d89620cc92d190e83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/CpuPcieInfo.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 0031adbdadfb20e3b83b6ebd8cd9b04514a5dfbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:39 2020 -0800 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg: Update IOTG BiosIdEmb to v 2522

Update BiosIdEmb to v 2522.

Hsd-es-id: NA
Original commit date: Wed Dec 25 21:13:48 2019 +0800
Change-Id: I865da8141a4572fe39f1eb3faf50f4830fcae214
Original commit hash: 4786b212d5771b3be548b4ff3ae78682b97de286

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a64279d72cf13d3183c0cfbea8e22115638d1c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Sync missing library in PeiLib for TglPchEmbedded.

Sync missing library in PeiLib from https://git-amr-7.devtools.intel.com/gerrit/#/c/51157/.

Hsd-es-id: 2207826121
Original commit date: Wed Dec 25 22:47:29 2019 +0800
Change-Id: I79f1578cf1c23ff9becf3515090135d1cedeff7b
Original commit hash: dc6558663a30a9cd61d326107816563beb780633

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc

================================================================================ 
Commit: 949cdc5de857f6467c9589e86cf826efde7b852a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Dec 25 09:01:21 2019 -0800
Change-Id: Ida6918835b576abb07be41db27816ea6d8657a0f
Original commit hash: 45344f307d2eed267aa8fb4154369be79491c901

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ab08ef6b4e922d7783d5af4a63cae4f33716bb19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Wed Dec 25 08:39:57 2019 -0800
Change-Id: I3001f77880fd05f007d06e8bf0a6b5e7b28d8985
Original commit hash: 333d3dd572951d90d2ed415c1ca82e0f8dbcfdc2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTcI2cRetimer/FmpDeviceLib.c

================================================================================ 
Commit: 3ed74c60ebe5540470aff43ac41973f46e7f2b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2523_00

Hsd-es-id: no sighting
Original commit date: Wed Dec 25 08:11:08 2019 -0800
Change-Id: If9f1ccde5aaf53ffbc30af99abfa24309952293b
Original commit hash: b45bf3a15759f7f8b04ab8413628e6b701297f32

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f95a03971e7d70e4eefaabab2439c7d21b2250f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] TCSS components information Show "N/A" in setup with external bios.

add related source code for TCSS components information

Hsd-es-id: 1507666395
Original commit date: Tue Dec 24 14:56:52 2019 +0800
Change-Id: I05e1f650f9f67b22eeefb16db9d912f8599ab5cc
Original commit hash: 0985b4bd3682d43aee5eaa48cd6ed9bcbe642853

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 9e66b84e71f10eebe9a177ac3e424b53213611fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:55:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] implementation of USB-C Retimer Force Power method in BIOS is missing

Sync up source code from ICL to TGL.

Hsd-es-id: 1307030778
Original commit date: Mon Dec 16 14:41:58 2019 +0800
Change-Id: I0e6dd24bcbea403ba07d5e77e693542659d7a9c1
Original commit hash: 5af9ab02fd18dba7f50b4c3341991b4cc4b1985f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BBR_CDR_A1_ICL_PORT_0_1_rev25_sign.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BBR_CDR_A1_ICL_PORT_2_3_rev25_sign.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/CapsuleOutput/TglTbtRetimer_2501.cap
TigerLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
TigerLakePlatSamplePkg/CapsuleUpdateConfig/TcI2cRetimerPayloadConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTbtRetimer.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTcI2cRetimer.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssRetimerNvmUpdateLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTcI2cRetimer/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTcI2cRetimer/FmpDeviceLibTcI2cRetimer.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/Crc32c.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/Crc32c.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvCioProtocol.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/Crc32c.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/Crc32c.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cRetimerNvmUpdateLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cRetimerNvmUpdateLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvCioProtocol.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDevice.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDma.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDma.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDriver.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvLoader.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvLoader.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruI2C.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruI2C.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvUtils.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvUtils.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTcI2cRetimer.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenTcI2cRetimerPayloadHeader.py
TigerLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/NonTbtI2cRetimerSlaveDevice.c
TigerLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
TigerLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
TigerLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
TigerLakePlatSamplePkg/Include/Library/EcCommands.h
TigerLakePlatSamplePkg/Include/Library/EcTcssLib.h
TigerLakePlatSamplePkg/Include/Protocol/RetimerCapsuleUpdate.h
TigerLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 692778d666d88a278221a18814ccd628e58945bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ADPS][PCH] Support P2SB PCR 20-bit addressing; shift SBREG_BAR to 0xE0000000 for ADL

In ADP_S/ADP_LP onward, the 16MB aperture is extended from 16MB to 256MB, and target address is extened from 16b to 20b as SoC is configuring P2SB param SBREG_BAR_20BITADDRESS=1.
For SNPS PHY support in ADP_S that requires larger than 16b target addressing.
0xFD00_0000 is used for PCH generations that occupies [27:24]=0xD can no loger be used for ADL. Shift to 0xE000_0000;
Trace Hub SW BAR shift from 0xFC80_0000 to 0xFD80_0000 since ADL.

Table 2 1: Addressing Registers via SBREG_BAR
Addr[63:28] REG_BAR
Addr[27:24] TargetRegister[19:16]  // used when SBREG_BAR_20BITADDRESS=1
Addr[23:16] TargetPort[7:0]
Addr[15:0]  TargetRegister[15:0]

Hsd-es-id: 14010017008
Original commit date: Wed Dec 4 16:28:29 2019 +0800
Change-Id: Iaf4d305ad11380ea6f9b5625683588637e792a30
Original commit hash: 137347fbb4c66fe334fadeccea9d54de392ddfd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Include/PchReservedResources.h
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: e252b563ec814562448836c4ab4de7403b5cea26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:43 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Port FIT record type 0xA for TXT policy.

Port from ICL: fc3152973c486c42a789846aaec9e52a0ce4c25e

FitGen tool will create type 0xA record into FIT table; It will use  CMOS index
I/O (address port :0x70, data port 0x71, offset 0x2A, bit 4) to indicate the TXT
policy (1- TXT enabled, 0 - TXT disabled), this CMOS location will be updated
based on user setup "TXT Enabled/Disabled" through a setup callback function.

Additionally, ported fix that allow restoring TXT in the through the setup menu
Load Defaults function and properly syncing the CMOS value.

Hsd-es-id: 14010440667
Original commit date: Sun Nov 17 19:25:09 2019 -0800
Change-Id: Idac3e562c3c7a3dd2ad1405ab8150443e86eeaa7
Original commit hash: 12c857abb713e24da66353336a0b7efce41568ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/postbuild.bat
TigerLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: 3a2603797ed78eea9ddf1e5d67dd6c62c90c8855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:37 2020 -0800 
-------------------------------------------------------------------------------- 
Description: SUT is not booting to BIOS and OS. 
Solution: Alignment of MemoryConfig is off, fixing alignment issue.

Original commit date: Mon Dec 23 15:53:22 2019 -0800
Change-Id: If40f8f829070d285ebdef183b3321fefa2eb0515
Original commit hash: ecd4c3266345b4b39b4da5a37a723e4849375240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h

================================================================================ 
Commit: e8094fbd10b6f8aeca4ca1aa0b8ea0a1b761b158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Dec 24 08:58:17 2019 -0800
Change-Id: Id36df45041780554fdee46931a68b4b3fbbc35b0
Original commit hash: 20937f79d84cfac9f2688167fec5d111d9b23f87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 47f6faa91e957ceb902780a9c2abc00f237f19ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2522_00

Hsd-es-id: no sighting
Original commit date: Tue Dec 24 08:08:40 2019 -0800
Change-Id: Iadd1d13ceb2fe874ae86633c8b7dcc558b0b16f2
Original commit hash: 32bdbf0e4a50dc728b7ec329e4755ab7ff76beed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c6d201a0c764ef749baab6bbf83536263694a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:21 2020 -0800 
-------------------------------------------------------------------------------- 
[Problem]IFWI - TGL_Y_A2 LPDDR4 : Intermediate disconnect and reconnect happened with SD card connected on Pcie Bay-hub card
[Solution]
  1) Set the reset gpio polarity to active low
  2) Assign the clock[1] for both RP02(wifi) and RP07(x1 slot).Depeding on rework,clock will be assigned.F-38 rework has to be done on x1 slot to enable RP07
  3) Created Setup option for enabling the Pci x1 slot. And assign the clock[1] to the RP on the basis of whether the setup option is enable or disable

Hsd-es-id:1608142999

Original commit date: Mon Dec 23 17:26:25 2019 +0530
Change-Id: I9b2e4e9e89aae8336d160857d2db59ed37391600
Original commit hash: 6ba29e97191f563c016a9c01b8f3fd0eb292f07e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: c6a5c9f46544e5a15d0eaf8b8675b0c6e65dffc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:54:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Enable TCSS RTD3 BIOS menu option on TGL by default

Hsd-es-id: 22010018227
Original commit date: Mon Dec 23 13:28:25 2019 +0800
Change-Id: Iadca92fe311ca90e11b2942bef9c86d3df4aebc6
Original commit hash: da55994b356433d1005ccb097f18f36d059aac31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 4ed4a15dd05c6859b0546a59d2f2d46244853d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:58 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][TGL-Y-LP4x A6] Slp_s0 is not hitting with Daily BIOS

This commit fixes the condition for board id check logic bug.


Original commit date: Tue Dec 24 10:09:31 2019 +0800
Change-Id: I8ed1abcb11bf70c110ae67798c8572e12f502c65
Original commit hash: 3867a7014713e05d9cbdbf592bdb20ab19c0565d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 5c119bcc4c07c1e78bce3494ec3af4ba911874bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:56 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Use structure format MSR definition

IsConfigTdpSupported() in CpuPlatformLib is reused, which is consuming
MsrGetConfigTdpLevels() in MsrFruLib.

NOTE: There are some other minor changes to IsConfigTdpSupported()
and (Msr)GetConfigTdpLevels() in this patch.
1. Update IsConfigTdpSupported() to use TRUE/FALSE instead of 1/0.
2. Correct function description for (Msr)GetConfigTdpLevels().

Original commit date: Fri Dec 20 17:09:02 2019 +0800
Change-Id: I301ae812412331a8dd4d8d1a09ab1f79a3b21741
Original commit hash: d91b443b8deddd54f0c361a6c49235e3f7040224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 21a3f542986944c107a4556c15f6c3f4c8d9935f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:51 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
-PowerMgmtSmm

Original commit date: Fri Dec 20 09:39:45 2019 +0800
Change-Id: I24234ce5ba41fca42123744bd38a045e8abb030e
Original commit hash: f839953350b2e98966283ba66beccb88abd1fe0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

================================================================================ 
Commit: 069f59ce9687989ae8714bf20ae9ffef0e72000b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:46 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Update PL3 default value to disable

Original commit date: Tue Dec 17 15:59:57 2019 +0800
Change-Id: I0220566dae728b4e718fd34d3ea269870a8cc4a1
Original commit hash: acdbc9f19aa07588f399e972b3532f3be7b54001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: e78acd7e59632e451554b235e34442867ffec22d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:38 2020 -0800 
-------------------------------------------------------------------------------- 
Suppressing PcieRootPortAspm setup option and set "L1" by default

Hsd-es-id: 16010178906
Impacted Platforms: TGL

Original commit date: Mon Dec 23 14:44:44 2019 +0530
Change-Id: Ie7d8937213a49d824bffbc5a2c4d3ef271dd373f
Original commit hash: 0ee6d859a5d81158ac47d956652b06ae9a127a24

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 08627841da971d261362fe7a916431d1f07d48da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:30 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ServerPlatformPkg: write to ROM(SPI) code region is causing invd of line and breaking FAF WA.

Original commit date: Wed Dec 18 17:34:18 2019 -0600
Change-Id: Ifa47fd72a29b9d6caef2dae754d18adaa019b419
Original commit hash: 34016246418c4417f50d1c8dd20502c246c3a45f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c

================================================================================ 
Commit: d8b72243233f90a639f1066304d1db8b6112721d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Dec 23 08:58:51 2019 -0800
Change-Id: Ic07e3c24648b6172dbc675087c8ced52d43fe6bc
Original commit hash: 3e91094fb650796d13bbba2369af53b75dab3ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2867747f2d8cbf096414c18d9e5e6dd24486000b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:23 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix PchPcieGetPhysicalLane for enterprise RP

Commit d8afd88 reverted PchPcieGetPhysicalLane implementation
back to CDF version which doesn't work with EBG initialization
code. This commits restores previous implementation.

Hsd-es-id: 1707090491
Original commit date: Mon Dec 23 14:38:34 2019 +0100
Change-Id: Ie23bfd5c11230df106c941306b7089f5c99fd1fc
Original commit hash: 05176de7fb31a057ec8bf2afdf264d07472eb810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c

================================================================================ 
Commit: 7ae39813cad7129b7d3231f2c028a3f38b7ae212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2521_00

Hsd-es-id: no sighting
Original commit date: Mon Dec 23 08:10:31 2019 -0800
Change-Id: I6b05f841a3b501743d3a739a295d600515b61bf5
Original commit hash: 14658c8d31789b2c557dfafec8e3ffc41b0e5a93

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 745b2b4caf711fc50c7bc441618d070c31f4d1c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:14 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSilicon]: Split of PciExpressHelpersLib into Client and Enterprise specific instances

Due to difference in programming of Client, and Server specific IP's,
IP-specific programming is moved to respecively:
- PcieCientRpLib, and
- PcieEnterpriseRpLib,
while common PCIe defined features remain in PcieExpressHelpersLibrary

Hsd-es-id: 1707090491
Original commit date: Wed Dec 18 11:50:31 2019 +0100
Change-Id: I2277512604bc10217df982eeb0613e87ff83529f
Original commit hash: d8afd882d2eb2f389d0990635a46a4ae305f82b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: e19b8bfb14c6503d606861e3e8790c6f3f608de3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:53:04 2020 -0800 
-------------------------------------------------------------------------------- 
Removed CPU Flag checking for IPU and CPU NPK
Impact Platforms: RKL, JSL, TGL, ADL

Original commit date: Fri Dec 20 16:02:57 2019 +0800
Change-Id: I907159df84c25a675f25af4d8029a09832a15322
Original commit hash: 08de3db747821abc6259f0eeecbbfa60fe009d2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: fa0d34bb49d8e0d373cb1a559debba5f8924507b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:47 2020 -0800 
-------------------------------------------------------------------------------- 
Client platform AcpiFeatures: Use structure format MSR definition

Hsd-es-id: 1608808260
Original commit date: Fri Dec 20 15:06:13 2019 +0800
Change-Id: Icf85de07ecdbdaf8b3d7d10bf574928c1550ff63
Original commit hash: 2e9d0a214c0b2031ca4c98b669e1641372bc4f23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h

================================================================================ 
Commit: bd074f5f40d96063ac754e8f571742a439727c27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:44 2020 -0800 
-------------------------------------------------------------------------------- 
Description:C-State Latency control MSRs are programmed by BIOS.

Original commit date: Wed Dec 18 18:11:07 2019 +0800
Change-Id: I9ddadbbc3eefdc3a6e98da246b1f2f04759616ef
Original commit hash: 8c946fffeb5b645e5e8d5f096d2dd97d9e6cc305

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 0a5e0911712d223db27930744b4a206b79cdc01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.0.0

Original commit date: Fri Dec 20 17:18:28 2019 -0800
Change-Id: I1ba68cdb4edaf29d0820a9651f2c2266356ffc19
Original commit hash: 055344d5c438d65c7330672b44783fe2d1abfd50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a412994ca0916e830e60e92405b652b0bb29041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes.

Original commit date: Fri Dec 20 16:41:27 2019 -0800
Change-Id: Ia2ca8dd87f0d6921ff5e1735bc4460a33138aa1a
Original commit hash: 57cd518127493be5f2327d53e5e6ae19f67acf10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d0234c707bb4b306470e9a8f17fd5ac47756c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] [MRC] Stuck in a boot loop since when TxtClean is enabled
Solution: Enable EccClean for Warm Reset flow

Original commit date: Fri Dec 20 09:10:34 2019 +0800
Change-Id: If4f090a2fb4c7a78e8764fa4a9345b57f221c6c4
Original commit hash: 15e2becd80bc98c7d274de3e28cfa573cf7c9e1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 08d3f354d48ff8eb785bbc4a184cdac5e02302d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 19 05:10:41 2019 +0000
Original commit date: Thu Dec 19 05:10:41 2019 +0000
Change-Id: Iade8cbb8e1c1ad998a209cbad3608764ab041cb2
Original commit hash: 4cff7eb5c50cd617eeeea9a7483f9c162d50f975

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f929bd7c1615758be7fb94305967d301ab1165ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Need to Disable Opportunistic SR causing screen flickers.
Solution: 
    Clearing MSR_POWER_CTL (0x1fc) BIT2 in PeimMemoryInit() function in MemoryInit.c, and also MrcSetup.c file.

Original commit date: Tue Dec 17 15:50:13 2019 -0800
Change-Id: I53e4a28d9767fb3ed9a66d624b7447391b73934e
Original commit hash: f7ef0acebdc245008cb2c69bdbe1eb57f6840ab9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 36875ac1e89a9e7f205676c9ca74fd77da16f8da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:27 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 19 01:10:45 2019 +0000
Original commit date: Thu Dec 19 01:10:45 2019 +0000
Change-Id: Id1077a6b25fa5e12daf7e37c54825de901c67dbe
Original commit hash: 1c227c2fc5d3fdf425c77851f35d5104eb0574af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be2ce15f51184ea3a482dcf7c134733ab4bbbe9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:25 2020 -0800 
-------------------------------------------------------------------------------- 
Description:[TGL][MRC] LP5 enablement with ECT.

1: Update mLpddr5xQdp12Gb496bSpd in PeiSpdTables.c
2: Add support for LPDDR5 in GetSpdData.
3: Add suport for the following frequencies in CMOS override 0x4B:
   2200, 2800, 3600, 4000, and 4800
4: Added ucode 0x48 for SAGV stability

Original commit date: Mon Dec 16 17:02:36 2019 -0800
Change-Id: Id32a57dba6083882fc38334f4378963d74123e74
Original commit hash: 45b6d8c196f7be45c5251aabd65edeaca1e00eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000048.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h

================================================================================ 
Commit: f911a24423075ed584ee616ca23f850b72418d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:21 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 17 20:37:38 2019 +0000
Original commit date: Tue Dec 17 20:37:38 2019 +0000
Change-Id: I2075944a0d68afe56f11407f42e2c1e1fb8a202c
Original commit hash: a7dcbf481be092dea78f40c5c205a67a1fb088a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: add2afb19750acf7d508ed255191f1a1a041c717 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:19 2020 -0800 
-------------------------------------------------------------------------------- 
Description: S3 exit on TGL-U LP4 platform fails with PC 0A7F.
Solution:Memorry Size might not be saved in S3 when CRC changed.
Adding functionaolity to TGL MRC execution flow to perform saving values in Fast Boot and last SAGV point only.

Original commit date: Thu Nov 21 15:57:19 2019 -0800
Change-Id: Id1426589df04a417c0f30573955a2ef6f6d9d101
Original commit hash: 68658aac33b923e18c5f6c2029fd1f20a2d5cc74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 6efa73aae7fc770f7a20448ac1ead8839c7d8f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:17 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 17 16:42:39 2019 +0000
Original commit date: Tue Dec 17 16:42:39 2019 +0000
Change-Id: I90edd146e578ca3fa071fa769ee6507d0678c770
Original commit hash: 7a085ccea43f748659f45edd454420294796b7a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7934bbd1d81661c783c8c30757a0ff498817c37e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][LP4][MRC] Default SPD for TGL LPDDR4x Type 4 Platform has incorrect memory capacity
Solution: 
     1. Update the SPD data to be 8Gb
     2. Also noticed that other LP4x boards that is using 6Gb technology was also referencing this SPD and needed
        additional changes to include this SPD data

Original commit date: Thu Dec 12 18:20:41 2019 -0800
Change-Id: Ifcc3d68d7e70ba152f67fe7a34b3414448c4958b
Original commit hash: 28bddb4261742f1c43539d98b6f76fa45ce880e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 7c8a62179cfbe5af50e7fb067a20d0fa584b7088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 17 00:00:14 2019 +0000
Original commit date: Tue Dec 17 00:00:14 2019 +0000
Change-Id: I67c462a28057d19203bf393d5e3053ce056ab870
Original commit hash: 01561b59618436b369c6b087be624da3a8aed8cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc20a926e1d8ee1d7fe6e6ead5f21314bb76228a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Mon Dec 16 14:37:07 2019 -0800
Change-Id: Ie18661b373dc0bea9b11c75248397edb50013a52
Original commit hash: f1c9d8f41a1b31d73ed094022926ebaee9739137

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c022cff1990c3153b90094c8c548c3fb79cc6e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:52:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 22 08:48:17 2019 -0800
Change-Id: I0071345e6694a8aa3117f055a80ff71692d10af0
Original commit hash: 357085e6cfe44b8a47d40c50d5752ac07d083add

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 70d15288f1830a493b85f038f4c122c0ec2182b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2517_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 22 08:09:02 2019 -0800
Change-Id: I4d12682ac5b8eb39ddc33b3e5c6c304e1ec2216c
Original commit hash: c0437187b782e816e3c0b40da52651bc0ccf8260

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93e21bb4271e666f20c2a93b0fab2d221f1a366e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Dec 21 08:58:14 2019 -0800
Change-Id: Ib9924af5c50941c0c7a01c0786bc743aa7a9ae4a
Original commit hash: df00ca60290d12b85a37e6dd1de8acf97a8d1cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 28add6dfa3ab87666e21519ee583aa0ddefa0e83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2516_00

Hsd-es-id: no sighting
Original commit date: Sat Dec 21 08:09:01 2019 -0800
Change-Id: Ib02169c7aaa4d8b4cb6834f0ee01d1dd0f74b0e3
Original commit hash: e0ea91fab604afdfd0dbd5a1a0ee2c7c42f8f8a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9ceb623d948c3a723487007338d6f7bec0117a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Dec 21 00:31:42 2019 +0000
Original commit date: Sat Dec 21 00:31:42 2019 +0000
Original commit hash: febd18b72461b8eba6fd2517e2393e20575ce5bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bac1ae9d768fe7c0b5951ff5cde313e6ceb831ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:33 2020 -0800 
-------------------------------------------------------------------------------- 
Description: ASTRO and FMHC remapping configurations are not required for TGL.
Solution: Remap is handled in CMF.
Impacted Platforms: TGL, ADL

Original commit date: Tue Dec 10 13:19:53 2019 -0800
Change-Id: Iee7e024299b485f0b9a750bb32a19d7754c9f389
Original commit hash: de91c5a0587520f4a7f1116b6add736e553781d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: cd0ae22b11bbd49014b30a5077bf15323da8209d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Dec 20 09:03:11 2019 -0800
Change-Id: Ib7bc30c73dd901226b35295ebfb295b633db977d
Original commit hash: b9e3485bf2c5b7514334307fcfb49cee4ff31b95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a770f3246ac60e463f9613de6a9a1c88856971dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Fri Dec 20 08:42:29 2019 -0800
Change-Id: I5744db1481d48ad5e00438999902932672cf1ecf
Original commit hash: c57d3041fe4eacfc7c5f43d8ce59076fc88c67a4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 6c8b0f529eb64ceead183cc2f93927ba2b01d6f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:51:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2515_00

Hsd-es-id: no sighting
Original commit date: Fri Dec 20 08:08:19 2019 -0800
Change-Id: Id3001d5c68a93b63159621fd1e0959594dd2a4eb
Original commit hash: 5b969ed8a33dafae692c392d518e61fc3f062f0e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 022b7bd0543a7dbaaf27647935a586b25e585599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:48 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
Solution: Fixed for SaInitSmm

Original commit date: Fri Dec 20 16:44:29 2019 +0800
Change-Id: I4cd7a3a02536d8d7532dbad06ab5e2214fa3a920
Original commit hash: bcab51bb30bb5eee372828bfde08401c7457eb91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: cf54ded163d69d658cd9af9148514bd0177a93ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:44 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib"

This reverts commit 977488ee77873537c76777769dd7fa7f8f299368.

Hsd-es-id: n/a
Original commit date: Fri Dec 20 03:21:46 2019 -0800
Change-Id: I22badb3da4e13a5b608e19c5d093fe5809ef3a61
Original commit hash: ebd111ef9e2cdd02074c0b8d2c56918f1640fc39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: bc0608896b4a24d7f57e7480f0eaeda10c6d22ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:38 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
-CpuAcpi

Original commit date: Fri Dec 20 14:37:27 2019 +0800
Change-Id: Id9ab5148e80825a14110c6caf9855c9bd07d035e
Original commit hash: 6d57960d4cc7603d5b0d2e9ac56f1f0708baebdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: bebf5ca599223a8ea493895a8c1e3f182d7bdf55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:35 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Skip equalization for disabled root ports

Original commit date: Thu Dec 19 12:47:35 2019 +0100
Change-Id: Ieb23df433ed8299a910e507726cf99056e71a7e9
Original commit hash: 232127bf46ed892ac12f937fc03917d946bdf479

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 1e7d5a217ce1cbc4bf503c0bc1b8ad37f0c5ed89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:33 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Program SATA MSI-X table and PBAO offset

Since PBAO offset and MSI-X Table offset are write once reference
code should set it to 0 to lock the configuration. There is no
functional impact on this change as hardware defaults are typically
good.

Hsd-es-id: 1808393857
Original commit date: Wed Dec 4 13:10:28 2019 +0100
Change-Id: I84c50414bdaf24941560d1458623b55470efd4fb
Original commit hash: dcc5b6d5dfb9e2a95cb34ab52915b034ee1a2a71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: e7bdf41dade33eebeb84c2b6cd1bd677983f43a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]: Convert BIOS MSR definitions from macros to structure format.

 - Refactor Setup driver to be aligned with CPU MSR convergence

Original commit date: Thu Dec 19 17:20:11 2019 +0530
Change-Id: Iac5fb795709e3e21e1b9a3086233defad023f10b
Original commit hash: b6866f6ae36ea61e51f3d4f53aad93c550b3f9aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: a4e0bb53d6bed14466af5f7456efe262a9d008db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:28 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Do not include the Protocol/SmmThunk.h

In ADL, JSP, RKL, TGL PlatSamplePkg,
do not include the Protocol/SmmThunk.h in following files:
  EC/EC.c
  Include/Library/DxeSmmAcpiCustomLib.h

We don't support legacy BIOS any more, so remove the dependence of
ClientCommonPkg/Include/Protocol/SmmThunk.h and ClientCommonPkg/Csm.

Hsd-es-id: 1507645504
Original commit date: Fri Dec 13 11:27:48 2019 +0800
Change-Id: I37aad16c53fb5564ed8be57bc27a9d6a4fab9f19
Original commit hash: ac9fdfadf9d3fc84dfff70f5fbb5410efa977eda

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/EC.c
TigerLakePlatSamplePkg/Include/Library/DxeSmmAcpiCustomLib.h

================================================================================ 
Commit: 7aa747f2cfa18c0fb8357546625819d4efd3fdfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:23 2020 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib

Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
And also modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507645504
Original commit date: Wed Dec 11 15:26:47 2019 +0800
Change-Id: I3b23a8dba31aac747d21b3efead7c87b8548a0b9
Original commit hash: 977488ee77873537c76777769dd7fa7f8f299368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: 95a03ec9d0dfa703ed7f46683870edb8673eb954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][JSL][RKL][ADL] System will hang in platform init while plug in 128GB for validations, gate memory full load validations items.

Sync from CML 2528a1f7a83662749a30c19baf0617dc4fc960d8
Add this to avoid system hangs in Mtrrs setting (Out of resource).

Hsd-es-id: 1507643377
Original commit date: Tue Dec 17 14:11:19 2019 +0800
Change-Id: I0045e3428059fcf0da0115489871130fd09f2056
Original commit hash: 6e35f38fa35077a49dcfd6efca3f42ec259df78a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 4bb073a73abb5301eb41469130b1bca326426df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][VP] Boot w/gfx2 with IFWI 48.4 results in BSOD

Hsd-es-id:2209929062

Impacted Platforms:ADL

Original commit date: Fri Dec 20 08:55:15 2019 +0530
Change-Id: I8ebda875ecc3f960eec0e8661096ad54233df843
Original commit hash: b9e4d6e6f49b23ac4a24b04887ede26e0aa9128f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 66445dcbee8601d20a0b80449201ff3b91152ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:10 2020 -0800 
-------------------------------------------------------------------------------- 
Removed ASSERT in case of too small HECI buffer

Remove ASSERT_EFI_ERROR (Status) from HeciPacketReceive
function in ClientOneSiliconPkg\IpBlock\Me\HeciTransport\HeciTransportCoreLib\HeciTransportCoreLib.c.

Justification: A case in which the HECI buffer is too small isn't sufficient
cause to halt the boot.

Original commit date: Thu Dec 19 16:41:12 2019 +0100
Change-Id: I7305a93b4ed2d969ddd99174e3269b37fb5e4756
Original commit hash: b39524655e0310dc6d25c9f9a730a96d4b075445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 45337bd8695c2f2a98aaa5aeb820689b1a027a28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:05 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/ChipsetInit/: BIOS shall deliver White Mountain PHY recipe update

Updated the White Mountain PHY recipe binary with image version 106.

Hsd-es-id: 1809103035
Original commit date: Thu Dec 19 13:02:55 2019 +0100
Change-Id: I9a66ba0662bac8103cfc623ff7889367739331b2
Original commit hash: 0c4afe6b9582dcf3524d8ecdfd1ad297e6602168

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/PchHsio.h

================================================================================ 
Commit: efc5de574d5004859177d31862f29ec9e0eab76f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:50:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]: Convert BIOS MSR definitions from macros to structure format
- For PowerMgmtDxe

Original commit date: Fri Dec 13 17:15:02 2019 +0800
Change-Id: Ic3d4b16ee9457e9ad208826d269c8b5e4e8394fa
Original commit hash: 04914b2faf8e344a991444ae24c3e5939f26beb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: d2ce12850a39635772c7f2cfc776a6fa362ca246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1029

Original commit date: Thu Dec 19 16:06:01 2019 +0530
Change-Id: I40dee11274e3c8bd97719a2b3c137be9f6d40fd8
Original commit hash: 4dde06f48b4042e63a415a5a874fedccc19cec8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: addfcea143b6ef794809d7f385b6a91500d7d83d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Dec 19 09:01:23 2019 -0800
Change-Id: I923ffcced8dcb1b6710659f7be622ef87309839e
Original commit hash: 7d390e5aa33d8a7cec6bac715bb46596242deaa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f5a453eab801f8695de82a1592f43138aff6bc73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2514_00

Hsd-es-id: no sighting
Original commit date: Thu Dec 19 08:08:36 2019 -0800
Change-Id: I0e9f397cfc1568b7696c2d4130ab051dbf27ddc5
Original commit hash: 336b954d3e7b1e9420b5bdb599d6de227b7d5c8f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ff28ed3b4c33cb24325a2b05ea26082afc7425c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:27 2020 -0800 
-------------------------------------------------------------------------------- 
(Part2) FSP GCC binary size too big.

FSP total size was not updated in previous commit.
Fixed it in this commit.

Hsd-es-id: 1507663516
Original commit date: Thu Dec 19 15:20:12 2019 +0800
Change-Id: I28089898f76556e9ea26c20c27644101018c2f5c
Original commit hash: 3b5e5c0809aebf29746530eb36c9024caf9c5854

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: b20393e44f9da125c9712b987e6aaf49b087b6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:21 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Dekel FW Version Repeats twice in  BIOS menu
Impacted Platforms:TGL, RKL

Original commit date: Wed Dec 18 23:45:21 2019 +0530
Change-Id: I479458d8a6470f011a2400ad561ddc0a854910c2
Original commit hash: 5b7cf7f6a40f96f0b6e207d5c0453a87529770a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 791549df70dd77c27c1f0cb1b974be4f64014747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:11 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][TGL-A3][Corporate][consumer]After Disabling ME Platforms takes a lot of time to boot to OS.

Original commit date: Sun Dec 15 18:24:09 2019 +0800
Change-Id: Ie05765213bc36f87c3b0f818cb3e81b6f28ac3bd
Original commit hash: ce39d78df1801b066c9d9349d2a16030c4f017e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 75634273dcdb0cd547010a6832b70058b602d28d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:49:10 2020 -0800 
-------------------------------------------------------------------------------- 
[Problem] Unable to change RTD3 to disabled in TGL UP4 RVPs using bios setup menu
[Rootcause] Patch configuration table sets RTD3 to enabled by default for TGL UP4 RVPs
[Solution] Remove RTD3 entry from patch configuration table of TGL UP4 RVP

Original commit date: Thu Dec 19 10:58:25 2019 +0530
Change-Id: Ia65545a1fbe37e98f7f2402787ef44751e41d382
Original commit hash: 3065d80125a6c6a27a4c8a6c964094e7536676a6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: be777fabd1efa13ac8d35c60f0fe0253e709f59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:59 2020 -0800 
-------------------------------------------------------------------------------- 
FSP GCC binary size too big.

FSP-S free space was too large that can be shrinked.
This can fix FSP Wrapper build failure when using
FSP GCC built binary.

Hsd-es-id: 1507663516
Original commit date: Wed Dec 18 16:12:04 2019 +0800
Change-Id: I653f7333b8260833822824081e97f1baab872104
Original commit hash: 175f625f76971104dd1cafa08a2117427ab48b55

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 9c38f0d64f359620a7df21caf7384d09a9d67d34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:55 2020 -0800 
-------------------------------------------------------------------------------- 
Remove _DEP objects for PEP dependent devices

BC-RQTBCLF-686 : ACPI _DEP was used in a non-standard way and a _DEP
method is no longer needed as PEP driver (intelpep.sys) loads as a
boot start driver by OS

Port ICL patch https://git-amr-7.devtools.intel.com/gerrit/#/c/44117/
to ADL/RKL/TGL

Hsd-es-id: 2204758901
Original commit date: Tue Dec 17 22:12:17 2019 +0800
Change-Id: Ie86fd5e4039f80ce978a1df036692e5064800a7c
Original commit hash: 34444b80291f6e30a20141b5f5c0679aa06a85ee

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

================================================================================ 
Commit: 333e447e045bcdb4a5b5ff2255b58df0d26326d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:53 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib: Remove them

In ADL, JSP, RKL, TGL PlatSamplePkg, remove the following files:
  Library/DxeSmmInternalGraphicDeviceLib/*
  Include/Library/DxeSmmInternalGraphicDeviceLib.h
And also modify the dsc and inf files include them.

We don't support legacy BIOS any more, so remove them,
and also remove the dependence of ClientCommonPkg/Csm,

Hsd-es-id: 1507655611
Original commit date: Fri Dec 13 11:21:59 2019 +0800
Change-Id: Ied7dbb377b484b050c7866caa4316fe16b65a4b8
Original commit hash: 38c88aa12fcf45e5f32b1ba676060c178b93f628

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
TigerLakePlatSamplePkg/Include/Library/DxeSmmInternalGraphicDeviceLib.h
TigerLakePlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib/DxeSmmInternalGraphicDeviceLib.c
TigerLakePlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib/DxeSmmInternalGraphicDeviceLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: b3823c88d23ac1521fd854ec8f592181402def52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:45 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake Ax Unified (uCode+Punit) Production Patch 0x50

Original commit date: Tue Dec 17 16:44:25 2019 -0800
Change-Id: Idfc1bff2099c8c9e65a822280b0469ade0bdfb44
Original commit hash: d39d6f0867ff2ee451b56915c2bd62e7a0b60c97

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_0000004e.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000050.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: d8ed4f1ee65d0882bc5512f96c29710177d2e492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:40 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiReportFvLib: Fix FSP FV installation

This commit fixes the following FV installation conditions for FSP
at PeiReportFvLib in BoardPkg.

 - gMinPlatformPkgTokenSpaceGuid.PcdFspWrapperBootMode was
   always TRUE regardless of FSP build or EDK build,
   which was wrong.
   This commit lets PcdFspWrapperBootMode be configured by
   gSiPkgTokenSpaceGuid.PcdFspWrapperEnable which is
   determined by build options.
 - The FSP FVs except FSP-T are installed in IntelFsp2WrapperPkg
   so no need to install them again.
 - FSP-T FV is an exception from the case above.
   The FV is not installed anywhere else than PeiReportFvLib,
   so the installation stays in PeiReportFvLib
   so it is measuremed by TCG.

Hsd-es-id: 2209982376
Original commit date: Wed Dec 11 23:25:36 2019 -0800
Change-Id: Ic9fbd8d30b385a095ecf8c4c12daed855570d8d2
Original commit hash: 211e6e4a4bf7ba4a657689004d641832ff7c1441

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgPcd.dsc

================================================================================ 
Commit: 89b0650915fb69e77785723579fc52492f430219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:34 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Fix number of super speed ports reported for ADP-S

Original commit date: Wed Dec 18 16:27:47 2019 +0100
Change-Id: I4ef54dc5c3b295b30323c4e201d1589f7f004f88
Original commit hash: 52cfb4ca5f2c0a8d0938cbebb115e40a6fbba898

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 3340036ee9259812d000ea37e609f73276cb674f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Dec 18 09:01:21 2019 -0800
Change-Id: I4a017c22dbfbfae05ea552464e040f03bf7e13ea
Original commit hash: a92c3e0ff5b3e82c6a028cb8994b4f2901eba160

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d9a92b28dcb5df49c1ec7d758b8e1c0c6b54d2f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:17 2020 -0800 
-------------------------------------------------------------------------------- 
Code clean up

Original commit date: Wed Dec 18 08:43:56 2019 -0800
Change-Id: I7320165d11b9af56da7b68f997e51071dc48ddb1
Original commit hash: 8474b891c16d5e6b6a17f4269511b9e2cd46462c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 48ef1e3799b9517aa0f0835c0eb5a0567a8ed396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2513_00

Hsd-es-id: no sighting
Original commit date: Wed Dec 18 08:14:00 2019 -0800
Change-Id: Ie0c8c5bafd03ca9bd3e7ef7a46010b3057357408
Original commit hash: 45a00db4c25758fe3e6be6e2a242e179e3901ea1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02bbad83bb0528159a2d1d3f4f98b4ec3699aa78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:48:12 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSilicon/PeiItssLib: Minor bug fixes for Device Interrupt Tables

- removed PCD check for D30F0 in PCH-LP
- added D30F5 (TSN controller #2) in PCH-H
- fixed typos and added minor comments

Hsd-es-id: 14010511764
Original commit date: Mon Dec 2 14:35:44 2019 -0800
Change-Id: I43d82f9125a5300a78a2b99d4a2893a3d3a9d7fe
Original commit hash: 40b4ec9e5cd0d86a0bc37806772865f6e30bbc08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: e75b37670e4301f58aba7e8cc69e72fbdd0b5678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:55 2020 -0800 
-------------------------------------------------------------------------------- 
Description: BIOS compatibility Per Core Hyperthreading Support
Solution: Add Per_Core_Hyperthreading_Support to C1S and each platform

Original commit date: Thu Dec 12 16:49:57 2019 +0800
Change-Id: Iad1e8c8466bafc3f0b2380e38b2ca33383f24031
Original commit hash: ab5b3696854c7ec3d6336a019da1ee5e07c4cba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 466f20ebcf5fa1fb3836ceecaf3024c20eaf0d20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Capsule Update (BIOS Except components) Recovery Path needs sufficient FVs from SPI to continue seamless recovery

Fix only loading advanced FV issues,
The correct behavior is to load Advanced, UefiBoot and OsBoot FVs.

Hsd-es-id: 1507640246
Original commit date: Tue Dec 10 11:47:19 2019 +0800
Change-Id: I2ed7cb7b5bcd2166497dda42325ad8c31bd75f91
Original commit hash: 95a0eef0b9377204760f03b67b3b99498a286751

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf

================================================================================ 
Commit: aa8bc5637e5a705dd26e6c7eb0b7bf8a49f27f30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:44 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format

- Refactor EC driver to be aligned with CPU MSR convergence

Original commit date: Tue Dec 17 19:35:37 2019 +0800
Change-Id: I10e04df45c6b00ac2eabcec04abb34a81aa30b58
Original commit hash: 93ea7e13f1f5a91831f58072df666716147c08f1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 97a81b66569d761299371097ba4fcaec90fca025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][C1S][FSP] Fix dispatch mode boot failure with older PEI

The Post-Memory silicon reference code produces a HOB that PchInitFspTgl.efi
needs in its entry-point. However, PchInitFspTgl.efi does not implement a
DEPEX (or other mechanism) that requires the Post-Memory silicon reference
code to run before it executes, which is a violation of the PI specification.
The older version of PEI core happens to have a slightly different dispatch
algorithm that executes drivers in a slightly different order than the newest
one, which exposes this issue.

To fix this issue, callbacks have been added that are triggered when the
EndOfSiInitPpi is installed, which guarantees that the required HOBs will
exist by the time the callbacks are run.

Hsd-es-id: 22010000255
Original commit date: Mon Dec 16 14:19:02 2019 -0800
Change-Id: I3d2c933e12b350b2f5b026f84cadb7031990c18d
Original commit hash: 83a4aba56113a4aa6ec80dc871efa2ae9f8d1b15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: ec87d81c0f51a026a2d24f0aa42586e1454a1442 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:24 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake Ax Unified (uCode+Punit) Production Patch 0x4e

Original commit date: Thu Dec 12 15:43:07 2019 -0800
Change-Id: I8354f055f8a3cba0281bac2512811a8f720bcb44
Original commit hash: 97dc8c8ba399885890410cdd1f6eac25c902f8ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/postbuild.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_0000004a.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_0000004e.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 4c72695d4ee28ee67be2bebfece23bccc709e643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:16 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH SKU does not support RST feature in NVMe Boot

Add PCH_S SKUs in PchGetSupportedRstMode function

Hsd-es-id: 1609504791
Original commit date: Mon Dec 16 11:52:36 2019 -0800
Change-Id: I3d337381e5db6bc531ccd3bbf620c56baf82b61b
Original commit hash: 8ff257c568307d8f52d5402db776a85e4c07e432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 1ebae962bd0dc2076d2c41869a403fcf2bd12a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:14 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Add CPU features/configblock into RKL BIOS.

Original commit date: Tue Dec 17 17:12:18 2019 +0530
Change-Id: Ic9acb67b9892994a677d307f7ad422b832f73976
Original commit hash: a6ec206a56af31c49ebeaaf96300f5c4dac0645c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 6def3dbdd2bfeb5daa25090a3edbc8d32d3ae999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:10 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Default value for Native ASPM should be AUTO

Set Native ASPM to AUTO as default

Hsd-es-id: 14010500993
Original commit date: Wed Nov 27 17:51:32 2019 -0800
Change-Id: I1e0dcbb3b5cd4315e3aec02a8cc78b8d16efa90e
Original commit hash: 7eeffb90e36cae970bb6688cc059d7be14264128

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: f09b58b4bde8b9112cee4341dd03920c1463c8bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:47:07 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL][MRC] add support for RKL Board IDs, LP board swizzling and SPD table.

Changes:
- support New RKL Board IDs in both BIOS and MiniBios.
- update SPD for RKL boards include PPV board.
- LP4 byte swizzling support.

Original commit date: Mon Dec 16 21:39:18 2019 +0200
Change-Id: I8b6ee7a638d8fc2065affdd016980dbe72fd4b6a
Original commit hash: 2f47f3a5ec7755355cdff55e7ce27cd424bae10f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 27b94af9ef35fa6c0dbd77c3f96e5f8d198809cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Dec 17 09:04:11 2019 -0800
Change-Id: I85fce86ca577db89825be9be57dd5980402b9207
Original commit hash: cdea55090c82598393cbac6937e4b5219011cd71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f722802553a663d012eaec9bdc6217920523f544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:54 2020 -0800 
-------------------------------------------------------------------------------- 
Code clean up.

Original commit date: Tue Dec 17 08:41:42 2019 -0800
Change-Id: I517e611de130b8d026c5bf308ee146a84aebf6d5
Original commit hash: 6bc469826ec24e048b93fb23afd49891cacc6085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h

================================================================================ 
Commit: 09bec1e5425d240a8636565256e560a45bfd0d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2512_00

Hsd-es-id: no sighting
Original commit date: Tue Dec 17 08:10:57 2019 -0800
Change-Id: I75d561bc8d7ce96f9daf3c219e2d1e533da9e76a
Original commit hash: 6843444d8762d9a77b347950fe82217a8c960adc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e8b2bbbd418a45091e5c842b93d6e9a08237169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:45 2020 -0800 
-------------------------------------------------------------------------------- 
Description: [RKL] PCIe Gen3 support.
Solution: Adding Missed Policy Updates and Setup Variable.
Creating New Setup Form for Pcie Gen3 Related Setup Options.

Impacted Platform: RKL

Original commit date: Tue Dec 10 20:00:15 2019 +0530
Change-Id: Ib6cd2d7ebb5703687f607bb699bde9fdd690ad64
Original commit hash: 782ad6cd5b9a7030ce9537abd0855f50882131aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c

================================================================================ 
Commit: 359a7ae073ba76a5887134864a474fccf73d39b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:42 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Add option to configure Global Reset Mask/Trigger

Original commit date: Wed Dec 4 17:24:57 2019 +0100
Change-Id: Ie906ba38b560920629edb11f36f7c6b83f591e27
Original commit hash: b35f45d6b3ce7f65febb3dceead2746918345d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 1c958e5ee9df5ebc3b3451a2ada432f9eb3ad5f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:34 2020 -0800 
-------------------------------------------------------------------------------- 
Add CML BIOS Compatibility support for Gfx.

Original commit date: Tue Dec 17 13:22:47 2019 +0530
Change-Id: Ic952581a2a1f070655e0b40053be8134c09c8602
Original commit hash: bb4c1a0366071ea0c470978734f9436b457183f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 694e5066d0f9dba8f3c51ff60756600850204c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:26 2020 -0800 
-------------------------------------------------------------------------------- 
PCIEx4's L1PGLTREN needs to be programmed to 1 in the case of PKGC demotion from C9/C10 to C3

Impacted Platforms: TGL

Original commit date: Fri Dec 13 16:13:57 2019 +0530
Change-Id: I58b4d5df244d84ed473d6f2c696a02d206d6b3c7
Original commit hash: f7dd765b8e73bbb88e537581b5ad0e70beaa0111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 8dd011eb095e6a25ff90f88c7b88f068ea4d131e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:12 2020 -0800 
-------------------------------------------------------------------------------- 
Remove PcdSimicsEnable and update config block GUID.

- PcdSimicsEnable is not used in C1s, and CML MRC doesnt need to support Simics
- Update GUID for OcPreMemConfig

Original commit date: Mon Dec 16 15:28:21 2019 -0800
Change-Id: I68066326d66f217d73a75ad268880dbcaa445ae0
Original commit hash: 1eeda833f24e363e4e62c41f5a304060fa43482a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: f1ebf11fe72d2225a5f66ac1fcf277e0581d1ed3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:07 2020 -0800 
-------------------------------------------------------------------------------- 
Description:Corrected active Core count setting.

Original commit date: Fri Dec 13 10:00:48 2019 +0800
Change-Id: I16c2cc6ea58e58991f88e39d816c99a9ce4b77ee
Original commit hash: 3a9bb73352ee63c796b6418821f38317c61bbf70

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 08f3bbaad1b0c5f1e71913c5377416974f2949fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:05 2020 -0800 
-------------------------------------------------------------------------------- 
[Board] We shouldn't use other platform binrary file.

For TGL:
  1. TGL Z0 have been obsoleted, so remove Binaries_TglZ0
  2. We shouldn't use Binaries_icl.

For RKL:
  1. We shouldn't use Binaries_icl

Hsd-es-id: N/A
Original commit date: Mon Dec 16 09:39:26 2019 +0800
Change-Id: I87cf25ed2cb4fe7451b852b47fbff3c6b5849abb
Original commit hash: 855bb7a3138915ff26f8908a145015ad1f2ccd45

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0f524fdf2c75ea6a9a1bd91f15d5e04c6d87fbf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:46:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]System not waking from MS using LID_ACTION

Removed WWAN GPIO setting in postmem.

Hsd-es-id: 2209680424
Original commit date: Thu Dec 12 10:54:11 2019 +0800
Change-Id: I7ba0d4f91d0f6ef7e96ab5a282392210d6869903
Original commit hash: f4b87e929004c96a85b674abe99937031926d4e5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h

================================================================================ 
Commit: 8ec0d3ba8708fbe592cbdafcd2cad2ed5b41fed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:59 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][CAMERA]Fix for yellowbang observed for Flash LM3643.

RootCause: Wrong GPIO C18 was configured.
Solution: Configured B18 .

Hsd-es-id: 2209977469

Original commit date: Mon Dec 16 12:18:57 2019 +0530
Change-Id: Id85f7a1317ceca911df0779167a8b1a69a0b3732
Original commit hash: 216fb955fccdbf6354f7cde4807223034ca60f09

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e0834121166582a4a91463d41520c739321ba694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:49 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Code sync up.

Original commit date: Tue Dec 10 08:39:51 2019 -0800
Change-Id: Ida8fb11e8728c084aeafa33b999fcecd8190e390
Original commit hash: f9ed9e93a3e037b480ee13f45e2a54f893e99783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Private/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttWrapper.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAddressFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAnalyzer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttApiFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttCpgcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttDebug.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttLexer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMString.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMarginFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParametersCheck.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPauseRefresh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPermutations.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPrintHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSetContainer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSwizzleFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbol.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbols.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSysRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttLexer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMString.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMain.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMarginFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPauseRefresh.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPrintHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSetContainer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSwizzleFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSysRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlH.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibCnl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpioCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsfCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsRcrb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PttPtpRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2017_Win7.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/ReleaseNotes.txt
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f1f5d4fde963637f2de5208a5f61c49171c1bbc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:24 2020 -0800 
-------------------------------------------------------------------------------- 
TGL-LP A3][CAVS] WoV - DMIC Recording for 1 channel MIC Array (BIOS)
is sampling incorrectly

Hsd-es-id: 14010574298

Original commit date: Wed Dec 11 13:55:04 2019 -0800
Change-Id: If2a5654831b2bf17637f1139db473cc14d85e354
Original commit hash: ca8725fe04f547aa4e28ca4c75ac76432119df14

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.h

================================================================================ 
Commit: d0eedd49ea3ce433932ade55c84b524aa066c45e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 16 19:03:25 2019 +0000
Original commit date: Mon Dec 16 19:03:25 2019 +0000
Original commit hash: 1a5e55db9a69ede731e891fdda0f306613ea32ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c9d9900ea087c8afae9db1bf82520aee528649d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Code clean up.

Original commit date: Thu Dec 12 15:04:19 2019 -0800
Change-Id: I16f2e9d66bc39d193b5d1bd58171ba351f32d730
Original commit hash: a7aa44006a456d519a5a8c97258402de4ebe74af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0ad25892bbb49e9bf9854ef951e60298d80e41e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:09 2020 -0800 
-------------------------------------------------------------------------------- 
Description: SUT was not booting getting CPU exeption.
Impacted Platforms:ADL, TGL, RKL, JSL

Original commit date: Mon Dec 16 11:52:41 2019 +0530
Change-Id: I1e33bcb8b492eef186d02acd876cdb7b4dd41625
Original commit hash: 1d9605d5fd25c1ae25d0e244e7effbd6a1414b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: d99b41e95059fa343d3164e818ebf59d1d921219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:45:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Dec 16 08:59:41 2019 -0800
Change-Id: I202efa5aa24b9692a79b572e269c59ece2ce27a6
Original commit hash: be4feffe831fa2dea6413001794a19b4944164ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b6a9e1a7e36d86c70800d32a86820177b92b2534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:59 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Mon Dec 16 08:43:00 2019 -0800
Change-Id: Idbd67aed0c6e9375b952722c029f48c52f39f363
Original commit hash: 71a0344762a37c12154abb32a047937a1eb2c8c7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c

================================================================================ 
Commit: 6a3a4e578a428489431f9c14fc7aacc789ab123d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2511_00

Hsd-es-id: no sighting
Original commit date: Mon Dec 16 08:10:41 2019 -0800
Change-Id: Iffa0b90d6aa48719087aa1528ca5f4acc0909b65
Original commit hash: d665043f3f89c693abacd70727e5815fb8c23f36

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e4702722ee8a890fc5eb9ea1bad3b9b7d0835f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] HeciReset operation fails

When problems on HECI interface occurs UEFI FW tries to reset HECI interface.
It fails due to timeout.
Timeout is result, that whole time has been used for receive operation and time for reset has not been left.

Solution:
1. Introduce separate time pool for reset
2. Used time affects general transmission timeout if any time is available.

Original commit date: Fri Dec 13 16:41:30 2019 +0100
Change-Id: Ieb41c2f720eabe3f77a83ab29e2d909caddbe61c
Original commit hash: d3a7739dc9bccd8d65d62c682961afd4bdede5e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 196a4dd1d9384d2eb6977c805015bf31c884a6c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:44 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Added MultiVC support DMI features for SIP16 controller
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: Fri Dec 13 11:33:34 2019 +0530
Change-Id: I68a62704ee922e77b327e308c164640ddd289932
Original commit hash: 44de27e7cb974a61f9801a5795f485b5e44b894e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 4f64edf9f4dcbd5c36c7104e7502a4f702003e9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:38 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Code clean up for *.uni file

Original commit date: Fri Dec 13 14:44:05 2019 +0800
Change-Id: Iac49985b390e6b566f36d5f0dbe5762e9cc5a6c5
Original commit hash: c10ed76fff3b6f131e54cd6ec6159b65f1c94467

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/DebugSetup.uni
TigerLakePlatSamplePkg/Setup/MeSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7792efee41f11e2487c43594f7a9d37be8ef5fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:36 2020 -0800 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: Remove TraceHub relative code under ClientSiliconPkg

Clean up all TraceHub relative code under ClientSiliconPkg.
Change PlatformStatusCodeHandler to consumes the TraceHubDebugLib
under ClientOneSiliconPkg.

Hsd-es-id: 1507645515
Original commit date: Wed Dec 11 11:19:43 2019 +0800
Change-Id: Ib6fdbc1f7c637efbdf29cbfa8dd7932a95e0bb50
Original commit hash: b6ccda22a6a127f0bcb1ec519e19e13e4faa3237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientSiliconPkg/Include/Library/TraceHubHookLib.h
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf

================================================================================ 
Commit: f9f800614786f90917923743be6d287ba82c24ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] BIOS Resiliency for NIST 800-193 capability

Hsd-es-id: 1507473684
Original commit date: Wed Oct 16 09:02:27 2019 +0800
Change-Id: I6e2572824287b4fddf863a6883b2834ac8558ed6
Original commit hash: 35053b2c39c75d49c9eb3cb13ef2f1eb883805f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakePlatSamplePkg/CapsulePkgRes.dsc
TigerLakePlatSamplePkg/CapsulePkgRes.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfigRes.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
TigerLakePlatSamplePkg/Include/Ppi/NvmExpressPassThru.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 85435f03a5199f523044f04e0ff2d15d6dc817b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] BIOS changes needed to support retimer compliance mode for BBR

Hsd-es-id: 2209650412
Original commit date: Thu Dec 12 21:02:35 2019 -0800
Change-Id: I03c92a10bca22de24a00d6df6f650518f0a0d8a4
Original commit hash: a92f1dad989ac37f0134843a8321a4df91637b82

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Include/Library/EcCommands.h
TigerLakePlatSamplePkg/Include/Library/EcTcssLib.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 5b3718e8e25c30456e037f0f559e7cb242757868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:44:02 2020 -0800 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg: Fix Embedded build from uCode capsule update implementation

Fix Embedded build from uCode capsule update implementation.

Hsd-es-id: 1507236892
Original commit date: Fri Dec 13 13:02:41 2019 +0800
Change-Id: I9ef0c4d3ec22f7ba121941c023c0fbfe78443ccb
Original commit hash: ea111ea8d717b2b2f2291d9143c3e3bcdc08f561

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat

================================================================================ 
Commit: e1aa7aaf5a32b80476c086ea02930f28593ee603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:54 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 15 09:02:51 2019 -0800
Change-Id: I2ef005e1398b823b1f8f3d99574ba8943e7960ab
Original commit hash: 43ce3725c700d4f98c5579bcd29ba222b03c0feb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 511938601c5d71026ef993be49a776e6a52a884a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 15 08:48:27 2019 -0800
Change-Id: I3920cc1fd71d3121a8a763131d889ef50059cef9
Original commit hash: f827a08fa72252d0e48b677996e682c335f240b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 796e3d1728ce4f3e6b8ae60934b941e0a08a52da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2507_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 15 08:08:33 2019 -0800
Change-Id: Id884ef56c8613a99b59e35bf35672b8557754d1c
Original commit hash: 82a0283243a0bd3588ed3dde051008c9769220f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 556d1b2a4b1d2265a9f6f5dfbc63075a0df8d3b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Dec 14 09:09:00 2019 -0800
Change-Id: Ibbcfaa3564eec0fb76691618c901351a5e347872
Original commit hash: 98b9a9265a67a907fd9d9b23169264796a3dff8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 626161d1da25201835c3633cf23d722bf51c44ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2506_00

Hsd-es-id: no sighting
Original commit date: Sat Dec 14 08:08:38 2019 -0800
Change-Id: I06eadf2facc1820ec035f2f9f37c1aad599ee36f
Original commit hash: ccc1bf11f3efc9b106e9a8520cfa99cb6c74608a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2231a60581172a77e0d6c20bc3af641eafb9afa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Fri Dec 13 15:16:32 2019 -0800
Change-Id: I14d22e8277f411b8713f9e13e0018e9a3eca52b6
Original commit hash: 8fe08e60d765289f10f9116ffc44c5a3282ec4c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1387c41d11a122c752a2bee58167941ae22f5a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 13 03:27:39 2019 +0000
Original commit date: Fri Dec 13 03:27:39 2019 +0000
Change-Id: I4c7b4aab76bd03f1bb5bcaa258325a9c8629056d
Original commit hash: 9197a4e910dc0a97dda0ae0af35d313f43b3476b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85d3838811cd89cce3a245291591b12d7c254ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][LP4]Asymmetry problem of CLk GrpPi on LP4
Change:
    Increasing all CLK, CTL and CMD initial values by 64.

Original commit date: Wed Dec 11 15:08:40 2019 -0800
Change-Id: I34f5e24122576bdc9dde2187dfac42444a00b9e4
Original commit hash: 2e38f9dd16b99f23de3219b55504bb37e75b54e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b861cb3c5ac16d05c1012e0b2350bace428fb67a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:18 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 13 03:02:26 2019 +0000
Original commit date: Fri Dec 13 03:02:26 2019 +0000
Change-Id: I01be1a45da11f390b92dbb6cf8bf9a053de1b93e
Original commit hash: 24f1c73f6ea0be6c04ed69ff6ca36fa33ace7482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d663f451e78b208ca70d7422d9cb7eae918583f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]Updated limit equations for the Unmatched Rx

Fix: Updated the TargetNUI and OffsetNUI settings as previous code was clearing OffsetNUI and RxDqsDelay which new formula needs
     Implement the new formula when sweeping using RxDqsOffset
     Affected functions: MrcReadMprTrainingNormal, ReadMprTraining, MrcCalcMaxRxMargin, DQTimeCentering1D

Original commit date: Mon Nov 4 14:41:08 2019 -0800
Change-Id: I84c839a716b94e666c0d68c6f538add2ab702228
Original commit hash: bf9a5fcb129a3a52ec07da8d5a807b30cdf253ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 173cae1345c099f78c3c33a5471a906bf1dbf5a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 12 19:10:13 2019 +0000
Original commit date: Thu Dec 12 19:10:13 2019 +0000
Change-Id: I6a402be9722507996c7922355cf23b51e71f7486
Original commit hash: 8056c37096dc90fc9061e9cc33d76a7b15ab6d4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 70a88ca0db56e3a254c6f4e55ed0847cb6c3bad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][LP4x] Unsaturate RxLoad comp at 4267

Issue:
    If the Rx load is saturated, we cannot train . This could result in reduced margins.

Root Cause:
    The Rx Load comp is being deliberately overridden and saturated in MrcDdrIoInit() at 4267, and this is not necessary to pass MRC at that speed.

Change:
    Getting rid of this code, unless design has a good reason for this.

Original commit date: Wed Dec 11 14:08:05 2019 -0800
Change-Id: I90b1f51b4b169cb61b47f154dd848b58c41dc348
Original commit hash: 3f6e3d84fdabcc51fa8baa80ca69cf6590e0705b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: def45ded612c3fe43dcc1bd0c85942da3bd33559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:09 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 12 18:08:19 2019 +0000
Original commit date: Thu Dec 12 18:08:19 2019 +0000
Change-Id: I3808fb003c66f36896d87c9bfa3f87fe4a0517ce
Original commit hash: 4095cc86ec3eaba94ad6d6b86a5df84d513b7531

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f009981a20d4e358a8bc7cd01154303d6b480b37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:07 2020 -0800 
-------------------------------------------------------------------------------- 
[MRC]SCLEAN Functionality is failing with Secrets asserted at PC :00D5.

Issue:
    SCLEAN Functionality is failing with Secrets asserted.

Root Cause:
    PRMRR needs to be locked before calling TxtLib ClearSecretsBit().

Change:
    Calling McRegistersLock() in MrcEccClean() function to get PRMRR locked.

Original commit date: Mon Dec 9 15:30:36 2019 -0800
Change-Id: Iee43acfdca623b3244368548b452c15687070fec
Original commit hash: 9841b6ad55fecc97c38c6daea09517f2f223ddac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 66ed76afea1756769591385b9d05f2b87bf1ac7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 12 02:21:25 2019 +0000
Original commit date: Thu Dec 12 02:21:25 2019 +0000
Change-Id: Iee51be612c0d4885fb034452a8c2f657df22c737
Original commit hash: 688b65350d7a19871360a620958c7882c341032a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4a1c0212fb2acf73bada7a7fe705a5b7a2f2a05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:03 2020 -0800 
-------------------------------------------------------------------------------- 
Issue:
  LPDDR4x fails 1D RxVref training due to insufficient rank-rank Rd-Rd turnarounds at 1600 Gear1
Root Cause:
  Insufficient rank-rank Rd-Rd turnaround
Change:
  Added changes to increase Rd-Rd turnaround
  
Original commit date: Wed Dec 11 15:26:13 2019 -0800
Change-Id: I5cd9631d0288c74a9285299698bf78b231431448
Original commit hash: d16ee6ff79d098ba00377e831f52d1681971064c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 4e94ddf87873e2660ab46802d56798821867e658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:43:01 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 12 00:57:42 2019 +0000
Original commit date: Thu Dec 12 00:57:42 2019 +0000
Change-Id: I54c80d9d20441bbe7c32bd1a03fb5eb1e578c4d8
Original commit hash: 04aaa0cbeef90ae08bb9a4428f18e9993ec0fed4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d57db047b7139de4f48b6252629c2523aef155df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:59 2020 -0800 
-------------------------------------------------------------------------------- 
[MRC]Issue:
  Unused code detected in SeekCacheLocation function.
  Inefficient cache search algorithm is also used.
Root Cause:
  Unused code and linear cache search algorithm.
Change
  Optimization of seeking Register Cache array.
  

Original commit date: Thu Nov 21 14:50:10 2019 -0800
Change-Id: Ic43f3f46946922aa76890a41dc3be260be8cc2a7
Original commit hash: 2dec0d10e7fc5a87195b516b9d24ceccdeb5cddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h

================================================================================ 
Commit: 65528e6f26e8fd09fa2388aaaec6aba69211c2d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:57 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Dec 11 19:50:20 2019 +0000
Original commit date: Wed Dec 11 19:50:20 2019 +0000
Change-Id: I773221a79de997b68833ac54e12ba72d548db81d
Original commit hash: 7b2d9c6ab55eacd9c6efdc5d2b120d38abdf31ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: afb2190e2e432317bf651330aec6f293235d7a96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]Code sync up of MRC interpreter

Change:
  MRC Interpreter new commands and improvments
  1. Fix commands execution when Sagv enabled
  2. On "Exit" command the Interpreter will execute all the remaining MRC steps that were not executed and exit to Bios/Minibios.
  3. The command "Exe2pc" renamed to "Goto", a new optional parameter SaGv is added to the command (see help of interpreter).
  4. A new command "c" (continue) is added - the command will execute all remaining command in the table and return to Interpreter loop.
  5. if the Mrc training is done the all execution commands such as Step,Execute.Goto.. are blocked, only non training commands are allowed.

Original commit date: Wed Nov 13 23:31:44 2019 -0800
Change-Id: Ic29cf10fa2b70c199891d4077f08f02ea989e44b
Original commit hash: 406fd76019e8cc08d6d7c5c0eb040ae12683dc19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 2060ab131a3449be948f6638ef0ea6578f8673a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:52 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 10 18:43:47 2019 +0000
Original commit date: Tue Dec 10 18:43:47 2019 +0000
Change-Id: Ia4fcd1926a1712e510616b32768d3786ec4bdf62
Original commit hash: 6b8349799bc67155304763267091c26dc8ec8943

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49f6349cfa3236434a91d8fab047ebc76c35adc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:49 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 10 07:12:26 2019 +0000
Original commit date: Tue Dec 10 07:12:26 2019 +0000
Change-Id: I6e2c7c0c40a655934c82e8981c4edec99998c279
Original commit hash: 0c0da7783d48f69fdc5b28493282f6b36c028555

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fefbbba4ae74fc2b05c489f0f8ad3dc3cc95e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TGl][MRC]Fixing incorrect offset calculation for MCMNTS_SPARE_0_0_0_MCHBAR if Channel > 0
Issue:
  Non updated value was reported for MCMNTS_SPARE_0_0_0_MCHBAR.Decoder_EBH field
Root Cause:
  MCMNTS_SPARE_0_0_0_MCHBAR.Decoder_EBH offset is incorrectly calculated for Channel > 0
Change
  MCMNTS_SPARE_0_0_0_MCHBAR.Decoder_EBH offset calculation was fixed and value was updated to 0x3 for channel 1 (or bigger)

Original commit date: Wed Dec 4 23:21:35 2019 -0800
Change-Id: I2e912509b7581c9205a579f30da2c9cfcbdea17a
Original commit hash: 86264e03e94191f240d08e35f66e2143b7436c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: f7fb67338c3e67053e5455e70daf3a9f6e057586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:45 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 5 19:57:01 2019 +0000
Original commit date: Thu Dec 5 19:57:01 2019 +0000
Change-Id: I6bc0f3236c5bb64373525d4866768d8f3ff7747c
Original commit hash: 5a38bbf2f200c94d95f4555c8cb15d7574a14089

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a8b323d3abffc88202c02cdb04d61ca6de06c64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 5 17:52:25 2019 +0000
Original commit date: Thu Dec 5 17:52:25 2019 +0000
Change-Id: I913e1be8edc56eefa66b97c2aa78f968428a3002
Original commit hash: ba029320050f7550a6e05d08cd0ef10945d667b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d592b7629ada5939c24ea9340d4fdca3c3db195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update the BDAT
Change:
  Added support for 2xMC.
  Updated the BDAT.
  Added the member MaxDqBits to the MrcOutput data structure. This stores the
  maximum number of Dq bits per memory technology.

Original commit date: Fri Oct 18 16:21:00 2019 -0700
Change-Id: I5bf335b4446eca4b7f29ccdc5a25b5614b292cd4
Original commit hash: 96061a3b55dcb350dd8bb388d10878fee0ff3c7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4e7c035cf96c9fd54ead5492bdce672a5c8ac8b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Wed Dec 4 17:10:23 2019 -0800
Change-Id: I6c630eaf85c985de96190c6654d715ba54258cc3
Original commit hash: aefc41e28765ed215596b809f16e8c5161dfc44b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb714b1b975f2f4d6c2ba29920996200e8ad8968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:31 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]TigerLakeBoardPkg/PeiBoardConfigLib: Fix EC command condition in board detection phase

This commit fixes the condition for board related variable availability.
Any BoardID in NV storage can unexpectedly pass the check logic
in IsvalidBoardInformationStored() due to the bug. If BoardID is invalid,
the logic is supposed to return FALSE so all Board related information is
supposed to be read from EC. The bug caused invalid board information
being used on booting.
If other components than BIOS, such as CSME or user interrupts, initiate
a reset before saving Board related information to NV storage,
the Board related variables cannot be valid, BoardID stays zero in NV storage.
Under such scenario, the logic in IsvalidBoardInformationStored() should
return FALSE by checking BoardID non-zero AND non-BoardIdUnknown1.

Original commit date: Thu Dec 12 23:07:38 2019 -0800
Change-Id: I0193d45a3cb5612094930da42361951a1621d3fb
Original commit hash: d9de8af8c5bba3468ec33fde9511508d45ab4df8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: da37be8a79f34ae274af93145ee34c9e46082063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:28 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg/PeiGraphicsInitLib: Fix build error in GraphicsInitLib and PmcPrivateLib for X-compatibiity support

This commit fixes the build error due to missing
gGraphicsPeiConfigGuid and SaInitLib for building PeiGraphicsInitLib,
gPmConfigGuid and gFivrConfigGuid for building PmcPrivateLib.

Hsd-es-id: NA
Original commit date: Wed Dec 11 14:35:34 2019 -0800
Change-Id: I21c5323cb67aaa89ff355a2aa1083563636d8caf
Original commit hash: cf20d892b5da42e142f94d05936e97b0ab028983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf

================================================================================ 
Commit: 9c1201425beb98d3f4c61a857ee84eefa16705ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Dec 13 09:00:20 2019 -0800
Change-Id: Ib56805c91b9ab8c8b2cbb9f7dfcbedf9e80641b8
Original commit hash: 756bef2e382c68aa5a75a70dfd8ade6f77b88b71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cffee545fdba8e2d869b108e10da1aeb35efab5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:15 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Dekel request for FW download when one of lane goes into PS0
Solution: Moving PciExpressInit and PegVga Initialization to PostMem Initialization
Impacted Platforms: TGL

Original commit date: Tue Nov 26 10:11:28 2019 +0530
Change-Id: Ie19d32f59fba9e5ba6a19b80f416dc81fe0c8246
Original commit hash: 634acc851fb44256fed4df64922783d102b52e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h

================================================================================ 
Commit: feac5deb73c03415164288520c32fdbd19de588b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2505_00

Hsd-es-id: no sighting
Original commit date: Fri Dec 13 08:08:31 2019 -0800
Change-Id: I9aa7b6b0d6fa599bb3d2abd4e8ea0f9300375ba8
Original commit hash: d9594744bfb68ed477496dc1716b7655caf42952

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33fca92f9944721c16fc5681199a7e24a928e126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:10 2020 -0800 
-------------------------------------------------------------------------------- 
Fix "External - EDK II Xcode" build fail

Hsd-es-id: 14010192849

Original commit date: Fri Dec 13 20:44:02 2019 +0800
Change-Id: I271a6442015c2305d58702b7d4c1f5c8372d41db
Original commit hash: ba6cef5bfde071987151dfd1ad1abc6d48dd8f70

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: d829cd454bbab311bc75e29962299e83ada138e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:42:05 2020 -0800 
-------------------------------------------------------------------------------- 
Platform does not boot after enabling hot-plugs for SATA

Changing hot-plug to use single GPIO for each SATA controller

Hsd-es-id: 1809202947
Original commit date: Fri Nov 29 15:41:39 2019 +0100
Change-Id: Ife86e46bb74a25fce4db71aa0c6718c897c23003
Original commit hash: 5a2c3cac0d65dedc873bc060b1624f7871f5e56f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c

================================================================================ 
Commit: 2077c7369dc8787bed24c98d3ad1d74763d86596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Some PCIe settings are not being set in LoadCpuPcieRpConfigDefault
Impacted Platforms: TGL

Original commit date: Thu Dec 12 12:16:10 2019 +0530
Change-Id: I52f0f44d282b32120aa8637ceb58cd03aeca630f
Original commit hash: 862d0add19ee1ad30b26799ed5e7a9545e059b96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: db6f51c0c5aac755a9b6390c6dab65f7ce3f7960 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:54 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add IO standby settings for MIPI_PANEL_RESET function

When we added MIPI_PANEL_RESET function support we forgot
to add IO standby settigns for it which caused the TGL BIOS
to assert if MIPI panel have been enabled.

Hsd-es-id: 1608216377
Original commit date: Tue Dec 10 11:37:58 2019 +0100
Change-Id: I2c5f3f5d36c3f639d6fd97eb45a6456210f3eeee
Original commit hash: 3e5338db9311638e2cdc1e785dd1654af8735862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: f2ad76063c6196963dcaedaedc365b8f22c53464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:47 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures"
This reverts commit f451d4f4886b90094fc92397d53789f4b9381ef2.
Impacted Platforms:TGL

Original commit date: Thu Dec 12 15:50:43 2019 +0530
Change-Id: I02d49861e2b5229b6288613a652f8897e914cde3
Original commit hash: a083150012731dbd385033e4a6fc286874db6fe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 295e03570fea78fc1914579b907696e06c7f84ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:42 2020 -0800 
-------------------------------------------------------------------------------- 
Improve build scripts for checking absence of internal template file and adapt

Added checks for template file in script such that it will be generated only when required.
External package will include it by default for given product choice.
Deter from removing SiPkg.dec if already exists

Hsd-es-id: 14010192849
Original commit date: Fri Dec 6 17:20:08 2019 -0800
Change-Id: I4f5a252a6cd8d8689af10d1d9097844aabd928e9
Original commit hash: e4d8066bc522294c2c65025bf0059583eea37fcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/cln.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: a597e449d896a803da140ae638be0af88cffeeeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U]: P1 and P3  max fused ratio is not getting greater than zero with release BIOS
--In TGL platform, only TGL H is able to support the OCMB commmand, 0x1C

Original commit date: Thu Dec 5 17:41:58 2019 +0800
Change-Id: I45831b923593e2bed68c897f3cfaa4613b5f5d11
Original commit hash: 1aae38198205db74dc60d8c9eee3e726aacdc1ff

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 9722db1fdb3e327748de32a42a660d645e5a9fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:18 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSilicon/PeiPmcPrivateLib: Disabling the setting of a bit in a PMC register.

Original commit date: Tue Dec 10 10:37:55 2019 -0800
Change-Id: Ie8a59f488e849a0e14cb73d590b765e78b8ab8d3
Original commit hash: 76a51ea2fdc73667847c33963960b71d36f48804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 4a8694e824c652ed373219a2e55baaa22aed56c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Dec 12 08:58:21 2019 -0800
Change-Id: Idb83c9858d888c4502ab737d4f09b69db34bf2ad
Original commit hash: e8468432b1e9eaf90a01fd53621762732a126c61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 26880e2ba1300dd1813cf2700c3f2d3ff56f3eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:41:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2504_00

Hsd-es-id: no sighting
Original commit date: Thu Dec 12 08:11:53 2019 -0800
Change-Id: I81dadf0f300ab83cb30b86543c8b6b760dcf8cda
Original commit hash: f353ec1d5c0c49f12bb9842aa86b68c4bac68a6a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8098342f17e9aef3287a520dedf5fa29fdb89a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:40:58 2020 -0800 
-------------------------------------------------------------------------------- 
1809281352: BIOS changes to support Ignition FW

Introduce ignition detection API

Hsd-es-id: 1809281352
Original commit date: Fri Dec 6 14:20:42 2019 +0100
Change-Id: Ie0b3d6eabc48b008f92410252c5ff13fc4226aa9
Original commit hash: fa01011edddf47b682b5359e52243b250dd11342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h

================================================================================ 
Commit: a7c44652327b7ba0795a931f781769175d6417e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:40:47 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiReportFvLib: Remove unnecessary FV install

Remove unnecessary FV install.

Hsd-es-id: 1507236892
Original commit date: Thu Dec 12 15:22:57 2019 +0800
Change-Id: I5495cc88a21380cb56780b36d875aa77594c815b
Original commit hash: 9d524af041f14a226c855d3dd4ef77f7b89f3843

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 6c73a43401261232e9cc2a8f6a586156b0206ac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:40:38 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/.gitignore: [TGL] Fix untrack files repo problem

[TGL] Fix untrack files repo problem.

Hsd-es-id: 1507237494
Original commit date: Wed Dec 11 15:18:55 2019 +0800
Change-Id: Ib543ff121e56f9db5735c48b4775982321ac37a4
Original commit hash: 92144514469b75f57c6ad664d6a3a871be0dc02b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/cln.bat

================================================================================ 
Commit: 99b3b27dfbc8c43967087e9e12d0e446643e0e2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:40:36 2020 -0800 
-------------------------------------------------------------------------------- 
Publish ReadyToBoot event and trigger action to configure Power Management as final step before OS
Impacted Platforms: TGL

Original commit date: Thu Dec 5 11:05:29 2019 +0530
Change-Id: I8f3aee3d4ea0f3db519a9a2a9aa73a8df1163a21
Original commit hash: fb31cfa615817a962aac814e69594f034e8fb957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 22899664abd6963483de9cf92040df42ba285cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:40:16 2020 -0800 
-------------------------------------------------------------------------------- 
prebuild scripts: Eliminate the effect of timestamp for release build

In order to make client platforms release build reproducible,
adding a new build option for prebuild scripts to enable
the function to eliminate the effect of timestamp.

Hsd-es-id: 1507608356

Original commit date: Wed Nov 27 13:44:01 2019 +0800
Change-Id: Idb2b3ae2c2431724c6e83d54ea337d356a988ad1
Original commit hash: 9cdcb7070335842e73aea04d8074118c0813c202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/KeyEnroll/KeyEnroll.c
ClientSiliconPkg/BuildFsp.cmd
ClientSiliconPkg/BuildFsp.sh
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/PreBuild.sh
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 3776a49d85d76f0f0125e7f1e4413bd8b7ab5c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:40:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Dec 11 08:58:24 2019 -0800
Original commit date: Wed Dec 11 08:58:24 2019 -0800
Original commit hash: 1750538c82250c567cf76f4d040e628a42bb2e06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7781c8094ef925b1ef6a5316fad76d421c6fb633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:58 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiEnterprisePcieRpInitLib: Bios must detect Florin Cards in order to overwrite the Tx preset for this AIC

1. Refactored Gen3 PCIe equalization programming
2. Added BIOS setup menu options and policy to configure Gen3 PCIe equalization for phases 1-3

Hsd-es-id: 1808900150
Original commit date: Tue Nov 19 18:59:53 2019 +0100
Change-Id: I8977051aa4466e7de4b4fd616a91c9431955439c
Original commit hash: 756d2b073d7ccce8ab9f5fa7f266f3cd5f41f111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c

================================================================================ 
Commit: 74a65e7d33ff206a1b7190347c1e5037f8c42a2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2503_00

Wed Dec 11 08:08:33 2019 -0800
Original commit date: Wed Dec 11 08:08:33 2019 -0800
Original commit hash: a422cab3832cb07f256c3f082a05d6bad5bec783

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1101399a44629dd62d9a7ce1bbb5e0f86c02fa41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG] Print FOMS value for Lane all lanes

Clear FOMS INDEX bits: 0x464[31:29]
Impacted Platforms:TGL, ADL, RKL

Original commit date: Tue Dec 10 21:02:43 2019 +0530
Change-Id: If7a472b69cc83a8aea943558f259fb5cd3ab5169
Original commit hash: 925dfb1aabb523d5c0376a7df25a585875382edb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: bc76c740faa042bcba184bc2e782f7995c03e680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:45 2020 -0800 
-------------------------------------------------------------------------------- 
FSP GCC debug build hangs in FSP-M entry.

FspSerialIoUartDebugGetControllerNumber function
assumed local static variable can be writable but
it is not true in early SEC and PEI phase which
caused unexpected 0xFF returned and hang the system.

It should return stack variable when static variable
not writable.

Hsd-es-id: 2209871181
Original commit date: Tue Dec 10 22:22:29 2019 +0800
Change-Id: I09979842c0ca3211bf92da6b329eb9549f4e0e40
Original commit hash: cdee40bc991553c101f6f5f67fc572e5586b0ad4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c

================================================================================ 
Commit: c3b5a18ec0f203520f42168116d986bf99e43352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:40 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Boardpkg FDF: Fix No compression scneario at FvOsBoot

This commit fixes missing child FVs for SecureBoot enable/disable
with no compression at Fv.FvOsBoot section.

Hsd-es-id: 1409826079
Original commit date: Tue Dec 10 22:28:00 2019 -0800
Change-Id: Iacd72f0d6d289c90371c6c34a7e298632344ed39
Original commit hash: 665dad451d0778f8ed8dbc3474cf3a23fb1fabb4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: aa3d02eb3063e99cccb788d3f10108027fed3bba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:36 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Create Graphics Data Hob.
Save Number of External Graphics Card detected Data into Hob.
Platform Affected: TigerLake, RocketLake, JasperLake, ADL

Original commit date: Wed Nov 27 04:05:50 2019 +0530
Change-Id: I19b6827b6250571d8df00b4b6bdeb8a157f427c5
Original commit hash: 7c12ecee87a8a69f4c94841c674b8555569b0558

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 0b1dce75473f75bf6d34c29a58e365714c06eefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:21 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] ClientOneSiliconBuild.py support on MSVC/GCC5

1. Provide set system environment API. (Done)
2. Fix typo. (Done)
3. Change for correct license. (Done)
4. We need to have errorlevel status when RC build is failure. (Done)
5. We need to support GCC5 build. (Done)
6. We need to support MSVC build. (Done)

Hsd-es-id: 1607371485
Original commit date: Thu Nov 21 18:15:40 2019 +0800
Change-Id: If28c78bd4e1e93dfcd05b63caf228cf3c97505af
Original commit hash: 0bc4295392d7b64bd7d72a1d6717578704b65bbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 97765494776546fe92c5bb6a7039246d06a33c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][GCS] code update BoardId and GPIO table to support GCS board.

Revert SaSetup.hfr

Hsd-es-id: 1507621010
Original commit date: Tue Dec 10 17:01:04 2019 +0800
Change-Id: I7beb1e7f5cb1150abd0f337dca1e8e2b59db349c
Original commit hash: c71015b61b3ed354c112651a3c89bb5fac2a3a91

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a502c96e0c5d6d690471510038f29b429ce1887f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:08 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]PlatSamplePkg/Setup/PchSetup: I2C4 Controller option is not present under Serial IO configuration in BIOS.

Added support for I2C4 and I2C5 and removed option to enable I2C6&7 on PCH-H


Original commit date: Fri Dec 6 15:04:50 2019 -0800
Change-Id: Id243fc8379aabd9367385003255b3079aac934cb
Original commit hash: f400947b94fa38b756d50ef47905e6ec43e34fb7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 999eb44bdb24ddb3bf077b3b21ca834fe50aedcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:39:02 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL][KW] Klocwork Scan issue found in CrashLogDxe.c

If 'PmcFirmwareGenericError' NULL, do not print debug information.

Hsd-es-id: 2208893006

Original commit date: Mon Dec 9 13:33:43 2019 -0800
Change-Id: I386d820bab5817d0976507fcdf205e8fb27f36a0
Original commit hash: c117dbea14a17656c46b7f387d32e2b506ebe498

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c

================================================================================ 
Commit: 0a2008815aa38a3c7aa4bb0a305d20264876f65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:38:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Dec 10 08:59:32 2019 -0800
Original commit date: Tue Dec 10 08:59:32 2019 -0800
Original commit hash: 0f9f1a2aa4edf10d5866815ea1007058fc20dbf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9a7eb9a7dcbc19778ea5bcfd6ebe49a314a90823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:38:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2502_00

Tue Dec 10 08:10:07 2019 -0800
Original commit date: Tue Dec 10 08:10:07 2019 -0800
Original commit hash: 5baae3740beab469f89154488d632073622264d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 84dd83db103c8db739cba85e66386477f7618137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:38:48 2020 -0800 
-------------------------------------------------------------------------------- 
Platform not booting with some commits

Revert "Partial Revert "[ME] Make HECI dumps enabled by default in internal releases."
Revert "[ME] Make HECI dumps enabled by default in internal releases."

Original commit date: Tue Dec 10 13:35:16 2019 +0100
Change-Id: I3984cd1e1905375e34b0ef45652be0ff78becb77
Original commit hash: 1ebb03ff650007df43705c8addc53ff30862e335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8e6d3ef2abd7cc77b5a40dcf0be013d9dc629499 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:38:43 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "TigerlakeBoardPkg/BoardPkg DSC: Fix to disable debug mode"

This reverts commit 49561599190a24a8681af0aca4a5c5700b857a98.

This change doens't work for SEC Core. Needs to revert the change.

Hsd-es-id: 1609667558
Original commit date: Tue Dec 10 03:51:07 2019 -0700
Change-Id: I867d7a3d38be3fb8199ee250da78ffe04bdebb5c
Original commit hash: ec899b0c5a61802aa6dde1411e17422e87f0e366

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: f502f8c065af764dc9cbd39843fd9f16ecaf5f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:38:21 2020 -0800 
-------------------------------------------------------------------------------- 
Remove PCH_ICL from AlderLake, TigerLake and RocketLake builds

PCH_ICL was defined for both AlderLake and TigerLake
build targets which caused a part of code that was
only meant for ICL PCH to be included in TGL, ADL and RKL.

Summary of chagnes:
-All PCH_ICL flags around FIVR code have been removed since
FIVR is POR on TGL+
-All PCH-N specific code has been removed since there is no
N SKU on TGL ADL and RKL
-All code under #ifndef PCH_ICL has been removed since
only CNL code was under those flags.
-Flags around display DDI configuration have been removed
as display DDI is POR for TGL
-Memory reservation that we do in PCH ASL has been taken
from ICL since it applies to TGL+ as well

Hsd-es-id: n/a
Original commit date: Wed Nov 27 12:43:38 2019 +0100
Change-Id: I2ccbd04ad96703e29631ad266fca2a4e024073f9
Original commit hash: 145580c0be8a115e4f4f55e4f59a8fe9c0309bc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RTD3RstRaid.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 63531ea7004271161d2eb2cd575df0095f24d69c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:38:09 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiReportFvLib: Install FspT FV

As FspT is not measured by TCG code currently,
this commit installs the FV in PeiReportFvLib.
The FVs which are measured by TCG code want to be installed
so TCG callbacks are invoked to measure it accordingly.

Hsd-es-id: 2209853698
Original commit date: Thu Dec 5 15:04:10 2019 -0800
Change-Id: Ic4daeca427d16e35770ac8e7a1b4c5ec08baed74
Original commit hash: dd57341c663502dc27a905432eb744e6f8613e72

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: b8d55c06759e16d84ff4808e9b9c953cd76c2da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:56 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate:: uCode capsule update implementment

Report and BuildFvHob for PcdFlashFvMicrocode.
uCode capsule update recovery support.

Hsd-es-id: 1507236892
Original commit date: Fri Nov 1 18:23:54 2019 +0800
Change-Id: I71ba5888b408de79b0c9cdf799a0c15505c61732
Original commit hash: 64f08f484bc3020584768b2d0008713b8626a2e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakeBoardPkg/postbuild.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/MicroCodeUpdateHelpersLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_0000003e.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_0000004a.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 3fe3ffe760f239bb17be4c325f295096cee18635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:47 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg DSC, FDF: Organize FV and module compression algorithm

This commit defines macro for compression/decompression algorithm
in BoardPkg FDF so each FV section and module can use the macro
instead of using GUIDs. This helps the file keeps clean and
less bugs for future, also helps easily switching around
the compression/decompression algorithm from testing perspective.
This commit also adds the missing scenario for
No Compression plus SecureBoot in each DXE parent FVs.

The following changes are internal only.
- Adds Brotli compression/decompression algorithm support.
  As the SectionExtractionPei module which is built with
  Brotli library has size impact, this specific module is
  compressed by LZMA so DxeIpl built by LZMA decompresses it.
- The existing SectionExtractionPei module which runs signature
  verification stays compressed by LZMA. The verification runs
  reading from flash, and in that case LZMA performs faster than
  Brotli based on experiments.
- Keeps LZMA enabled by default and Brotli disabled.
- Adds build option "perfval" in the build script,
  which allows the performance build overrides default PCDs
  with different PCD settings for testing purpose.
  This commit adds Brotli support to the build option.

Hsd-es-id: 1409826079
Original commit date: Tue Oct 15 12:57:50 2019 -0700
Change-Id: Ib4874f2bc9bd067929eb13466ebd61d69c1a5907
Original commit hash: f61b67aa131e6d9aceba3b0645097c5b93fabf48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FCE/GuidToolDefinitionConf.ini
ClientCommonPkg/Tools/FMMT/FmmtConf.ini
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgBuildOption.dsc

================================================================================ 
Commit: b5a1c35855a315852097540931e03ca911dbfd52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:44 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Added CPU features/configblock into RKL BIOS
Solution: Updateed Smbios support.

Original commit date: Sun Dec 8 16:31:45 2019 +0530
Change-Id: Ib058ad125008db282ec11037767810bad8f4a738
Original commit hash: cb2c098589270ff3f5ce11c8ba277335aab15fd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 671469496454b6abe40b95096af01643d8f6d259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:39 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Add restricted tags for EXS feature.

Original commit date: Wed Nov 27 10:53:52 2019 +0800
Change-Id: I6970c7c658f9259f5074eb66cb2489ec51ea99b4
Original commit hash: 681445b2b3e798b83dd4e8facc4d7dcb1eb8a83a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/ElixirSprings.c

================================================================================ 
Commit: d3f854bcc2275f627a0ef19ce9db1c1c0d438b7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:27 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg/SerialIoI2c: Swapped HCNT and LCNT values in I2cMasterCommonLib for 400 kHz

Reversed vales for R_I2C_MEM_FS_SCL_HCNT and R_I2C_MEM_FS_SCL_LCNT


Original commit date: Fri Dec 6 15:28:35 2019 -0800
Change-Id: I8d9085e71e09c19e74711f97407f2bdc24a689e9
Original commit hash: 26a007585d9d82481928f08a5c20933da9945392

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c

================================================================================ 
Commit: bfc274cf3f2c0552fdf8624a4bd34b0fcf9168cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Dec 9 08:58:45 2019 -0800
Original commit date: Mon Dec 9 08:58:45 2019 -0800
Original commit hash: 3d59e2742e1f0c90f5cb480ac125ee19ffc64c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d7e0e8cb8b537d019c69cbb4033cc4b78df3342b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Dec 9 08:55:18 2019 -0800
Original commit date: Mon Dec 9 08:55:18 2019 -0800
Original commit hash: 00d91dacb00e1771c7d035d365c7bc3c96363f75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 238326d51a92ce3427214168dd1acaeef9ff180e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:37:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2501_00

Mon Dec 9 08:10:34 2019 -0800
Original commit date: Mon Dec 9 08:10:34 2019 -0800
Original commit hash: 1226c73dac7058cdefac07e1cace983b43126982

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67fba3b6c842d3fda868c05d343a6e99d031f075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Updating BT binaries to UEFI BT release 2.3

Updating BT binaries to UEFI BT release 2.3.

Hsd-es-id: 1507614381
Original commit date: Fri Dec 6 11:02:57 2019 +0800
Change-Id: Ia88adcb709038d6d1c56fc0802258a72cf25f8c8
Original commit hash: 2e5d7a79d5e87296902c357bc67b78b542a58738

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3a898b3251cf1473cc9e862b9392ff3e5eb7eeb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][Camera] Change Request for Flash Enabling of IR Cameras

1. RGB is SW trigger flash with GPIO; IR is sensor hw trigger without GPIO
2. RGB and IR are using same LM3643 flash HW, but need run in different mode: OV13858/White flash; OV7251/IR flash. Driver need this info to config LM3643 in corresponding mode

Change request:
1. Can config "Flash Options" for IR without "Flash Trigger GPIO"
2. Add one BIOS menu under Camera Flash Configuration to choose White or IR Led mode.

Hsd-es-id: 1608880726

Original commit date: Tue Nov 19 11:22:19 2019 +0530
Change-Id: I4a60e055fa51d582785eba8b5cf705caf1d9b4ec
Original commit hash: 305c08567fae9e75d02720c0a7898e03fd00435a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c40a2b0872922a54fadba0abbe0cb1a834e1776a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:48 2020 -0800 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
 - Updated for PolicyUpdate

Impacted Platforms: TGL, ADL, JSL, RKL

Original commit date: Wed Dec 4 15:47:34 2019 +0530
Change-Id: Ia063635e810bdb0ab793940133a3b433d851d103
Original commit hash: 2ee2d904b0e118d095f61883577ee4e6aee6737e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 6e8798f41070252a613e66eb126ee59624c571d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] TGL-GCS code update about BoardId and GPIO table

Work around boot mode is BOOT_WITH_FULL_CONFIGURATION when board id is TglULp4Gcs

Hsd-es-id: <1507621010>
Original commit date: Fri Nov 29 16:56:48 2019 +0800
Change-Id: Ic30c237b40599f742ae2e0f67e5fd17b9d367092
Original commit hash: 37316cb53847b687f08e0e39279ce0bc756cad0a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 7343eb943efc939cad0d53f8df4203766c959e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:42 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: FSP DXE driver should follow FSP 2.1 spec to send debug message by StatusCode service.

Add FSP DXE debug library to support report status code.

Hsd-es-id: 1507514019
Original commit date: Tue Dec 3 15:06:09 2019 +0800
Change-Id: Ic6bb4687a77574d7b4b96386b3fd7a5f85128226
Original commit hash: 7b5a4285d8f919ca43efa999e9a1feb09f0574a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
TigerLakeFspPkg/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.c
TigerLakeFspPkg/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.inf
TigerLakeFspPkg/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
TigerLakeFspPkg/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/RamStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/Usb3StatusCodeWorker.c

================================================================================ 
Commit: 1d8785e8e015805ffb9ae32ae4e40e3589621b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:39 2020 -0800 
-------------------------------------------------------------------------------- 
Description: IPU 2LM Configuration.
Impact Platforms:ADL

Original commit date: Thu Nov 28 13:25:31 2019 +0800
Change-Id: I07a818ded48118ab2ec42692249656262aad2e91
Original commit hash: 14d2c62e8ec687885a62c2e28cc2e2c067b15e68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/IpuInitFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c

================================================================================ 
Commit: 5dcdf1ec7960224860490c57cc06339a8cfe7b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:36 2020 -0800 
-------------------------------------------------------------------------------- 
Incorrect MemoryTotalWidth of type17 for ECC memory.

// MemoryTotalWidth = MemoryDataWidth + 8 * (MemoryBusWidthByte & 0x18);  <- Bug
MemoryTotalWidth = MemoryDataWidth + (MemoryBusWidthByte & 0x18);  <- Fix

Impacted platform: JasperLake, RocketLake, SwSandBox and TigerLake

Original commit date: Fri Nov 29 15:13:08 2019 +0800
Change-Id: Ie62725eace36152b862513a97398622fd7cdaab2
Original commit hash: cf37dc38d019c8691f1799091dc9fa14e3757a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 537111d60237c97daf469a7b93cb857896b33535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:32 2020 -0800 
-------------------------------------------------------------------------------- 
Description: PCIe Gen5 support - Program PTM registers from RCRB base + offset for SIP17 controller

1. Create PeiCupPcieSip16InitLib and PeiCupPcieSip17InitLib and implement PTM programming.
2. Create PeiCpuPcieInitFruLib to call PTM Init API according to SIP version.
3. Create GetCpuPcieSipInfo in CpuPcieInfoFruLib
4. In PeiCupPcieSip17InitLib, use CpuPcieSip17InitLibConstructor to initialize RCRB BAR.

Original commit date: Fri Nov 29 13:38:36 2019 +0800
Change-Id: I6139ad21f31f4169a6b10067e72b711475d9fb1e
Original commit hash: a17cbc4b9f9812b2f990164e25e9f85ce196a9f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/CpuPcieInfo.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: f4aad4795f538051b1ddd0226b6c2a3d90c9613d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:22 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Add board serial number as primary option for creating unique UUID

1. Ignore invalid MAC address from LAN/WLAN.
2. Add Board S/N from PSS (if available) as one of UUID sources: Board S/N > LAN MAC > WLAN MAC > Other sources or default.
3. Set Variant to 10xb and Version to 0101b as RFC 4122.

Hsd-es-id: 1507617728
Original commit date: Thu Dec 5 18:58:58 2019 +0800
Change-Id: I102d53f01192c1570b19318abd49a0bc9fbbe5fd
Original commit hash: e9bee064349c54dc7c6b5dab94e15cc1a44cfc56

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
TigerLakePlatSamplePkg/Include/Library/PssLib.h
TigerLakePlatSamplePkg/Library/PssLib/PssLib.c
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: 474edfe8b5a5aaeea23dd987b5e3e5edc616cf10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:20 2020 -0800 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg/BoardPkg DSC: Fix to disable debug mode

This commit overrides the debug log error level library instance
from MinPlatformPkg so the debug level is set properly.

Hsd-es-id: 2208927191
Original commit date: Tue Oct 1 14:18:36 2019 -0700
Change-Id: I4c67b7d3a4975970f2ff8d17a5e5c39d7613a320
Original commit hash: 49561599190a24a8681af0aca4a5c5700b857a98

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 66351751e8b61d04e2558506e5e8d41e32488043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:06 2020 -0800 
-------------------------------------------------------------------------------- 
VR Voltage limit is going back to '0' after restart
 - Remove Voltage Limit support for TGL, JSL and ADL.

Original commit date: Thu Dec 5 14:30:19 2019 +0530
Change-Id: I8d5562985f77698d818aae9a82d48f86d5b08a99
Original commit hash: f00c8812cef3e1eb5726e6f299823786cea05d5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 643684037a7f23ecd656c7b84c10d92e79db0b4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:36:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][TCSS] Cypress PD capsule framework is not synced from ICL to TGL

Add Cypress PD capsule function to TGL platform.

Add solutions:
a57ced0d5856df8ba2b8b811725b31e27542d447
cb99e2406b4bca4bc483bae97686d59cfa5396c7
43aca073071ccf8e36effbc57769f5396ae3cf7c

Hsd-es-id: 2209621968
Original commit date: Thu Nov 14 18:00:21 2019 +0800
Change-Id: Ie4e39efc005f7c948d6d8eb1e47087286db06d34
Original commit hash: ff445ea5b7b59bab4109611179229ae3f0cb0119

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b21984cc4b3751e0285bf8ea935319bc097497fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:56 2020 -0800 
-------------------------------------------------------------------------------- 
[Platform]Bios needs to populate "SKU Number"  field with unique data (Board ID + BOM ID) between different boards

Cherrypick ICL change to update SMBIOS Type 01 SKU Number with Board ID + BOM ID

Hsd-es-id: 2209650765,1507616405,1507616406,1507616408
Original commit date: Tue Dec 3 14:46:40 2019 +0800
Change-Id: I41ba4204f265a3bb775cde09b297ef77cf24564a
Original commit hash: c078d6be1f45316f7250e89a8bfecfb7f283511a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: fd40d5249ecc64a9f744c57463c53a8b5dad0613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:53 2020 -0800 
-------------------------------------------------------------------------------- 
Add CML-S CPUID support in MRC

Original commit date: Thu Dec 5 13:20:43 2019 -0800
Change-Id: I6bb906ffd5443bdd0c80479d149ba56cd00cadbc
Original commit hash: 273b898fe9b44cffd255fca792941af27e0d199b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 0b672c316267339199e80112151e6658d8bed496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Dec 8 09:01:05 2019 -0800
Original commit date: Sun Dec 8 09:01:05 2019 -0800
Original commit hash: 98632829873def7a330d056f6d90ceee76c07345

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cd6a39bc802d6daac7fd287c29f2b2b82ece982d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Sun Dec 8 08:52:10 2019 -0800
Original commit date: Sun Dec 8 08:52:10 2019 -0800
Original commit hash: de8a79456699c681146b17504695892e0c0a5889

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 9ef0640ae703f77836989f552ee1c24ad4441cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Sun Dec 8 08:48:51 2019 -0800
Original commit date: Sun Dec 8 08:48:51 2019 -0800
Original commit hash: 4a733ee581a34c653713a437d909bdcb1c8e29dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1596daeb8f982d376e490d9d1e47cff8af0653bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2497_00

Sun Dec 8 08:08:18 2019 -0800
Original commit date: Sun Dec 8 08:08:18 2019 -0800
Original commit hash: e03cb7adcd89c8e7cc80350af1572c7a148a06a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e3af8f626ff3db1fb5a90141734a5b63599fea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:26 2020 -0800 
-------------------------------------------------------------------------------- 
Description: : MRC X-compatibility support.

Original commit date: Wed Dec 4 15:09:07 2019 -0800
Change-Id: I5a0bdaa1298b9c3cdcc344de54a231459e1bcdf1
Original commit hash: 663d09c65383476ac6863e4ce02a58979fe0b5f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterCfl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h

================================================================================ 
Commit: 8e7859eacf7b048895a317ab0d63dfeb66021baa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Dec 7 09:01:58 2019 -0800
Original commit date: Sat Dec 7 09:01:58 2019 -0800
Original commit hash: ce10f0e38e435a70ee7ce83146e84b903167a380

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 107eb6669d708978b2c0ea5495159821189e14c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2496_00

Sat Dec 7 08:08:44 2019 -0800
Original commit date: Sat Dec 7 08:08:44 2019 -0800
Original commit hash: 9c571cfcdd7c89051a37bcb026c9cf6f2de00c11

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc5dd07feb7e5b476eccfa2c04adc8e7cc770261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:10 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Acpi: Correction for VMD Pep.

Hsd-es-id: 1809263028

Impacted Platforms: TGL

Original commit date: Fri Dec 6 18:32:41 2019 -0800
Change-Id: Ice4d8be1e2ec8f006ae9f393359daa21c39d2ece
Original commit hash: 40e6ff5600d1856c25f31c12c2796c1ada9f8473

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: ff9ee66480c777695d9fd7e87abd863c232dc31a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:35:01 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Nominal PL1 value is incorrectly programmed to 15W instead of 28W
Solution: Added a check for nominal/cTDP before setting the PL1
Impacted Platform: TGL

Original commit date: Thu Dec 5 15:41:42 2019 -0800
Change-Id: I200836bba105cb620576ff51fb707dff0093e88a
Original commit hash: 47e65105f2cedb6114a636b872d6cef15c667d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 583a5231aa84a8d22c45c044c841dc6231900d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:59 2020 -0800 
-------------------------------------------------------------------------------- 
Create TwoLm Fru Lib to accomodate Astro Controller.
Impacted platforms : TGL, ADL

Original commit date: Thu Dec 5 14:53:53 2019 +0530
Change-Id: If158df6f137ea2140b4c3a1b9c4cfd9922a9b426
Original commit hash: f5ad8208b652b60e349d07b78a238bfa55c12aac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/PeiTwoLmInitFruLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 7fa9162a834df138af5a8aee17857f21092d6a96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:53 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Add CPU features/configblock into RKL.
Solution: 1: Update CpuGeneration.
2: Add PECI SxReset and C10Reset.

Original commit date: Mon Nov 25 23:24:08 2019 +0530
Change-Id: Icbe2c3a834bb8d158aa4bd90583050ad31d196cb
Original commit hash: da297bf2725ec2e0fb69ed89dec7884a277b9bae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 7295e1ab186d74210b8da3d154cd01944d778e44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:50 2020 -0800 
-------------------------------------------------------------------------------- 
Description: [TGL]Corrected RTD3 table loading on TGL.
Update RTD3 ACPI and GPIO code. 

Original commit date: Wed Dec 4 09:52:27 2019 -0800
Change-Id: Ia33a302137158c98bd205b4ecab72b7e14982c37
Original commit hash: d2da31f7d8d9adfc8d872eaa1e88847cff001480

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 9e369da664895eee95c2e8aeff1a87346963112e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][DGR] Add Devils Gate Rock and Nifty Rock1.1 Feature.

Original commit date: Thu Oct 31 11:36:22 2019 +0530
Change-Id: I494447b0e1c42fc29a8c4a071b94ab8e6e0ca7a5
Original commit hash: bf87abb5f87fd18381bc47c4f71fe1c732216072

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 4265eb7a2488ecae2195eb7d5e645e23bf70c1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Dec 6 09:02:16 2019 -0800
Original commit date: Fri Dec 6 09:02:16 2019 -0800
Original commit hash: e55e59cd9cde105905eee3ae4df5940b4d044c49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7ee29044a026c997e98e77c80a91f61c6f865ad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Fri Dec 6 08:42:18 2019 -0800
Original commit date: Fri Dec 6 08:42:18 2019 -0800
Original commit hash: abc9721733718cab16c969f075c693063686a16c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 725d0d7e5ac997f07868993bea7ac1f2bc624b7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2495_00

Fri Dec 6 08:11:12 2019 -0800
Original commit date: Fri Dec 6 08:11:12 2019 -0800
Original commit hash: 5716b34598737470a149e46ccf3d7c5065463f95

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 725bd81dcdedfbd0a2a25728887297a47be7bde7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:15 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Code Sync up 
Impacted Platform: RKL

Original commit date: Thu Dec 5 16:05:51 2019 +0530
Change-Id: I0cb1c01ec92618ec9f8a309d62c5015d0edaf2c4
Original commit hash: a590833858db5e384b0dca420e2c08a584f61235

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/Include/Register/SaRegsPegGen3.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/GraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 8eae7e425661d694a8d0e3c42e67ff03ca68a236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:34:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Make HECI dumps enabled by default in internal releases.

Unify HeciTrace usage:
1. Use single PCD: gMeConfigSpaceGuid.PcdHeciDumpsEnabled
   in ClientOneSiliconPkg\SiPkg.dec
   for all targets

2. Limit PcdHeciDumpsEnabled to HeciTraceLib scope
   This causes:
	- Changes Get/Set pcd API
	- Limiting possiblility of dump changing to HeciTraceLib only

3. Change default trace settings to reflect request
4. Make change to PCH setting internal only
5. Add configuration interface

Original commit date: Fri Nov 8 10:24:12 2019 +0100
Change-Id: I702114b918d248ee31d9456c0572f7c4cc9b74cc
Original commit hash: 22d226446e277cb9475239c7f69193614ffbfdac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciTraceConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ff9471bbba5cb422a9dd003d873daf88f0b0bea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:49 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/FmpDeviceLibBtGAcm: Boot Guard ACM Capsule Update Seamless Recovery Support

Boot Guard ACM capsule update seamless recovery support.

Hsd-es-id: 1507237494
Original commit date: Tue Dec 3 16:00:52 2019 +0800
Change-Id: Ib06aa74532d1c81682bf7f751d1efd93afa7ee53
Original commit hash: 3e397788b86620b883538bcd64a9a0ecef33c176

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 7fa1cb32c805626f9a3d7d9ab40b2990f43ee22f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:46 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 6 05:38:58 2019 +0000
Original commit date: Fri Dec 6 05:38:58 2019 +0000
Original commit hash: 6b45a52f6d488885524c129827975eaebc9fe6df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2104039085b9783eefd0bf7386d96dd8d873125a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:35 2020 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Serial output using release BIOS

PROGRESS CODE status serial messages are printed on release BIOS version

Hsd-es-id: 1507580958
Original commit date: Tue Dec 3 14:42:54 2019 -0800
Change-Id: I199f713dd1ceda05484f0c72149f1b406fd0e93f
Original commit hash: f6d67ea0db5afed75ead5ab883e68fd60b67324d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 6b6a02fea290b01a1b56d060431471423cb628e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:33 2020 -0800 
-------------------------------------------------------------------------------- 
FspDescription is wrong in FSP binary.

Correct processor and PCH names in FSP binary.

Hsd-es-id: 1507627316
Original commit date: Thu Dec 5 10:39:18 2019 +0800
Change-Id: I41e53ae08ef5fab9a031fc06270524287b1b4ec0
Original commit hash: e18d6874e89a17ad24b1b0760c0aeaada201a7b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/FspDescription/FspDescription.txt

================================================================================ 
Commit: 159c192369bdc205a18b73dfc9542a10c13da141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:29 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL][KW] Klocwork Scan issues found in IniParsingLib.c

Return FALSE if Value is NULL.

Hsd-es-id: 2208892965

Original commit date: Thu Dec 5 14:24:42 2019 -0800
Change-Id: I2bd0ea3bc9df2bffee64661f2ee5a5e815af5f14
Original commit hash: 333ca79662f09010fb8e173687d6698aedb99438

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.c

================================================================================ 
Commit: 8970d7363b75f940d1cee3f4297f9c29e5c624c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:23 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakeUBoards: [TGL-UP3-DDR4] Warm Reset fails, Hang @ PC-0800 on DDR4 systems.

Temporarily disable SAGV to W/A issue.

Hsd-es-id: 2209732940
Original commit date: Thu Dec 5 16:52:11 2019 -0800
Change-Id: I8c68ff244469f2faa837d3a78283cbb6ec4db04b
Original commit hash: badebcbce3952e6ed08e0dc51f3d4c60efa94ee7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 6d6b89906bb7d2174c76dfd05db3c3127f4cbc7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 5 21:33:48 2019 +0000
Original commit date: Thu Dec 5 21:33:48 2019 +0000
Original commit hash: 749fd2042e6dca074f7b4cea4a83f7bc45500902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6aab742a72840e9debf619c01e4f7b19e883837a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:09 2020 -0800 
-------------------------------------------------------------------------------- 
SOC Independent IP Framework support

Resolution: 1. Implement SOC Independent IP(SIIP) IMR/Verification/Loader framework support
            2. Use PcdSiipEnable to control this feature, default setting for now is disabled.
Impacted: All C1S projects.

Original commit date: Tue Oct 29 22:19:27 2019 +0800
Change-Id: Ie478fd62271ebcd67d1a17b4e8938f2ea3d62065
Original commit hash: fcd55c4a96e0753d845524e321d1e7fd8c2a787a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibSiip.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 20972f4d741844ce763880734e97851f044d7a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1027

Original commit date: Wed Dec 4 18:10:19 2019 +0530
Change-Id: Ibffda65d585df1e0bc91edca7ba7501e0c53700d
Original commit hash: ad5d5ecb146be8592ca392bdf182f3de35854885

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 4c7d794f59f5cef5301624552166d27a2e3a4d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:33:02 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Added implementation to copy required field(PCIE_CAPLCTL_7_0SHADOW field ) in shadow register.
Impacted Platforms:TGL, ADL, SBX

Original commit date: Wed Dec 4 10:46:38 2019 -0800
Change-Id: I6f4ae4ef037a9f24fe88caffff2e6f9fa24bdd41
Original commit hash: 8eea7fa3d98f3413d025844d78d82df0c9d8ec72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 66f41085969435e48c16094755564d16d1f51e5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:57 2020 -0800 
-------------------------------------------------------------------------------- 
Adding Device ID support for TGL-H 8+1 CPU

Original commit date: Wed Nov 13 14:31:01 2019 -0800
Change-Id: Ieea790525bae83d86d353d90c4ef7cf26684cb23
Original commit hash: b36874ec58e7a84661c340a37bbf6ebc1bbc0b0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: c2df1d72066e25398583694edbe9eb2abbbb7326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Dec 5 09:16:42 2019 -0800
Original commit date: Thu Dec 5 09:16:42 2019 -0800
Original commit hash: 59e2b8fad27cce59afb105977462ac7a44af8f0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 61cf32903661e2607a89506f9110211b8e3ed07c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2494_00

Thu Dec 5 08:54:51 2019 -0800
Original commit date: Thu Dec 5 08:54:51 2019 -0800
Original commit hash: 9d5ae9de5a067f5dd30f20faac687c80769a72e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f84f77016df502b86496b6101a06c61d857a0fa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:38 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Programmable recipe to support cold boot PCIe failures
Add setup option to select value for Squelch programming. 
Impacted Platforms:TGL

Original commit date: Wed Nov 20 23:56:00 2019 +0530
Change-Id: I8b98fa4511dec309ad38e5505cf2bc56b1dd2c89
Original commit hash: f451d4f4886b90094fc92397d53789f4b9381ef2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b9f0f2af8ff79110febc875e3b4196c37500752a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Code clena up
Impacted Platforms: TGL

Original commit date: Wed Dec 4 15:12:14 2019 +0530
Change-Id: Ie1b6e4e0bdee2ac455504568d592e8cd2c9d0904
Original commit hash: 31cf25e152d47ffb928b74cf2f4a1995afa157c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 484ffde8cfa5d6bba115bd9b7ff93a00b23b6fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:30 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Allow FSP GitHub releases to build

Hsd-es-id: 14010354337

Original commit date: Tue Dec 3 14:20:20 2019 +0530
Change-Id: Ide72b20564a9dbc451c041678c1991399236b094
Original commit hash: 573b20ae3a33527228fca75efc9f1fac3db4577d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 85a1671fbedaaff5f0452e0ff31b82d1b7589257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:26 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Code sync up
1: RKL BIOS compatibility: Add PCIe Gen3 support in RKL.
2:Issue is Pcie Gen4 Config revision Macro's Redefinition in Gen3 Library.
3: Deleting Redundant Macro's.
Impacted Platform: RKL

Original commit date: Wed Dec 4 19:03:34 2019 +0530
Change-Id: I3db17802747e661a9979712f33714b2367f13a71
Original commit hash: 56d421409ff0fbfd4089c4c502e4fc8d0c608145

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h

================================================================================ 
Commit: 843fbed79f04eb2ccf5e4f4cee208409dfa70dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-UP4][HLK][19H1]:- USB Exposed port system Test Failed due to Improper Port Mapping.

USB device port _UPC and _PLD updated.

Hsd-es-id: 1609013318
Original commit date: Tue Dec 3 17:28:17 2019 +0800
Change-Id: I6cff1ebbd77f8f974abfe4e33f3181c7586ad130
Original commit hash: cdf687df74ec49fb26aff6d3e0167fc79555f79a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl

================================================================================ 
Commit: 853f4ea2df6af4be769980ca42062b36c1b71e58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:32:03 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x4a

Hsd-es-id: 14010518404
Original commit date: Tue Dec 3 17:21:22 2019 -0800
Change-Id: I7760ecb5e6151d8af8599a6050b76e4e828736aa
Original commit hash: 9fd21dfc622e8f9f9dabd3f68947fbe53ca66fcf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 79af159d24e2aca25339e007af2e5301990102be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][IOTG] ClientOneSiliconPkg\Fusa: Workaround to change default setting of PSF Fusa Parity

Change PSF Fusa parity to disable by default while conducting investigation due to system hang.

Hsd-es-id: 1507576684
Original commit date: Wed Nov 27 16:23:01 2019 +0800
Change-Id: I32d81a301e029097e850075be95856689d4d2409
Original commit hash: 3b07f16b35c7f0cd0873c9fdc785b1b273bd2541

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/FusaSetup.hfr

================================================================================ 
Commit: e33ebe9e1e815060408ab674ac09563d35e2c0f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:51 2020 -0800 
-------------------------------------------------------------------------------- 
Descripton: Fix SA PCIe Config block asserts due to mis-alignment.

Original commit date: Wed Dec 4 14:34:11 2019 -0800
Change-Id: I9566c66e856fa88f54a03cc3c86ea1891b3dff62
Original commit hash: 3733416c4e1e6d0cfa0fb513abab296e23b285d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h

================================================================================ 
Commit: 9e5c32cf4d6b54c315c4c8f9c2d546fe3e70da2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] LPDDR4 VDDQ knob does not take. 

Resolved "FSP Wrapper API" build failure

Original commit date: Wed Dec 4 09:40:16 2019 -0800
Change-Id: I8b2348b5f6c802a9622ab013b066dd17cb1d54a1
Original commit hash: b5192d4c8fa906075853f329c5703555a53c6b0d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 34c99517783dad7946575d8c69551451b64b5ce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Dec 4 19:33:45 2019 +0000
Original commit date: Wed Dec 4 19:33:45 2019 +0000
Original commit hash: a17b8ad89da17974ebe6a7c13ed1199aed150f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78d11ef995b8d79a7ce83ab480730fd10d0ea44d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][Not able to protect whole DMA region with PMR

1) Changed PMR coverage region: PLMR = 0 to (IMR - DMA buffer), PHMR = 4G to TOUUD
2) Moved the VTD driver call back to End of Silicon to align with EDK2 and FSP boot flow

Original commit date: Mon Nov 25 12:17:25 2019 -0800
Change-Id: I73cddc74b86bd18bb9f1d124d922f9b8769cd487
Original commit hash: 706bb7ed5d9b44050c76a1a69a38de39bbd5b978

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/VtdDataHob.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/DmarTable.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmr.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/VtdReg.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 989763643dbeca8e70057a40810c74385da25e01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Dec 4 09:03:37 2019 -0800
Original commit date: Wed Dec 4 09:03:37 2019 -0800
Original commit hash: b91926b3efb384227d83f66938e6730f1a14ad14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fe75f57dc3e2e155806c554d03fdecdb8891e352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Wed Dec 4 08:58:55 2019 -0800
Original commit date: Wed Dec 4 08:58:55 2019 -0800
Original commit hash: 4654860036cf07e008aee6b58417d1cade0aa224

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: b3cf6d752508d6e0fa8d27e9f765b83ff128e70d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:26 2020 -0800 
-------------------------------------------------------------------------------- 
Code clean up

Wed Dec 4 08:41:12 2019 -0800
Original commit date: Wed Dec 4 08:41:12 2019 -0800
Original commit hash: 00f361bbd18203c0cb52daeb477902e991c5fb4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
TigerLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: fb2e24d001af3bff9afce3a7b21595ed2a8df74f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2493_00

Wed Dec 4 08:09:08 2019 -0800
Original commit date: Wed Dec 4 08:09:08 2019 -0800
Original commit hash: d374884551cd01fca0bd1bec5383d3f9e9bb6b62

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8fa5a816a2d6bf04d56cc2131bea6b8255ffbfcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:31:04 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S][Platform][FSP] Currently RC code shouldn't exist any override tag and override folder

1. Remove redundant override tag
2. Remove redundant override folder

Hsd-es-id: 1507628483
Original commit date: Tue Dec 3 17:28:10 2019 +0800
Change-Id: I6934c14db9d2020599930035ca5db3dff3a65c2f
Original commit hash: 3736c8118b77f7dbcc9b15ec10557bf4a6a0918b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeFspPkg/FspBuildSteps.md
TigerLakeFspPkg/FspPkgBuildOption.dsc
TigerLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: f8e240660189c53b32dcecd272b66d57e18316b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:59 2020 -0800 
-------------------------------------------------------------------------------- 
Security Issue in Copymem Index Value
  - Security Fix
Hsd-es-id: 2208999992
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Tue Dec 3 17:08:18 2019 +0530
Change-Id: I8eb94d52fd87685706b8545357dc61686d61a400
Original commit hash: b979588920344583b79a0189f1d22dda92ae7607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c

================================================================================ 
Commit: b8f3500a8fdc33bdb18920dd9270f4bba28a6e09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:55 2020 -0800 
-------------------------------------------------------------------------------- 
Add PCIe Gen3 support in RKL.
Impacted Platform: RKL

Original commit date: Tue Sep 10 14:22:03 2019 +0530
Change-Id: Icac891bc8c986c6bd1f09762fa4259f4165fa7a9
Original commit hash: 6dc2178c0febb2f1c7a064b16ae95724d7420e71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Include/Register/SaRegsPegGen3.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/GraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/PeiSaPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieDmiLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/DxeCpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/PeiDxeSmmCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PcieTrainingPhase3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevelFactory.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingErrorCount.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTrainingBdat.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/SaPolicyPcieConfigParsing.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsioPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: d7159a668749b04a025f2f5996059d62b37682a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Tue Dec 3 21:46:07 2019 -0800
Change-Id: Idddad2a1e725f6ee4caa7e9fc81e0ecc87c407f3
Original commit hash: 45930d2bf8f78517498b4705e5537d296749ebc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 327a9abb80085f20c279d15368a2de7d2daecef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Dec 4 03:07:36 2019 +0000
Original commit date: Wed Dec 4 03:07:36 2019 +0000
Change-Id: I91b5a52831b353bfcc5b2510019d97eda2661f8d
Original commit hash: 77a82e5115fa908d488836f712ec57c03fc8c303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c63ff00fba5607783a6c6680cb3aa02e5193921a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] - ES2 gating fixe

1. LPDDR Overshoot is not restoring cached values as expected, and also causing random failures
2. MRC using too much baseline memory
3. DCC settings are being overwritten
4. Enable Rx ODT training

Original commit date: Mon Dec 2 17:00:27 2019 -0800
Change-Id: I6c662363bcec93a0325e91ac1eafd764fa29f34c
Original commit hash: 65543572322ac008434c0d37e01553c44236e710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5cb82cb8cf944ca7abc883552653245fb471d7fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Dec 4 02:44:54 2019 +0000
Original commit date: Wed Dec 4 02:44:54 2019 +0000
Change-Id: I41d41d14d605802d6f6f2160acce9428bc9c3307
Original commit hash: 3dd29456906e203da82f873bb97e791f96332514

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d40b6bb22bf2b515ffea85c61d1fa69e9c5f69d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] CTE Enabling

Issue:
Memory configurations with only MC1 populated result in an
MRC assert during Read Leveling training.

Root Cause:
The register offset for DataControl3 is calculated incorrectly resulting
in incorrect initialization of the DataControl3.Data variable. This
resulted in DataControl3.Gear1 getting set incorrectly.

Change:
Code causing the incorrect DataControl3Offset calculation. The "Controller" index from a previous loop was used
instead of the FirstController index.
Also resolved a rebase error where SampleDiv is not correctly calculated and HiBwDiv is not set in the UlxUlt case.

Original commit date: Tue Dec 3 09:36:32 2019 -0800
Change-Id: Ib931ab6bfb813366a1a287e9de8176be1c4e890a
Original commit hash: 97dc83fe96b8f9d7efb49ffc2ed0b1942e453a64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d6f59f4a6fd171fc897f93db70e4479f600c4ad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Dec 4 02:14:46 2019 +0000
Original commit date: Wed Dec 4 02:14:46 2019 +0000
Change-Id: Iea47dd172253f06766834364f91dce23e19d3b7d
Original commit hash: a8d5aa122ad09c2f862e7f18202de26b06754ce6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 603dbd64ff50e95787e048e988ac1d40e7d7e823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MEM]system hit BSOD/shutdown when entering PKGC7 and the memory is at G1 point

Issue:
    Running with DDR4 system (with only channel 1 populated), limiting the PKGC to PKGC6, and enable SAGV using the dfx on toggle mode
    and then open PKGC7, system will hang/BSOD/shutdown.

Root Cause:
    Stopping at BP inside MRC (right before it save the values for the training) and override the value of the catxeq so pcode can use it, system pass.

Change:
    Set OptCCCTxEq CMD/CTL TxEq to 0xC in power training for DDR as well in UpdateOptParamOffset() function in MrcCrosser.c file.

Original commit date: Tue Dec 3 14:47:24 2019 -0800
Change-Id: Ifd41490a16203ff2c00826c3c2d29ed30e8e4431
Original commit hash: 203a6da9581c173bc7b7c7803f45c8bdcc41dad2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 89827efb084de997c50d488b76540b5007890d12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable SAGV as Default

Original commit date: Tue Dec 3 16:14:54 2019 -0800
Change-Id: Iecce5dab93dd06fa126628c0f3a039251074d2ff
Original commit hash: 041659ff5f1d2ac591446e17e6b5da7ea3897190

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 465a11d95b32410187856a20f5b715e963d596ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:10 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: [TGL][MRC] Enable SAGV as Default

Hsd-es-id: 2209851527
Original commit date: Tue Nov 26 12:32:04 2019 -0800
Change-Id: Ic386de2d7ebf99d782a7c0973fb3931f4319fd06
Original commit hash: cf60ba8bcb0d25ca9ba3a611b23620b7799e4483

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e19ec542212eb8ae613e2ab94ce4df10686a2ae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:07 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 27 22:06:04 2019 +0000
Original commit date: Wed Nov 27 22:06:04 2019 +0000
Change-Id: I526b14840c75c996d0d681f5b0fd00f2f13419cf
Original commit hash: 39a84858171ae12d7b6783a6f75f1523720a2e90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba550e5b9c92d7a707697576ecab2abe1b575ccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Selfrefresh_latency and powerdown_latency need to be changed from the spec.

Issue:
  LPDDR4 Gear1 failing

Root Cause:
  Powerdown_Latency and Selfrefresh_Latency needs updated values

Solution:
  Update these settings to 7 and 6, respectively

Original commit date: Wed Nov 20 11:34:21 2019 -0800
Change-Id: I795f35b882d683e52cb3ba93e3133fa180edbeee
Original commit hash: 3412e5bfb54b2a43d17a1e33f64c9761e1bfd3bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: e3eb4d40af601100af6b0fe5c140ad625b7c251b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:03 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 27 21:41:42 2019 +0000
Original commit date: Wed Nov 27 21:41:42 2019 +0000
Change-Id: Ie10efb0f9e0b0bee06cebd82977be22a7c1b3868
Original commit hash: 19d2dbeee21c311e6df259b8223e2a520f4752bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a25241c7b5b150c64ba20c33ff513789617a3b40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:30:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TGl][MRC] -Code sync up 

1. Power Training 2 DPC DDR4 support for TGL H.
2. RTT_PARK and RTT_NOM training added.
3. We now properly train per-rank params using all bytes instead of just the first one
4. Power Training now supports training RxDqsP and RxDqsN separately
5. 3D DIMM ODT training deleted, everything converted to use TrainDdrOptParam instead
6. Wrapped all the RxVrefOffset hacks from A0 PO in Inputs->A0 to make sure B0 doesn't break
7. Flipped RxDqsOdt and RxDqOdt training due to failures seen when RxDqsOdt is trained first.
8. Fixed the print failures in early 2D algorithms when only MC 1 is populated.
9. Fixed CCC TxEq to set bit 4 to 1 if LPDDR
10. CAC Analog changes for VDDQ = 700mV
11. Code cleanup - Deleted a bunch of older power training code no longer used

Original commit date: Mon Oct 28 15:38:07 2019 -0700
Change-Id: I7788bd8ae1e9a937a7a4ccd5bfc7a2c93b9c0f36
Original commit hash: fec5f0c9f1256a70d5f175d6b098c24a2d77d3de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 43f6b61d03cb739e13c505e630269eb6b119b853 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:56 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 27 02:21:27 2019 +0000
Original commit date: Wed Nov 27 02:21:27 2019 +0000
Change-Id: I51db6c1f893d940bd2e6c53265fe8a8aabf9aac2
Original commit hash: 4a7a76f1ff0d1b3238162a9eb840e3607a6982ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b74803fe6613884018eb2794352773751b9cda2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:54 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]System stuck at PC DD5C (ECC_CLEAN_START) after issuing reset once secret bit is asserted in TXT Environment

Issue:
    When TXTClean enabled, Memory Scrubbing will perform Memory Read Test to check zeros, and system hangs.

Root Cause:
    This is 2nd entering of CPGC mode after setting to normal mode, required CPGC reset.

Change:
    Move out the setting of RD_CPL_CREDITS_INIT and  CREDITS_CONFIG_DONE from the one-time setting in Pre-Training and configure it whenever entering CPGC mode
    Clear CREDITS_CONFIG_DONE in normal mode
    Toggle Reset_CPGC from 0->1->0 in CPGC mode
    Save CHANNEL_ASSIGN and re-set after toggle Reset_CPGC

Original commit date: Fri Nov 22 13:42:30 2019 +0800
Change-Id: I4a5961622996d967016675f61fb416584ac93fe9
Original commit hash: cf0529bef6779b5c6c5782642e0b15380d4c8463

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 29f89768822ce48cb8ceed085ea9de79636b948e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:52 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 26 01:00:05 2019 +0000
Original commit date: Tue Nov 26 01:00:05 2019 +0000
Change-Id: I298394a6494a4febe692007a3becbd09b2d84a2a
Original commit hash: 719aa881af5cde113a7d1d07cdbae46e9055ca7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 472c449be050cdb99bac1a28f5566a39c8ca77c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Setting run1stcomp globally

Issue:
  run1stcomp is not set globally
Root Cause:
  Condition check is present
Change:
  Removing condition check

Original commit date: Thu Nov 21 16:23:37 2019 -0800
Change-Id: Ic27fef6c2cadce1569e0a11217708d013267638c
Original commit hash: 68fc2daec0ba175ed5ba9e9c0534ea0755376452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d697ddd45f4508c91ed7ac4df4f0eab5a968b22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:48 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 25 19:01:36 2019 +0000
Original commit date: Mon Nov 25 19:01:36 2019 +0000
Change-Id: I511c47e1994c7862df638ab89f76407941cada1b
Original commit hash: e15422b5c113f73dd870d4776836cdf97507a0ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3924b3ae8ffd38183ef9b47f572c8b91d10f8772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]CTE Enabling

Added macro for max bytes in DDR5 channel.
Created a new function which configures Data Invert Nibble feature based on Stepping, SKU, and DDR technology.
  This function updates the MCMISC partiton, DATA partition.
Updated ProgramDeswizzleRegisters() to configure the MRR Order based on DDR Type.
Updated ECC Program as ECC defaults to enabled.
Updated Phy Init:
  Optimized multiple CR reads to use FirstMC/FirstCh instead of searching through a for-loop.
  Updated VsxHiTargetV -> VsxHiTargetMv to match units used.
  Created new variable BlockSdlWithRcvEn as the configuration formula is used multiple times.
  Added new update to TcoControl1 & CccVoltageUsed registers for field TxVsxHiLeakerComp for B0/P0.
  Added new B0/P0 field DqsOdtVss and its configuration POR.
  Added stepping check around VccDllSampler.PullDownSlope as the field doesn't exist in B0/P0.
  Updated fields based on spec version 1.16:
    VttGenControl - DdrCRForceODTOn
    DataControl3 - TxEq_RankMuxDelay_offset, TxPerbit_RankMuxDelay_offset
    DdrCrVrefControl - SampleDivider, LoBWDivider
Fixed compile failures for CTE.
Fixed skipping DCC steps in CTE.

Original commit date: Mon Jul 8 17:24:12 2019 -0700
Change-Id: I9ef0898cc95226faaacc5bd5a930a8c3ab2ff60c
Original commit hash: 9499c1b9d4d22e44f37eadc80a2e4da462a6d6ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 066ac0ff3ec791fd9d9a1572e9a2cc41de381cb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Nov 23 01:31:36 2019 +0000
Original commit date: Sat Nov 23 01:31:36 2019 +0000
Change-Id: I1e394b4ee6ac7780e96f725653fb3bc910e514a8
Original commit hash: ca2a5b1b3e48dc5254291feb39f9d7dac0a3e219

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c36988274d2c9dceaca95c1c2454572093b98ba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]Fixing StubCode build (Removing STUB flag for MrcGetPutChar function declaration)
Issue:
  Stub code build is failing
Root Cause:
  STUB flag is hiding MrcGet/PutChar functions
Change:
  Remove STUB flag

Original commit date: Fri Nov 22 14:06:58 2019 -0800
Change-Id: Ib33053b9054290f6f2978e36e9e8888e70e48e13
Original commit hash: c4a1a6e7cac66d38774d4add9a794e02be789360

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h

================================================================================ 
Commit: 014f85874b2d2eae80368e6c0e35fd70f1e7feef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 22 23:51:08 2019 +0000
Original commit date: Fri Nov 22 23:51:08 2019 +0000
Change-Id: Idd4a33d7740ee2051fb8b0d819bacc1511a34f2a
Original commit hash: ca18aa79785c6533ff52b24fbc6081b1deb5824f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ad75ee880145f64e22ff4c7db933e273b638a11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:37 2020 -0800 
-------------------------------------------------------------------------------- 
Problem: Within Pre-Training we set the CKE signal high but never set it low before
setting the RESET pin high. This violates the Jedec Spec which states that CKE must be low
10ns before Reset is set high

Solution: Within DDR4 Jedec Reset force CKE low and then add a delay to account for 10ns plus additional
delay for CKE to acually be set low.

Fix: Forced CKE low and added 20ns of delay for the signal to properly meet spec

Original commit date: Thu Nov 14 14:16:46 2019 -0800
Change-Id: I368d87c74e921cdfb15a3f05f954b3b775d51cdc
Original commit hash: 4a5a1c86b4a25988701a1ffa3d1657aa21f437be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: e2b04dc7fa501bb7898c73fbc7be61eee97fc01f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:35 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Original commit date: Thu Nov 21 17:16:32 2019 -0800
Change-Id: I476c90aa2b22317851c64e2e5f3160051138d77d
Original commit hash: 454987bf664ea53cc9c88d5f052ffe0a77cbb449

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c55dcc9c3001723b086e144340894ee02502c789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] U-LPDDR4 VDDQ knob does not take.

Issue:
    Changed bios knob for VDDQ to 700Mv, Log reports max 1100.

Root Cause:
    Vddq Override knob in bios menu is not fully enabled.

Change:
    Update PreMem PEI Policy to support VddqVoltageOverride knob.

Original commit date: Thu Nov 14 10:25:00 2019 -0800
Change-Id: I9164c990b4a4b6bf2e4eacfa9189d13538bed8f0
Original commit hash: 37fe9822fa6857a54a350af9bbd054798424aa28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 14b4e427542e894ac9e81f4d24d0e7edb647821f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 21 02:21:08 2019 +0000
Original commit date: Thu Nov 21 02:21:08 2019 +0000
Change-Id: I8ae1be557b72ac36557c3cf666a039be7dac0bd2
Original commit hash: 505da7bf6afb9906111b9014f823a660e3cded68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 955136cf5ff35510282ec776d3c78a875eff9da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]Implement DDR5 Jedec Reset and Jedec Init Sequence

- Implemented DDR5 Jedec Reset and Jedec Init routines based on JEDEC Spec Rev0.88d
- Created DDR5 specific source files
- Implemented DDR5 MR definitions for MR0 through MR116
- GetSet Additions: GsmMccCsOverride, GsmMccCsOverrideVal
- GetSet Removals: GsmMccMr2Shadow, GsmMccSrtAvail
- Removed SetTcMr2ShadowReg which is legacy DDR3 code no longer needed
- Implemented MrcIssueNop and MrcIssueVrefCa functions for new MRH command
  types supported for DDR5
- Updated Refresh Timing functions for DDR5
- Updated MrcMrAddrToIndex to support DDR4 MR addresses and MPC commands
- Implemented unit test for MrcMrAddrToIndex
- Reduced tInit CTE timings to 10ns
- Added GsmMccMultiCycCmd to allow enabling of Multicycle MPC commands for DDR5
- Update: MC tRFC timing is now fetched from SPD tRFC instead of tRFC2
- Update: tZQCSGet now returns tZQLAT timing for DDR5
- Update: EnableMcMuticycleCs now sets MultiCycCmd bit required to enable multicycle MPC
- Update: MPC_Setup value now accounts for NMode and Gear as required in register spec
- Workaround: Denali expects DLL Reset as first command on 19ww36b model
- Update: ClkGrpPi and CkeGrpPi are now initialized for DDR5 in MrcDdrIoInit
- Update: Disabled RemapEnable since address remapping is not supported on CTE
- Update: Generic MRC FSM Timing Programming updated to support 19WW36b register definition
- Fix: tRRD is not initialized correctly for DDR5
- Update: SdramCount is now populated based on SPD PrimaryBusWidth field
- Update: DDR5 tXP timing
- Update: DDR5 Turnaround timings: tCCD_L, tCCD_S, tRDRDsg, tRDRDdg, tRDRDdr, tRDRDdd, tWTR_S, tWTR_L, tWRRDdg
- Update: DDR5 MR8 Read Preamble setting is now set to 0x1 - 1tCK - 10 pattern
- Update: DDR5 MR8 WritePreambleSettings is configured to 2tCK - 0010 pattern
- Update: DDR5 tRPRE timing
- Update: DDR5 UpdateSampOdtTiming
- Update: Adjusted tCL4RcvEn to resolve DDRPHY asserts on reads in CTE
- Fix: DDR5 tFAW timing incorrectly calculated
- Add: DDR5-4000 SPD for LocalStub mode
- Update: Turnaround timings
- Update: Configured phy settings for DDR5 preamble; tCKEValue; tWRPDEN
- Update: Adjusted Tcwl4TxDqs and TxDqPi\TxDqsPi for correct alignment to tCWL
- Update: Set correct DataControl3.wrpreamble setting for DDR5 2tCK preamble
- Update: Configure Single Cycle MPC commands at end of MRC
- Update: Jedec Init sets Command Timing mode for DDR5 DRAM
- Update: Applied workaround for 1607399243 (tMOD, tZQCAL, tZQCS)
- Update: Specify TDLLK units
- Update: Updated RoundTripDelay for DDR5
- Update: Added MrcGetNMode to fetch the currently configured Command Input Rate Timing (1N/2N)
- Update: Added 3tCK delay (CsOverrideDelay) between CS Override Disable and CS Override Value to avoid CA[5:13] transition during first NOP command
- Update: Adjusted Tcwl4TxDq for DDR5 1N mode
- Update: Adjusted Tcl4RcvEn for DDR5 1N Mode
- Update: Adjusted tCWL4TxDqFifoWrEn for DDR5 1N
- Update: Set GsmIocDataRxBurstLen to BL16 for DDR5
- Update: Dynamically enable 1N or 2N mode based on current NMode config in MrcSchedulerParametersConfig
- Update: Increased "Flash Size for GCC" by 4KB
- Update: Implement tMRR and tMRRMRW for DDR5
- Fix: Fixed bug where DDR5 SPD definition was used for DDR4\LP4\LP5 save restore
- Update: tMRR and tMRRMRW is now programmed for DDR5
- Update: Added DDR5 VREF calibration value enums for MR10, MR11, and MR12
- Update: Implement tRDPDENValue, and tWRPDENValue functions
- Update: Set MiscControl7.CmdDuration for DDR5
- Update: Frequency ratio is rounded down to an even number in Gear2

Original commit date: Tue Sep 10 17:31:26 2019 -0700
Change-Id: I1c64c96ce81aa14461f688c860cd34503d8a0ad7
Original commit hash: 8446c2ea503c619079d574792c18c23b156ba2e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 021f48b1c4d8cdb01269fec8cfff0f69b489fc2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 20 20:05:55 2019 +0000
Original commit date: Wed Nov 20 20:05:55 2019 +0000
Change-Id: I8b841c9fbe5c0db404ef7b207b50e03a593adbd7
Original commit hash: ac199538ce7ae39f355d23f9f0d070e89e797540

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea7639dfc9548031d5b7dfae24191b78892bb048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Remove CMOS option for IccMax

Original commit date: Tue Nov 19 15:30:11 2019 -0800
Change-Id: I819338c63fc126d049f10a4a56b2af9a50ef50d2
Original commit hash: aa8cd46ff3588d68995bf688c104717d47ea9ecc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5359df5c58b46154a5545cdcbec45fdc56fd1d97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 20 19:29:50 2019 +0000
Original commit date: Wed Nov 20 19:29:50 2019 +0000
Change-Id: Ifd0c4cfd7cdce48e42c1ada3dcc38aa67b4aaf7c
Original commit hash: 2608bfce08ac3e270e0c3d51efab1217a81a9835

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4425587ddf8d3cd2aa6b2c28726e4abca1779f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Code sync up of MRC interpreter

Issue:
    Training execution flow from MRC interpreter has multiple issues including multiple Jedec Resets
Root Cause:
    Missing functionality in TGL MRC Interpreter
Change:
   MRC Interpreter improvement (commands History)
   Adding commands History (using keyboard arrows as history) to MRC interpreter

Original commit date: Tue Nov 12 16:30:16 2019 -0800
Change-Id: I3644d07c252d37f5c0c9cb4909b06a50e766d7fb
Original commit hash: 38fa8c1912e1b526d81bf331493c0a3475e97c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c

================================================================================ 
Commit: 131e71cc56603ab8cb8a29183e715c6039f70d13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 20 00:27:19 2019 +0000
Original commit date: Wed Nov 20 00:27:19 2019 +0000
Change-Id: Ie6447aa15408a43e53f59298721cf02fd6931f8b
Original commit hash: 4bdb53d37ef0d15aa6b9de633b88abfd730e697f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68a73e6bd55c44ba8344c417fb49bdc2b26a9e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update DDR checks for the READ_BIOS_MC_REQ_ERROR

Issue:
  The DDR checks for the READ_BIOS_MC_REQ_ERROR need to be updated for TGL.

Root Cause:
  New errors to be added.

Change:
  Added new error codes and error messages.

Original commit date: Tue Nov 12 16:37:30 2019 -0800
Change-Id: I83c0cc1433a29769257e74111eb1ee0824d811f9
Original commit hash: 16c43784067255284bd76f08156fc08595a95bbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: cad1efde962b400467de26be1c499ce024ccf1fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:07 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 20 00:05:09 2019 +0000
Original commit date: Wed Nov 20 00:05:09 2019 +0000
Change-Id: I4f5879530d65d60165508504203fad239bd219f3
Original commit hash: 50ac3932211e944a7d1bbd4c9aeb1dd60e731f24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d5c1dd9febccb5bd811698de333f072f0dcd15f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] TGL Y update SPD for max freq to increase from 3733 to 4267

Update SPD data to allow for increase of max freq to 4267

Original commit date: Thu Nov 14 11:18:54 2019 -0800
Change-Id: I0622c1e03043846eac9e237f8e1f0953114056cd
Original commit hash: 7ad18e79c04cbbe93b38304e801d9b0f1f702a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: 756d60084b6822725fadb5e503c92b5e2ddd29b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:03 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 19 23:24:28 2019 +0000
Original commit date: Tue Nov 19 23:24:28 2019 +0000
Change-Id: Ie241d373d3323bef3e25fd836fd7dab9c01573f8
Original commit hash: 4708391f89b30015fb7ebe2fde1d09a9b950abe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38a628f529eb5d9011fdcb54d14d4a459c9c2645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:29:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TGl][MRC]Changing CMOS SAGV hook for two bits instead of one

Issue:
    The CMOS hook for Inputs->SaGvGear is only looking at a single bit (MRC_BIT7) but SaGvGear has four gears, [auto/G1/G2/G4].
Root Cause:
    Two bits should be used instead of one to relect four gears.
Change:
    Every Inputs->SaGvFreq[MrcSaGvPoint3:0] calcualtion was changed to use BIT6 and BIT7 of CMOS value.
    Also added a function call calculating the gear number. TGL doesn't have Gear4 to BIT[6:7]==11 is decoded to Auto(0).

Original commit date: Thu Nov 7 17:07:25 2019 -0800
Change-Id: I225c8fe35e6d54a0b319ff5e9aece424db2179df
Original commit hash: 3ab991069cb0adcc602656768302610d2a2f8f7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: 71cb76e78dd922362e3fb83ea8f075c479804165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Tue Nov 19 10:32:27 2019 -0800
Change-Id: I39ae46ba1b619ae674b398d20f830ba1c068e96e
Original commit hash: 1c76d680abfbbae287c592042b8a8090975e5773

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f683c042401f94acbd59b97cfea30f8ae2acebc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:54 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Fix Opal/Hdd password S3 flow

Enable Opal/HddPassword remodeling solution.

Hsd-es-id: 1607847533
Original commit date: Mon Nov 25 20:52:05 2019 +0800
Change-Id: Icec48c708dbb21223ef01dcfa1aaefa14f835c1e
Original commit hash: 62ef4ceb1f26d2faec4ee0ce16533abd630d406e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.c
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.h
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.c
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.h
TigerLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
TigerLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
TigerLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf
TigerLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
TigerLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.h
TigerLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.inf
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.h
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.h
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruExecute.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/IdeMode.h
TigerLakePlatSamplePkg/Include/Ppi/AtaHostControllerPpi.h
TigerLakePlatSamplePkg/Include/Ppi/AtaPassThruPpi.h
TigerLakePlatSamplePkg/Include/Ppi/NvmExpressController.h
TigerLakePlatSamplePkg/Include/Ppi/NvmExpressPassThruFeature.h
TigerLakePlatSamplePkg/Include/Ppi/RstConfigPpi.h

================================================================================ 
Commit: 45d84b598734d980a61d520af37f60f046f00918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:49 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Add CPU features/configblock into RKL.
- Update CPU STRAP and EPOC SET for CML

Original commit date: Tue Nov 26 10:52:31 2019 +0800
Change-Id: I6d103f59fc6e6afe26cba598e24db3bd2d645edf
Original commit hash: 40ae6fc31111d4e00eafb14cb2f5f7a29ab7e602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 1b547306a08813416665ce562d36a909baecb835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:39 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Added FIVR switching frequency (RFI frequency) support for 38.4MHz

Original commit date: Thu Nov 14 15:05:28 2019 -0800
Change-Id: I5fa98ecbcc0be13c04e58a4037f7ffd4d72bccc7
Original commit hash: f480d7b28d643665d057d92a9a05f31d24ac6d3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 0617efe9280377f0296b1cd716fac6472bb0611a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:33 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Enabled deafult instance of Debug logs.

Original commit date: Mon Oct 14 13:02:12 2019 -0700
Change-Id: I49c9478ff308e8e01de0294cc17d2c36e23c8812
Original commit hash: f792488f594cf001edbd75b0b36cd8241e2ff864

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: b52ea5f3ad80b5b798c7a8dcb1607cbf2333cb9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:26 2020 -0800 
-------------------------------------------------------------------------------- 
Integrate X compatibility modules/libraries
- Integrate X compatibility modules, CmlComp and RklComp modules
  which check CPUID and install gCompatibleMemoryInitPpiGuid.

- Integrate X compatibility support prod/cons libraries.

Original commit date: Fri Nov 29 18:46:01 2019 -0800
Change-Id: If4ffdead4f9924347120eb7b7137f31c1b15997f
Original commit hash: 0de8b99d57fc12e6fbcffbc706f6e0729f65e2be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: db50d2a0ce75bfba59c8a3ef7543e3eabdafcea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:19 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardkg: PCIE RTD3 GPIOs support for PEG slots

Update PCDs with correct GPIOs used for RTD3 in PEG Slot.

Hsd-es-id: 14010248924
Original commit date: Wed Nov 27 15:25:22 2019 -0800
Change-Id: Ifd5b36c26238bfd5e53490187e0241cd6df7731f
Original commit hash: 32fc9255d4c48bd7f1b8d01e9cb43493a20adec3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: e9f4043334b4ede692c52e8ede7e7a75c8d31e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Dec 3 08:58:37 2019 -0800
Original commit date: Tue Dec 3 08:58:37 2019 -0800
Original commit hash: 9af009e3f275cef4e4198aa5e62b2cd18509e1d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: abfc661f83242160ef2d4f12ef9d3a21d5c3530c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:07 2020 -0800 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/MeSmbiosDxe: Support SMBIOS table entries 130 & 131 (Legacy)

Added MeSmbiosDxe driver which is responsible for adding table entries 130 and
131 to SMBIOS.

Hsd-es-id: 1808491359
Original commit date: Tue Sep 10 11:36:58 2019 +0200
Change-Id: I6d3850e6a5958f3f222c7c8ccdcb282ed93b57ec
Original commit hash: b3cf23b5d752ad75d268a2a459bbead82fd0d249

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c

================================================================================ 
Commit: 941575ce99c631e3b6d51c74c9af1ea828ea9edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2492_00

Tue Dec 3 08:11:33 2019 -0800
Original commit date: Tue Dec 3 08:11:33 2019 -0800
Original commit hash: 650ebb3673cf597dd216290b68b43725f61d12cd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab154ffbc5cf245b800fc8dfedb625f36f5fecba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:28:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Clean HECI buffers on SendAndReceive

When SendAndReceive action is triggered verify if HECI buffer is empty, to interpret correct HECI response on receive action

Original commit date: Mon Dec 2 15:02:33 2019 +0100
Change-Id: I9ba9f3bcda2ac176700e9b0c2e27fc44a5753185
Original commit hash: 6bb0a70bd1a42b7632f16b629eb61cfc71e5f276

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 14fb2835d89c1defb17ed7567474fa4fa7c624fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:55 2020 -0800 
-------------------------------------------------------------------------------- 
Moving Gpio configuration for Cnvi MfUart1 to ISH Uart0 Connection to Ver2 files

This patch moves GpioConfigureCnviMfUart1Connection(GpioCnviMfUart1ToIshUart0)
to CnviConfigureMisc() function in PeiCnviLibHelperVer2.c, since ISH is
not there for JSL, hecne it is removed from common file to Ver2 (TGL) specific
file.

Hsd-es-id: 1506756732
Original commit date: Mon Dec 2 15:11:49 2019 +0530
Change-Id: I05f6709c69c02d4d23566cd5f884440c98820fbf
Original commit hash: dffabe17907f21cde0fba8ed0b0735c0bbc873d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer2.c

================================================================================ 
Commit: 84addfc8d7aaac5c6642086c5ddde88660887af8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:53 2020 -0800 
-------------------------------------------------------------------------------- 
[JSL][VP] BIOS FW Trace (ADBG) is missing for target debugger mode

Roll back to check FW_BAR for quick w/a. Will have proper fix later.

Hsd-es-id: 1608133896
Original commit date: Tue Dec 3 17:43:29 2019 +0800
Change-Id: I630e47f0ea77481868cc4acde8203d2743c2f07d
Original commit hash: e659890f17bfa124d29359f9e39434aa5f71175b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl

================================================================================ 
Commit: 746ac8f0266019f9b921d1d075a9cbffedd0b782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:51 2020 -0800 
-------------------------------------------------------------------------------- 
[Platform]: Memory frequency not showing in task manager

Cherry-pick Smbios Version to 3.2 to have new Table 17 field described advanced memory information.

Hsd-es-id: 1507617861,1507617860,1507617859
Original commit date: Mon Dec 2 19:53:13 2019 +0800
Change-Id: I3e9f79308dc291ae65a2259a737fbac470a00866
Original commit hash: 14bdd468ab9c6610708651e8f4cad28d9a75247b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 124f86549b4ea759dedfbdc2a3214d3149db8ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Update Rx Margining related registers
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Wed Nov 27 17:12:04 2019 +0530
Change-Id: If47e767b580dbff0e11db6abacfec4a5e5252a21
Original commit hash: 840e48cd8e9e274575bf6543e52dc8d2ca64a274

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: de1820f5747b823dd17b27c88470995cc47029c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:44 2020 -0800 
-------------------------------------------------------------------------------- 
Description: CPU Thermal Psys Slop and offset are not programmed as per the Punit Mail.
Solution: Updated Slope and Offset programming for PMON

Original commit date: Thu Nov 28 14:56:35 2019 +0530
Change-Id: If291a0e195e9f868b51b091539974b33a0211a6b
Original commit hash: 70b936f68d4fa05d6aeb64954bf1deeed7e5f72b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 0c26caa136f39723e0764654878610afd6662d0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][PCI Gen4 Dekel FW version is not reflecting.
Solution: Add Major and Minor version for DEKEL FW Version.
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Fri Nov 29 21:53:33 2019 +0530
Change-Id: I0464f5b782464f0ed712ce05b286769437d7742c
Original commit hash: 58875eecc745a62530c87ac58eb731b39f7963f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 3b84b21d99d1088e9b5778335a1793bd8acf3d7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:31 2020 -0800 
-------------------------------------------------------------------------------- 
Enable default displays on TGL.
Enable MIPI support on Gen12 and Gen11.
Enable Dual displays on TGL.
Update VBT header file with latest TGL VBT header

Original commit date: Wed Nov 20 21:35:13 2019 +0530
Change-Id: I7a505e14710b9688124af85338d974b6ee8cba0a
Original commit hash: 58a53856232ccc132fd059ef4344f26b23cadff5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: c1c25524ce9830c1cb16f38b231b34ea703c2d23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:27:23 2020 -0800 
-------------------------------------------------------------------------------- 
BluetoothPkg: Use EfiBluetoothSmpPeerAddressList defined in UEFI spec

Because EfiBluetoothSmpPeerAddressList was added to Edk2 BluetoothLeConfig.h to follow latest UEFI spec, the patch removes BluetoothLeConfigX.h in BluetoothConnectionManager driver and BluetoothBus driver.

Hsd-es-id: 1507624299
https://hsdes.intel.com/appstore/article/#/1507624299

Original commit date: Mon Dec 2 16:30:19 2019 +0800
Change-Id: I99bb3295ba6f4db1475a9357fcbe896e34d1830a
Original commit hash: 56f8b2276f3788b5c4f6a11d06a110b6315ee8c8

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.inf
BluetoothPkg/BluetoothBusDxe/BluetoothLeConfigX.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.inf
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothLeConfigX.h

================================================================================ 
Commit: 82371b36885f0db2ef4e2948947702e7880b8c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][Linux]Could not resolve symbol [\_GPE._L69.D1F0], AE_NOT_FOUND (20191018/psargs-330) BIOS Error found when connected usb4 devices

Add DEVEN register and bit definitions to HostBus.asl

Hsd-es-id: 1609248071
Platforms impacted : TGL, ADL, RKL, SWSBX

Original commit date: Mon Dec 2 08:09:54 2019 +0530
Change-Id: I519962bb6bc8044a6c07e93e3f890817311adfed
Original commit hash: f3f04f0ecd68813a7f4117fa0cd231e9bab19848

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl

================================================================================ 
Commit: 5bdafe9ac749426e37b5081d7550a41d1bd65017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Dec 2 09:13:30 2019 -0800
Original commit date: Mon Dec 2 09:13:30 2019 -0800
Original commit hash: 690a861e939aa2982d5b2160ba16c521e661e41b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 32005962a197363f8a5ebdc1fe59797087af0776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:43 2020 -0800 
-------------------------------------------------------------------------------- 
CML BIOS Compatibility: Add CML-S Support in RKL BIOS
  - Gen9 Support for RKL
Hsd-es-id: 2209304630

Original commit date: Mon Nov 25 02:01:11 2019 +0530
Change-Id: Iaaa3b893a49bc1362c1cde227d4b6c17cde78143
Original commit hash: 3ee7bbc91acbede4cb0e7a21b717ce6db18bb352

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.inf

================================================================================ 
Commit: 82092695faa05c96d1afe826e26bfa7afb9bc0b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2491_00

Mon Dec 2 08:09:00 2019 -0800
Original commit date: Mon Dec 2 08:09:00 2019 -0800
Original commit hash: ee39331f0c415f210f9c41cc994103f355ce9c25

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 359671e08db9c5628b07e09c28c2200efe3adeab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:35 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Enable CPPM qualification for PSF PG only on supported SoC

Original commit date: Mon Nov 25 17:21:50 2019 +0100
Change-Id: Id556eec6fc42ccb38194ab86cd0a5a7627420399
Original commit hash: c993488389299a9decf6144344eb5720f20c4839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 84cf2cf262a27f332343275f154ea6c153c2fb5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:33 2020 -0800 
-------------------------------------------------------------------------------- 
TOC-TOU issue

PPI callback  to access SPI to run PEI module/PPI after NEM is teared down
and it should be copied and relocated to memory to run. Reinitialize multiple
HECI PPIs instances on gEfiPeiMemoryDiscoveredPpiGuid or HECI PPI notification
after gEfiPeiMemoryDiscoveredPpiGuid (depend what comes first).

Original commit date: Sun Dec 1 22:34:18 2019 +0100
Change-Id: I7e33fe0aa3289ffd2f2f88444fcf48e2b60d9369
Original commit hash: dc1b11effeaf9c9e99b177a95ca3d1b721d26147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c

================================================================================ 
Commit: f04d8e6346cfca1bd81cbc5b644e50e445e71d87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:29 2020 -0800 
-------------------------------------------------------------------------------- 
1808818527: [EGS] Disabling watchdog timer can be handle for debug capability

Add BIOS knob : MeWatchdogDisable
If it is enabled in SpsPei send Wtachdog STOP command to SPS via HECI
To send this stop message MeWatchdogControlEnabled has to be switched off

Hsd-es-id: 1808818527
Original commit date: Thu Nov 14 11:52:41 2019 +0100
Change-Id: I4eb5abba6240cb288e4f4f41f1a8d491f3a90d3a
Original commit hash: 11671d9bdaaaa6b39f4d5122b608af94b62e2fac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: 3d6403d222d83325e60b703c9efae94682885349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:26 2020 -0800 
-------------------------------------------------------------------------------- 
1809050992: [ME][WS] Close architecture gaps for SOL exposure (WPT) 5M SKU

Use PSF API exposed by PCH code
Use Clear/SetD0I3Bit for all HECI interfaces

Hsd-es-id: 1809050992
Original commit date: Fri Nov 15 13:28:25 2019 +0100
Change-Id: If97ea86a19f058912069c707e18b1132f243b47b
Original commit hash: 8eea73253597ec82a79baa4d164d8a84035f7391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c

================================================================================ 
Commit: 87daaf88d48b7e49dec424f470f9f3601a38294f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:21 2020 -0800 
-------------------------------------------------------------------------------- 
Add CPU features/configblock into RKL.
-Skip HWP programming.

Original commit date: Mon Nov 25 14:47:42 2019 +0530
Change-Id: I909b764a54a67aed7ee0aec27359351ebe707d11
Original commit hash: 65e1c8bece85660ac0199142d84e75c483af2442

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b250fa90a5a243e8fe4c44472a0b5851bf602bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Sun Dec 1 21:52:12 2019 -0800
Original commit date: Sun Dec 1 21:52:12 2019 -0800
Original commit hash: 736df52213da7bd0c46994e16dcefaf95d69e8c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4a7dce42c33667d3d0f30ff24b4aa441c917da1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:26:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2487_00

Sun Dec 1 21:32:40 2019 -0800
Original commit date: Sun Dec 1 21:32:40 2019 -0800
Original commit hash: 9c6de37afb4f145eca9e32ca8d50ec2d89b2a78c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ddfbc36b342ff32c0db88644879dab69b30da918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Nov 30 09:01:08 2019 -0800
Original commit date: Sat Nov 30 09:01:08 2019 -0800
Original commit hash: b00fa1229ea0f95eb5c00379424b3aff59b40429

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2bf9a071efda6a3def9dad444369a836c5bef26d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2486_00

Sat Nov 30 08:09:45 2019 -0800
Original commit date: Sat Nov 30 08:09:45 2019 -0800
Original commit hash: 1c6f367bcaf74a9f7356b6cd27b7fcb96e7accd7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c1dc0291ec031f5f9ed17d8a2ae2a1542106216f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Nov 29 08:59:05 2019 -0800
Original commit date: Fri Nov 29 08:59:05 2019 -0800
Original commit hash: 337aa2011605ba4af89a9784178be6216c481781

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e72f474aca770e8e3794e9d5cd3280e9e3a71ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Fri Nov 29 08:39:43 2019 -0800
Original commit date: Fri Nov 29 08:39:43 2019 -0800
Original commit hash: ef222cecbd166d287de09c845b4892fe238d8969

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Readme.md

================================================================================ 
Commit: 566ad2d1db0bd8e7ecd28bcb2f029f9f23b49d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2485_00

Fri Nov 29 08:08:54 2019 -0800
Original commit date: Fri Nov 29 08:08:54 2019 -0800
Original commit hash: 9c91ba31fe68d4684f17e12a05f065b69b546491

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23259e05248f102b9039ce367e4841174327bb6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:26 2020 -0800 
-------------------------------------------------------------------------------- 
Implementing a separate table for HFPGA since it demands PM features enabled by default

1:PEG60 PM_REQ Clock Wake Control field is not set
It is required to enable power gating and clock gating to verify 2LM in HFPGA

2:BIOS does not enable LTR Mechanism (LTREN)
PEG60 LTREN is programmed only if PcieRpCommonConfig.Aspm != FALSE

This reverts commit 9072dd420fd9da1398d11c832fdab34a8b0b0289.
Because values loaded by LoadCpuPcieRpConfigDefault() will be updated by UpdatePeiSaPolicy()
Impacted Platforms: TGL

Original commit date: Wed Nov 27 06:08:49 2019 -0700
Change-Id: Ie28c2949755bfd07064dce3301374332a0acf99f
Original commit hash: 1956cfaa7b1c6bf2e9a4615caa95d1318aec0720

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 721a07fa2478b3a9094e1278c8c50dff572d9d77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:23 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][JSL][RKL][TGL]: Serial output is missing certain sections

Use Platform Status Code handler to replace Edk2 Status Code Handler for serial COM port.
Enable PlatformSecLib debug messages.

Hsd-es-id: 1507580958
Original commit date: Thu Nov 21 15:21:47 2019 +0800
Change-Id: I43ff6b003e305007be3c6b364f7f1d9eedbe8488
Original commit hash: 07be823e7f11d1da1752c7166903e579b70211ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c

================================================================================ 
Commit: eba95d0680984ebec47629597f1d90daa05b432b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:18 2020 -0800 
-------------------------------------------------------------------------------- 
Add Partial header generation scripts.

Included partial header generation scripts for
generating FSP UPD partial headers when it is required.

Hsd-es-id: 1507618895

Original commit date: Wed Nov 20 10:57:25 2019 +0800
Change-Id: I2ed46e5fb832e0d5ba599f9fd638295df98ca467
Original commit hash: c068ebf36bdf325b81753ec21c458fe9581f49cc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py
TigerLakeFspPkg/Tools/GenPartialHeader/Readme.md
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt
TigerLakeFspPkg/Tools/GenPartialHeader/name_change.py
TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.bat
TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.py

================================================================================ 
Commit: ce3d648622af9782c522466b59656cffda427bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Nov 28 08:59:59 2019 -0800
Original commit date: Thu Nov 28 08:59:59 2019 -0800
Original commit hash: db411362f4e6e5e76560de5a7f63f6a630f6e3a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cb761aa82fb1f17499a6ef48e6cb3a4b01e21789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:25:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2484_00

Thu Nov 28 08:08:40 2019 -0800
Original commit date: Thu Nov 28 08:08:40 2019 -0800
Original commit hash: 2dc4f7d3350a65acaacbdd1c6ba337f97dc339cf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ff353f7567d5bf7307c451e1ecf70d0f3cde351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:24:57 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]PCH support for I2C4 Pin Muxing

Added new macros for I2C SDA/SCL PinMuxes and IoControl change.

Original commit date: Wed Nov 27 19:13:16 2019 +0530
Change-Id: I023022c6e5f0ff97fb326943ec1ec86261dadca8
Original commit hash: 5bbea9d0675043237fa326d0f602a820e6a1fc4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: 012b404f4ea4873fb1b89ff63b587766fa3ab854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:24:54 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add MrlSensorPresent policy for enterprise root ports

MrlSensorPresent allows the platform to tell us that
manually operated retention latch sensor is present on
the slot and that the corresponding capability should be set.
We only set this capability if hot plug support is enabled on
the slot.

Hsd-es-id: 2206189551
Original commit date: Fri Nov 22 19:08:54 2019 +0100
Change-Id: I024bcfd6e170b9eedd77fb79e27218cc9d9d844f
Original commit hash: 0f90bbc2a7cdabae581fc4624dee3ba76bb6172f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: 354cf83392205a284c68ac7c349106688f0147d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:24:52 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add hot plug form factor support for enterprise root ports

Refactored the code responsible for hot plug enabling
on enterprise PCIe root ports. Hot plug enabling steps
have been put into single function. Added new FormFactor
policy to allow the RC to set different hot plug event
for ExpressModule form factor(ELIS instead of MRL).

Hsd-es-id: 2206189551
Original commit date: Fri Nov 22 18:50:40 2019 +0100
Change-Id: I3b6bddcdf242f06ab1f41256542bfc8f1c771b2a
Original commit hash: 0ad22950f2c2d7582793b4b424fb5d97a15047de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: ce35d51b94c8827ebc08a380dcc72d1267b527a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:24:46 2020 -0800 
-------------------------------------------------------------------------------- 
[JSL]: Replace CPUID check with LPC DID to detect JSL PCH

Original commit date: Wed Nov 27 14:23:05 2019 +0530
Change-Id: I6afd0d7465a0adc6443d530003c3cef74a177351
Original commit hash: 087684e1158d0159cb00df00a84a99ff13cd21a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c

================================================================================ 
Commit: 62d613bba5790b382972865c7f383e472cb067d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:24:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][BETA_BLOCKER] KW scan: Fix identified KW issues for ClientCommonPkg

  Add condition if allocate memory fail will return "EFI OUT_OF_RESOURCES"

Hsd-es-id: 2209658059
Original commit date: Wed Nov 27 17:49:00 2019 +0800
Change-Id: I8823166e1816db70c381acc672cc316b3a65b21e
Original commit hash: 769d676f0446c48b84005e8677a476c9c8f33cd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c

================================================================================ 
Commit: 2d3cd9988cb49094e9d0b497c3f834bd98c73508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:24:11 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x48

Hsd-es-id: 2209815882
Original commit date: Tue Nov 26 15:06:46 2019 -0800
Change-Id: I7f1efb64ed01b167cb7d059723cd23b34a522d02
Original commit hash: feb3940354033ceff247bf06f984e62ca4fd468c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 80ca27b541aa1c64cac49c0bd1d4645d234a6d74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:54 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Nov 27 09:01:20 2019 -0800
Original commit date: Wed Nov 27 09:01:20 2019 -0800
Original commit hash: 69ab06eb4b60520741cb41214f740f0b322c4442

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 88221f59e78db584691f47fae15953636bb0b7aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Wed Nov 27 08:40:24 2019 -0800
Original commit date: Wed Nov 27 08:40:24 2019 -0800
Original commit hash: aaa36c9bd01618d9a423c800dfdeda2aebe5db2d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c

================================================================================ 
Commit: 2d0442b5e64c410095674621a30eb71bc2accafe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2483_00

Wed Nov 27 08:10:39 2019 -0800
Original commit date: Wed Nov 27 08:10:39 2019 -0800
Original commit hash: b5257aa97bf4fcd1e48aa841c998413bc41bb2e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3eb3c439a84c42b797ad4fecd410edca388e75c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:45 2020 -0800 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [14/14] Final code cleanup

PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specific
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).

This patch removes all unnecessary BDF definitions from
PCH IP header files.

The change is split to patch series:
[1/14] Introduce the library
[2/14] Enable the library for ClientOneSiliconPkg
[3/14] Enable the library for PCH PCIe RootPorts code
[4/14] Enable the library for TigerLake code
[5/14] Enable the library for AdlerLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library
[12/14] Remove redundant ScsLocationLib library
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup                           <- this patch

Hsd-es-id: 1808864088
Original commit date: Wed Oct 9 11:46:37 2019 +0200
Change-Id: I8db43a78e9a7c73d3dd2a65cf94757937918b650
Original commit hash: 141a5f290bbad58261bdff0b7058c2b920013fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Include/PchPcieRpInfo.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Include/Register/ScsVer1Regs.h
ClientOneSiliconPkg/Include/Register/ScsVer2Regs.h
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehVer2Regs.h
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehVer3Regs.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer4.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer1.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer4.h
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.c
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.inf
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSmbus.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
TigerLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 1b5f3c91fcbb2e5a0cbca4a42b14bae72f18d632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][PCIe]Program registers for Elastic Buffer mode for Gen1 and Gen2
Impacted Platforms:TGL, ADL, RKL

Original commit date: Tue Nov 19 14:46:00 2019 +0530
Change-Id: I01fd7d05af4b4bb3c5b5a9d93ce92144194b6616
Original commit hash: bb25693487e280ab882474b3459668280117206a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: c8b517567773dd169f8df1fc5e903819c50ade79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:02 2020 -0800 
-------------------------------------------------------------------------------- 
[JSL][Platform] Code Sync up

1:TestMenu disable build failure fix
2:Duplicate and nonused GUIDs clean up.
3:Add SV Test Menu support
4:Clean up duplicate PCDs between BoardPkg DEC and PlatSamplePkg DEC

Original commit date: Tue Nov 19 14:15:03 2019 +0800
Change-Id: I5a101eaaee976c2176270da876cf0c226d5a327f
Original commit hash: 41bbfd6f1dddd6ec72c359f313b5a79e4a824c81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeJsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf

================================================================================ 
Commit: dc72e4df3b88b456ef930f28c4404dbfaaae865e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:23:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] HFPGA - PEG60 PM_REQ Clock Wake Control field is not set

It is required to enable power gating and clock gating to verify 2lm in HFPGA

Original commit date: Mon Nov 25 12:50:15 2019 +0530
Change-Id: I49ebd7ea6a2969874f4ca3def2c791248ce91867
Original commit hash: 9072dd420fd9da1398d11c832fdab34a8b0b0289

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: a5e24c476386e8449a7d3a8c0b4abcb295d1b946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:54 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Clean up some CSM relative code in TGL packages

Clean up some CSM relative code in TGL packages.

Hsd-es-id: 1608836381
Original commit date: Tue Nov 19 16:34:02 2019 +0800
Change-Id: Idef04df76a7bd95f9dcfd1a13ea60fdd8d8ff017
Original commit hash: d98ad1621090cc96c4bcd1661d511e84c1a3ca6a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkgBuildOption.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgBuildOption.dsc
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
TigerLakePlatSamplePkg/Features/Sata/IntelUefiRaidDiskInfo/IntelUefiRaidDiskInfo.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/AcpiSetup.c
TigerLakePlatSamplePkg/Setup/Boot.vfr
TigerLakePlatSamplePkg/Setup/BootSetup.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PciBusSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.uni
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: a393920cfb1c2885298d01c7c22f36d3ab9eb166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Code Clean up EXS related codes

Original commit date: Mon Nov 25 18:23:42 2019 +0800
Change-Id: Ib656e8f6d75e693b3502a62b3194dc879231088d
Original commit hash: 4e33f73dae784b3c68cae62d199f9ec2433e6bb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf

================================================================================ 
Commit: e9f781c8898119432c5205ea7ee13688490bbd6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:36 2020 -0800 
-------------------------------------------------------------------------------- 
BluetoothPkg: Fix the issues reported by Klocwork

Update error handling for Null references from MemoryAllocation to fix the issues reported by Klocwork.
keep the assert within Null checks to aid future debug

Hsd-es-id: 2209658227
Original commit date: Mon Nov 25 15:31:29 2019 -0800
Change-Id: I9633fc0b602f856f557f23348d434a51f82d8366
Original commit hash: 36401d579017071946800eeeee3a1f723873ed6e

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
BluetoothPkg/HidKbDxe/KeyBoard.c
BluetoothPkg/HidMouseDxe/HidMouseDxe.c
BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c

================================================================================ 
Commit: 5989da169728b7e429701c140e4e080a808462b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:34 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][PSF][LP] Disabling ModPHY Power Gating in ES2


Original commit date: Thu Nov 21 11:52:02 2019 -0800
Change-Id: I7693625da5b192152af985b74f665d62f2095dd1
Original commit hash: 75d56c4e362b93c73367e71af53dad73cbe64300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 2c1a659b250d8ef672345818557c6685fe741695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:32 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Revert "PCH support for I2C4 Pin Muxing"

This reverts commit 2ea5e80dcfe379bf2cdc50f189f56ca6b3bcd706.


Original commit date: Tue Nov 26 12:02:15 2019 -0800
Change-Id: I81023e5555a8c9b011dbbf9b7ad974e2e374a083
Original commit hash: 15b8da65467c3115f4aa5308a947878f7f338bc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: 17ff882b9fa457109e8d6662b446abd049d26555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-Y] VMD D3Cold support for physical devices

Added VMD RTD3Cold support for Physical devices mapped under VMD

Hsd-es-id: 1807457404
Original commit date: Sat Nov 23 23:13:27 2019 -0800
Change-Id: I94c140a5e55f15cb0a2ba7bbf6ebdfddd1a50d86
Original commit hash: 2a994ee3aacf0b3cb7000756dcbab17ac0104d72

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: a9cb278072fdae970806ce812d8d0623766f9f24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Nov 26 08:58:53 2019 -0800
Original commit date: Tue Nov 26 08:58:53 2019 -0800
Original commit hash: 2c8587e687eadf924688ca67e2aa965026e06b03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0a57e9fed9931e8482f80b7b109bcd5e3a436a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:03 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL][TGL][ADL] Fix variable assert

Revert WA created in 0e9ac3b36a97280663b3e8e18326cd4e9d46d25e

Hsd-es-id:  1608619718, 2209626964

Original commit date: Mon Nov 25 13:43:46 2019 -0800
Change-Id: I57f02c0bbb39f80df5c42e9e9c4811e853e5543e
Original commit hash: f063cf3d12be817a8b56a103cd59d4aacece6386

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: e0d05f59a3a2a4a1da773d04197c4f8b2db7bec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:22:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Tue Nov 26 08:40:52 2019 -0800
Original commit date: Tue Nov 26 08:40:52 2019 -0800
Original commit hash: a481c8b319c42f1e782013e6977d51fb286d0ddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h

================================================================================ 
Commit: e096b7ab2f02787710f759fc7cdaf0a877645995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:59 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2482_00

Tue Nov 26 08:09:30 2019 -0800
Original commit date: Tue Nov 26 08:09:30 2019 -0800
Original commit hash: cc4e1b92af5c93778db6a1b5926b2c4904f5435d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a3cd91ca9f27969396ad67a0f533cd60f6b85f4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] vPro communication channel for TBT vPro dock during S5

1. Create ITbtVproDockSupport policy and ACPI NVS.
2. PlatformPkg to update the ITbtVproDockSupport policy according to SETUP.
3. Sync up ITbtVproDockSupport policy to ACPI NVS in silicon reference code.
4. Implement a _DSM method to rerpot TBT DMA capability, inclind IMR_VALID, WAKE_SUPPORTED, vPro_Dock Supported.
5. Disable vProTbtDock by default.

Hsd-es-id: 2208352462
Original commit date: Tue Oct 15 13:41:48 2019 +0800
Change-Id: I9d54b6126c008fde14e26ddfaaddf51cde25a37d
Original commit hash: 46da07bfb95a16efaddeaff831f414534b3ad9e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.inf
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: 15af1f15ce7ae5ffe0fef28901a623aa649f39bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:49 2020 -0800 
-------------------------------------------------------------------------------- 
Need bios knob to enable/disable ADR flow

Added ADR implementation for EGS on PCH side

Hsd-es-id: 1305742046

Original commit date: Thu Oct 24 16:15:37 2019 +0200
Change-Id: Id3fdf82fc35463bba662bad436f5fb061bcb233c
Original commit hash: 005da06ba3b75a2a8653462aab7aa8d6b2a0759f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer3.h
ClientOneSiliconPkg/LibraryPrivate/PeiPchAdrLib/PchAdrConfig.h
ClientOneSiliconPkg/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPchAdrLib/PeiPchAdrConfig.c
ClientOneSiliconPkg/LibraryPrivate/PeiPchAdrLib/PeiPchAdrLib.inf
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 842d230677f430e841699866c6ada6c105aba17c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:45 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][JSL][SIMICS VP] Intel Smart Sound Technology Audio controller in Yellow Bang state

Move class code programming from PreMem to PostMem.


Original commit date: Mon Nov 25 15:34:57 2019 +0100
Change-Id: I0c960d44629ed88c876eb9be03436f7e6b5e5f43
Original commit hash: 186e0eb103245f8748924dff8f52184cb15e15c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: f8756947948107829fb64c574022a22fcbbbf0e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:42 2020 -0800 
-------------------------------------------------------------------------------- 
Move System Agent Silicon Init code to Product\SiInit - take #2
Fix the debug assert issue after SHA-ID:9aab8bc7db4dfe57231aabddcc32450105794388

Resolution: Remove duplicated SI_POLICY_PPI/SI_PREMEM_POLICY_PPI allocation.
Impacted: TGL/RKL/JSL/ADL/SBX

Hsd-es-id: 1608113534
Original commit date: Tue Nov 26 15:17:50 2019 +0800
Change-Id: I13c16e9963541e0b4f1c5da2dcbaed233a962331
Original commit hash: 37b8dedb297c4dfef04a754ffed132c05bd7bc10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 5135a53dc79c5fb0c1b38894e7a1789bc0d00d59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Nov 26 02:16:26 2019 -0800
Original commit date: Tue Nov 26 02:16:26 2019 -0800
Original commit hash: e0bc48d2e56f7be1931f6606b106e74965d261e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 1b387dec39b0024d9b28eba03330aac12d462ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:36 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][JSL]: Update I2C4B GPIO pins based on Cam-Conn1 Setup option

This patch updates the I2C4 PinMux Policy based on the Camera presence.
It looks for the Camera Enabled Setup option, and updates the GPIO
pins for I2C4B/I2C4 SDA and SCL lines accordingly.


Original commit date: Mon Nov 25 16:40:58 2019 +0530
Change-Id: Id99348b1acf48aa35c709cfe5b0b78e179db4f94
Original commit hash: 41c21463dc903903c6493d8383c8bb46484bc292

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: b1c75a9832effb565aa312b897ebeb2bae5121be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:33 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg,  TigerLakeBoardPkg/SpecialPool: Enable Special Pool feature

This commit enables Special Pool feature for internal use only.
This debug feature captures memory overflow code running and also
illegal NULL pointer accesses by throwing Page Fault Exception.
It helps to avoid overflow coding bugs being out externally,
which mitigates potential security vulnerabilities.
This commit adds specialpool option to the built script batch file
to build Special Pool enabled image. It is disabled by default.

Hsd-es-id: 2202772324
Original commit date: Fri Nov 22 14:58:38 2019 -0800
Change-Id: Ie452b9e8e1b7c0e21bf0114c65adc05865f3798a
Original commit hash: 81feb71ad9d5731437987160f80021b6049ca7bc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/prep.bat

================================================================================ 
Commit: 1df81893e0ccf11f9b9974e3cc2254832100f43c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:31 2020 -0800 
-------------------------------------------------------------------------------- 
Add CPU features/configblock into RKL.
-Skip the PPIN support.

Original commit date: Fri Nov 22 00:17:45 2019 +0800
Change-Id: I8af80ca0f7963a51f1073f344c5ea15711bbb7ab
Original commit hash: bcca41b4e6b2b4e218e75618bd4db144c939ffee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 33935a4598fc55529a414929b802274ba79c34bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:25 2020 -0800 
-------------------------------------------------------------------------------- 
Bluetooth: [BT-9143][Security]BluetoothConnectionManagerDxe

Security Fixes which may lead to stack overflow in
BluetoothConnecteionManger

Hsd-es-id: none
Original commit date: Wed Nov 20 16:35:41 2019 +0530
Change-Id: Ia96b776f6d3d1f74ecfe2772bf7109faf9d3ff54
Original commit hash: 7a230ba99687ba609c01c97e5333fafdba3d9470

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c

================================================================================ 
Commit: d1ef66faa1c4c3484a0aed733071d28651ba3762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:24 2020 -0800 
-------------------------------------------------------------------------------- 
Bluetooth: [BT-9143][Security]iLE Stack

Security Fixes in Bluetooth iLE stack

Hsd-es-id: none
Original commit date: Wed Nov 20 16:40:33 2019 +0530
Change-Id: Ia4941a602ab656d3a320bd26b21969fbf6d72b4b
Original commit hash: bb87572cda73eb0861b676b15b816bb4a8433991

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c

================================================================================ 
Commit: 5554bd4bb5e432072c55d6152a515340bf8d5369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:16 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Allow Bootloader to skip CPU replacement check to avoid forced MRC training

Resolution: Add SkipCpuReplacementCheck in FspmUpd.
Impacted: All C1S platform.

Original commit date: Fri Nov 15 23:04:52 2019 +0800
Change-Id: Ic70df4d46318edea1d425ea100e58404463eca2b
Original commit hash: bab79b815c70c5383acb93dc2883c2d6db0fcb1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiMePolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 9663c57e62abd97d4fcd5997e21ce883eb74ccec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][CML][RKL][ADL][JSL] Boot into Setup/Shell while Fastboot enable then reboot, bootmode will change to Full configuration.

Add Callback to clear Progress bit while system boot into Setup/Shell or Reboot.

Hsd-es-id: 1507507212
Original commit date: Mon Nov 18 14:09:44 2019 +0800
Change-Id: I1e3fd16f1696ed368b2c959bfffb205b1cff6af8
Original commit hash: 7179bafecb3880b10abd1b463e695f922b17061b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
TigerLakePlatSamplePkg/Features/Cmos/Library/PlatformNvRamHookLibCmos/PlatformNvRamHookLibCmos.c
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
TigerLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
TigerLakePlatSamplePkg/Include/PlatformNvRamHookLib.h

================================================================================ 
Commit: 992a3e08e407313901ce44bebf0d108095911064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:10 2020 -0800 
-------------------------------------------------------------------------------- 
Description: dkl lfps S3 failures.

Original commit date: Thu Nov 14 14:37:37 2019 +0800
Change-Id: Icd125b62180871ca203b821f6b840dad65d3c1f3
Original commit hash: 24b87edbab219c99fa755ba4a0f5f771ec7c9ab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: a3ce921cef071ee6743541118229e407dea6daa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:21:04 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Fix identified KW issues for Platform area

Added valid return Status in MicrocodeUpdate.c

Hsd-es-id: 2209658340

Original commit date: Mon Nov 25 16:25:03 2019 -0800
Change-Id: Ica9a3625fcd94fe97df550bee1e650b9b9179710
Original commit hash: 0802662126913786e3b949518f6414d026e29050

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: aad1956f24260be18f7757fd71f7799f85099b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]: PCI extra Functions off Bus 0  Dev 0 that shouldn't exist

BIOS should check Multiple Function bit and skip higher function if it's not set.

Hsd-es-id: 14010456064
Original commit date: Mon Nov 25 11:27:18 2019 +0800
Change-Id: I62dfd9867e4ed6dfa5762b12c0b53ccb6677691c
Original commit hash: 988a1ab8400bf21a0632ca1ba7ce8ef802b70092

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: 3786394cb31f258d548e7d27edaef05f0810acb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:53 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x46

Hsd-es-id: 14010423035
Original commit date: Fri Nov 22 14:35:34 2019 -0800
Change-Id: I4f30bff051cc5d0c9bef19e3dcd03503a8e2cde7
Original commit hash: 31ec8f804391d3e196a654669df24a759a3541e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8263c1fb81a6f9edd19cfde92848308d999e86f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:51 2020 -0800 
-------------------------------------------------------------------------------- 
Fix build error with HG disabling.
--  Claim mSaPolicy before using it.
Impact Platforms:ADL,TGL,RKL, JSLP

Original commit date: Fri Nov 22 16:15:38 2019 +0800
Change-Id: I064f23e074963b6432566d82dc529b33856ad785
Original commit hash: 30763c9620762605bc85fcf647042813c879d5ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: a6e290ace33d5b3bc5ebd6220db3da399ebf3008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:49 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up CodeCoverage relative code in TGL/ADL/RKL/JSL packages

CodeCoverageBinInternalOnlyPkg already be removed from Intel repo,
So clean up the relative code in Intel repo

Hsd-es-id: 1707108061
Original commit date: Tue Nov 19 11:26:22 2019 +0800
Change-Id: I142f9962c1a64a0700d04225b64fa7295a1dec26
Original commit hash: d839d2ec986ceaac7813b7fbb5a219e6a67ee025

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/prebuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4ad915669c1422b087bab43c324d6cc831cfec61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Changes for undefined PGRT NVS Variable
PGRT variable used in ACPI code but it was undefined in NVS area and
PegRtd3 setup value not passed to that.
1:L6F event is triggered continuously after RTD3 device initiated wake

Original commit date: Sat Nov 23 09:00:53 2019 +0530
Change-Id: If684695458d3860b68949bda09e36a3b4dd6a23c
Original commit hash: c0484c549156c55012cf61109e9a0b7b1f20e1f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: ea727e2b19485ab7bd8bb6abb03fc10d2b5d7af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 25 18:09:25 2019 +0000
Original commit date: Mon Nov 25 18:09:25 2019 +0000
Original commit hash: 273191735f7bdd5a202af24b7b54b6aa44aafa8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 142122a4b741df12ecf530d5c617049d7935052f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] RCR to continue in 2LM mode for DDR greater than 32GB.

Original commit date: Wed Nov 20 10:58:29 2019 -0800
Change-Id: I533acd2525a5aab45a68e191a546de7c3a4d20f5
Original commit hash: 64768c70081ac36684d79f0c48f5407381241dc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 2688c194cca0900f6e90544b160120613b34252a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Nov 25 09:02:17 2019 -0800
Original commit date: Mon Nov 25 09:02:17 2019 -0800
Original commit hash: 03b8f1d47e09a3d8cba602d33686b9ef0a8113d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c27b570081d7361cfedcc8dcb9685165199b0e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2481_00

Mon Nov 25 08:11:54 2019 -0800
Original commit date: Mon Nov 25 08:11:54 2019 -0800
Original commit hash: 5d7ce2b200aa9b96c9a759caef7b8ee3a097cc83

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2ca386a03fbce6f2187ca9031376a5468791afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:18 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Fix CPU C state programming

Original commit date: Mon Nov 25 15:33:59 2019 +0800
Change-Id: Idcdf52bf284b55aaa84d56bada55262ecac9ebf2
Original commit hash: 2bbb9c2337ecbb85609c725acd8a1d9e288d57d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c

================================================================================ 
Commit: b61059cc0b6aeba83f9a048e559701b21cd5bfb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:16 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Add time sync GPIO support to EBG


Original commit date: Tue Nov 19 15:37:43 2019 +0100
Change-Id: I6c129f51b463c61a768a58a385873245561915ad
Original commit hash: 7a808a714399da352567971ff6f4aeb3f8a7a6cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 51dc0c516fed0c679ea570542bc2bd49a77ca5c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:13 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]PCH support for I2C4 Pin Muxing

Added new macros for I2C SDA/SCL PinMuxes and IoControl change

If PinMux for I2C4 is set there is a chance it might use two sets of GPIOs at the same time.
For such case GPPRVRW4 I2C4 IoControl change is required


Original commit date: Thu Nov 7 16:39:19 2019 -0800
Change-Id: I2174cc35b631506fb2ec920a4dbb6957b9d9767d
Original commit hash: 2ea5e80dcfe379bf2cdc50f189f56ca6b3bcd706

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: 2014b67eca9bf9d615e4fe6001589bf05ac5d8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:20:06 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Code Clean up for TGL.

Original commit date: Fri Nov 15 16:35:43 2019 +0800
Change-Id: I53f3676785d9fcadf48f596c4ee70b722168a4dd
Original commit hash: 7f4e959dc3e7bf44660154a540e02cf79b3544a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/prebuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfigOverride.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: d471fedec31fa946725f3505499978b34a3d3686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:54 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiBoardConfigLib, DxeUpdatePlatformInfoLib: Cache Board information to NV storage

This commit adds the support for skipping EC reads on the 2nd boot onwards.
- The very first boot after flashing BIOS image, after RTC clear,
  or after BIOS/EC BIOS capsule update, reads EC to get board information
  at GetBoardConfig() in PeiBoardConfigLib.
- In DXE phase, saves the board information to NV storage in
  DxeUpdatePlatformInfoLib so the next boot onwards can skip
  reading EC but restore them from the NV storage.

This commit creates a new function call IsValidBoardInformationStored ()
where it checks on the first boot and restores the information accordingly.
If successfully restored, skip EC reads.

Hsd-es-id: 1409759850
Original commit date: Mon Aug 19 12:55:54 2019 -0700
Change-Id: I7ebbb9242974e9e3782529db1f19798cec8b2f5b
Original commit hash: fd67e58109bba9f1b0d5fb465010604d98aad7ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/DxeUpdatePlatformInfoLib.h
TigerLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
TigerLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: d9352428e2481342647af1ab8bf49a3fbf1b9284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:48 2020 -0800 
-------------------------------------------------------------------------------- 
XdciDWC.c : dwc_xdci_core_init Memory Corruption

Hsd-es-id: 1409468670
Original commit date: Mon Jul 29 18:57:27 2019 +0800
Change-Id: I536dab9fc11e816996f35c7fac3656386e615cfa
Original commit hash: 6d6466f5a2d6320862de0e53e8d7e36e675818cb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c

================================================================================ 
Commit: 4ce81564e733cd47add59c2ec52158a9bbb4a1e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:43 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/ServerDxeMeLib: Server Platform must use DxeMeLib from ClientOneSiliconPkg

The Server Platform BIOS must use DxeMeLib (from ClientOneSiliconPkg) which implements API
for ICC, instead of DxeMeLib from ServerSiliconPkg. DxeMeLib from ServerSiliconPkg
was replaced with ServerDxeMeLib which implements functions having some differences
with these already implemented in DxeMeLib from C1S (Set/Get Dam State and CoreBiosDone).

Original commit date: Wed Nov 20 09:22:25 2019 +0100
Change-Id: I70de9bb41051bb701a8a2c7ad7e56bc7f9aa1a2c
Original commit hash: e4188654606eaab0b60f42b906d375fc0928153a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MeDxeLibInternals.h

================================================================================ 
Commit: 31d781a209b5b816ccbf17a8752cafafbb6d3e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] System Freeze ~4sec with TBT devices are first hot-plug

Change TCSS setup item "Os Native Resource Balance" default value to disable.

Hsd-es-id: 2209692700
Original commit date: Fri Nov 22 15:38:11 2019 +0800
Change-Id: Id900e3ee12b4948fc800724839c13ed6330d750a
Original commit hash: 00177f8520ff4ea9c7baa0f442764732b1f98363

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 886660b7a015c605d71515a875bfc303e0a48fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]Set OPIO SB Min Duration to 20ns

Original commit date: Wed Nov 20 13:52:47 2019 +0800
Change-Id: I6b89ba6b425982d9e0a0d8adc26cc56c3d29ba3c
Original commit hash: 6e1ad10d0d29f078e7b83bcf651e499ec65fea7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 32daf1da6a687a92b1c8a5d4bed43afd15c3ddd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:34 2020 -0800 
-------------------------------------------------------------------------------- 
[Platform][CML-S+CMP-H][Regression][OC] BIOS: EDK screen hangs after enabling or disabling the CAPS lock/NUM lock/Scroll lock in Keyboard.

Only Update PS2 Device Path while PS2 Keyboard Connected.

Hsd-es-id: 1608499516
Original commit date: Mon Nov 18 14:25:38 2019 +0800
Change-Id: Ieea447d79baec963ce5cc535da002b514c3d1e7e
Original commit hash: c52c47647603ebf1fbbeb188b3ff908f6c05c09c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 5693447891341d9f68847b1e4addcee4490ceac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Nov 24 09:22:09 2019 -0800
Original commit date: Sun Nov 24 09:22:09 2019 -0800
Original commit hash: ef15df675f4160d40dcd233d63cfe5fd7ee76e8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7e7296f9250dcb5a7ba4d6cb4d79d7b8a82e7786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Sun Nov 24 08:48:38 2019 -0800
Original commit date: Sun Nov 24 08:48:38 2019 -0800
Original commit hash: 3cf7f2955d9a86bbfceb5a6eec10253266e0ec28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 29c86d1e913f2fbb54c7dae7e68e82f2f3c1dfea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2477_00

Sun Nov 24 08:10:11 2019 -0800
Original commit date: Sun Nov 24 08:10:11 2019 -0800
Original commit hash: e6a39b325091ed47df9261b852d64c3e30c48abb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93904fc01c39742b19f182b0c3b788aa275c59e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:19:03 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL] Add dummy device in the ACPI namespace(SB scope) for the SINIT ACM to support Windows Update
-Update CID logic to be updated dynamically based on CPU ID

Original commit date: Thu Nov 21 13:43:05 2019 -0800
Change-Id: I4554a5b5017340c8e9524167b651a59fdceb1539
Original commit hash: 00c7ce767ca33fc32459d27f3a7b023e7bc3b13d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: 23d2d428abbb19b6dcb4cda27bb3e1c4ed405092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Nov 23 08:58:08 2019 -0800
Original commit date: Sat Nov 23 08:58:08 2019 -0800
Original commit hash: fde4b073a785d01d03d94f98d485032a77c638e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ee329b1dba1eea5c70e7b5dcd05f89149439bd59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2476_00

Sat Nov 23 08:09:10 2019 -0800
Original commit date: Sat Nov 23 08:09:10 2019 -0800
Original commit hash: 44d1971a56eccf18882212c112ad9ddb4799aa75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9026c9a163318b7f0564e995da8cef39622a378b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:48 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg.fdf: Move depex section of CNV FV for more conditional usage.

Depex section should cover all the if statements not only for secure boot.

Hsd-es-id: 1409826079
Original commit date: Mon Nov 11 11:03:01 2019 -0800
Change-Id: I1d291eaf0b79713dcc3eb53b3f99e82c374b447e
Original commit hash: 3d71c04882bdd789b6efdca38e7e964f203928b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ffa1c537dfa70bf14b6590d83263db7e2f2a1707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Fri Nov 22 10:14:06 2019 -0800
Original commit date: Fri Nov 22 10:14:06 2019 -0800
Original commit hash: 64b7e1184336dd5c3391bf87aca83f87920131bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 85b118b424c4c35921b20a551f0c5e628bb493dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Nov 22 09:14:29 2019 -0800
Original commit date: Fri Nov 22 09:14:29 2019 -0800
Original commit hash: 89e0842ccd4e9f764dba6538f45a8a3182f066eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ebe611fbda6be850ecaa0196f0c102733534506d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Fri Nov 22 08:39:24 2019 -0800
Original commit date: Fri Nov 22 08:39:24 2019 -0800
Original commit hash: d483df05c0cc7004b60aea02faf6ce5f0cc2fd52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h

================================================================================ 
Commit: b6239df1b30213c41037605c5b69971a6ff1865a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2475_00

Fri Nov 22 08:08:56 2019 -0800
Original commit date: Fri Nov 22 08:08:56 2019 -0800
Original commit hash: 9cef63d766b20418e3a6b5cadceeb21c7c13ed3d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8bec764b0d3aa9cfe03b784ce8762d04023dc84e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:20 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Measured boot SM3 Alg support

BootGuard event lib updated to support SM3_256.

This patch has dependency on EDK2_201908 SM3 lib support.

Hsd-es-id: 1409894645
Original commit date: Thu Sep 26 12:11:56 2019 -0700
Change-Id: I2d98f6a700788dfef6ac79e6988a4373320455c2
Original commit hash: 8753e334f865e0571901559a1b83f756a78dc108

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 0d8a12ab2349211f079e5a33b6662923a3702a50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:16 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Fix PCH FIVR policies update on client platforms

Original commit date: Fri Nov 15 14:11:46 2019 +0100
Change-Id: I91116493b0282c7ae74243a71cfdb7985262509e
Original commit hash: 6cdd01defb8cc2fed522f2a5579f3e624d7d82ce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a1b85e04b8f6e5b24ac0fec5c339dcdb51709cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:12 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Move PMC XRAM host access read disable to private lib

Original commit date: Wed Nov 13 17:51:43 2019 +0100
Change-Id: Ief620231f768d8f06c4152f57618ee989ad52e45
Original commit hash: c99078849779d9a9fc15205e7e9f2da2585de09a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 4b7af44e0d44560de919363ff51287b5c7c0be7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:10 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Fix Gpio names for EBG GPIO group S



Original commit date: Tue Nov 19 17:20:04 2019 +0100
Change-Id: I5a9bd56b0a93fd6d05d859d6f21f4856dd52e866
Original commit hash: 7691ef6d5fbb9be8c2cf193fda01a04a5c429fa7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c

================================================================================ 
Commit: c6c2532114412636d86728457a7855f8a3048e74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:08 2020 -0800 
-------------------------------------------------------------------------------- 
Add CPUID, CPU family, CPU stepping, CPU generation
and CPU identifier, SA DID for RKL.
Also Update GetCpuSkuInfo / GetCpuSkuGeneration/ GetCpuIdentifier.

Original commit date: Thu Nov 21 23:29:59 2019 +0800
Change-Id: Id3be03c6da22d71b7c0f9fd5eb1e7b62ad26e0e7
Original commit hash: 70271a6e22e38bd92a32fb977012c8a3708a0ebf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: bcc9e633446ad5e93caf3b27083ed79ad16c915a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:06 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Remove PMC w/a for CNP

Original commit date: Tue Nov 12 17:27:23 2019 +0100
Change-Id: Ie9aef787e5feac3085a96569df7d65c72b204dbe
Original commit hash: 39ced5adf6be9738a46e16964945eefc03e51605

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 550a4b39181b0573d1c2f843e5caea65cef77246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:03 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: IEH programming updates for more sources

Updated IEH programming in Enabled mode to accomodate for different
register sizes and values between PCH-H and PCH-LP

Hsd-es-id: 1809116027
Original commit date: Fri Nov 8 09:42:13 2019 +0100
Change-Id: I2032600b92920498f5c7142e7eb5878fe0454c21
Original commit hash: d8a32ac4b3c737edb8f0e1cfe3b8d41f5405d952

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf

================================================================================ 
Commit: cf8b4e85828f220da10ca04ffe82936f8464c429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:18:01 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: G3 shutdown for EC capsule update

Sync change from ICL

cb99e2406b4bca4bc483bae97686d59cfa5396c7 IceLakePlatSamplePkg/CapsuleUpdate : G3 shutdown is required to upgrade EC and PD

Hsd-es-id: 1608950581
Original commit date: Thu Nov 21 19:23:55 2019 +0800
Change-Id: I81a4a760a27f7ddebb77652ac996df1dcfd816dd
Original commit hash: 3e0ba537ab1cec6a079d962db6a43b9368bdc93e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformEc.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
TigerLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8b386853356f3c69e9de3b9905a1392a04b490bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:57 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: THC Active LTR configuration

Added support for Active Latency Tolerance for THC

Original commit date: Tue Nov 12 09:43:43 2019 -0800
Change-Id: I5725b39a5621adacf41adbf448662a7d86addf4b
Original commit hash: 2e26b14c9882268384d12ceb05e7653848d8d714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 11419f16adc237827e1a144c7ba8792467d27d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] TigerLakeBoardPkg uses \_SB.PC00.GFX0.CLID without providing a reference to the instance in the silicon package

Adding Reference to variables which are used in BoardPkg and PlatformPkg

Hsd-es-id: 14010271555
Original commit date: Thu Nov 21 15:18:36 2019 +0530
Change-Id: Ia4baedb6e352aaf356c0047abe7d33153a4b690d
Original commit hash: ab154ecdf412ceb81382f7b0b083943c2ec50b84

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
TigerLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: c38f9f9a09288fbcec58a192c6cd72c3a48948c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG] change the value of registers according to post silicon characterization

Hsd-es-id:1608870530

Original commit date: Tue Nov 12 15:03:00 2019 +0530
Change-Id: Id4b07c846b94d6cefb332e7f2cb0b2aa6398e28c
Original commit hash: acf36d70db953149ad750f8d37cb88511a4a0513

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 691d0e606a7495add4e38ab95743737902b3398f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:47 2020 -0800 
-------------------------------------------------------------------------------- 
Move System Agent Silicon Init code to Product\SiInit
Moved PostMem SA IP Initialization code to Product\SiInit
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: Thu Nov 14 23:45:31 2019 +0530
Change-Id: I5567f05577118e1f5be2e3d9e9424c407a7ed008
Original commit hash: 9aab8bc7db4dfe57231aabddcc32450105794388

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 667b8f34a00c921cf3c633efdd15db4018b595f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:44 2020 -0800 
-------------------------------------------------------------------------------- 
TGL-H HFPGA when enabling PEG60 power gating and clock gating warm is broken

Issue:
When enabling power gating the value of register 0x420 is changed from  0x2AC8326 to 0x80008324

Hsd-es-id: 1307004870
Original commit date: Thu Nov 21 16:23:55 2019 +0530
Change-Id: I8ee719abacf6d079e1cfb76d93b2b8fe59c2ea6b
Original commit hash: c4826b650017ffb1182eb97935adf7b3af217f85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: d30af40a58fb3a66fbf5a9b6cee4860ac6f0ae9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:42 2020 -0800 
-------------------------------------------------------------------------------- 
PEG60 PCIe configuration space through side band access only when PcdCpuPcieEnable Set
Impacted Platforms: TGL,RKL,ADL

Original commit date: Wed Nov 20 12:27:57 2019 +0530
Change-Id: Ie4bff5fe73e5920ba74c974348ab7918d4df9bdf
Original commit hash: f2f980a208cab261d7927c4482506428427f3aca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf

================================================================================ 
Commit: 57188b2b3b5c01cb9ef35b8d65cdff8bf3e861f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Code clean up.

Original commit date: Thu Nov 21 17:09:27 2019 +0800
Change-Id: I416ae362e406c7d6be4b86e3f764f266efd14b1f
Original commit hash: b0d4d2e664f5cc9a162fac4a075cadfd9c9e6220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c

================================================================================ 
Commit: 8f3d6ea593af30d4a8f14dc151ad381cb7c4a2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][CNV][WIFI]CNV ACPI Table PPAG -Per Platform Antenna Gain

Add PPAG method and setup item.

Hsd-es-id: 1608805986
Original commit date: Thu Nov 14 14:58:51 2019 +0800
Change-Id: Iac7503fa1ee940ecd5c6c6bf79148d228bde7c2b
Original commit hash: 66ac399c6568eb3d6b1c41620afea05d2e1e9e35

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 277317dbde9643fb21ac08afea1aa624cb837b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:31 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] can't enter BIOS setting after restart

Issue: Garbage data resides in memory.
Resolution: Clear memory before using it and copy only response size data.
Impacted: All C1S projects.

Original commit date: Wed Nov 20 16:58:18 2019 +0800
Change-Id: I4b251e7fc667870a09318ec8d66e0dfec0c519b2
Original commit hash: 09a91a698da85c64a4d091f8377417b136fa3463

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c

================================================================================ 
Commit: 38c7d5545ff31dcb452dcf678ba90e23ecb6606a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U A3] [PCIe] L6F event is triggered continuously after RTD3 device initiated wake

ISSUE: L6F event triggered continuously (Seeing  "L6F Event" in ACPI logs ). Because of PEG RTD3
       not handled properly in L6F

FIX: Remove old RTD3 Acpi variable present in code
     Add PEG GPIO information in policies

Hsd-es-id: 14010248924
Original commit date: Tue Nov 12 17:25:11 2019 +0530
Change-Id: I36548f924fa5a5bdbe90150df7a8fc27b4f842e0
Original commit hash: 0a827bfefcee5975c9b1984dbcdf33df0a3c9e4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9e3878bd5e57dfb7d8beb0b6edc0ed0617a9ef5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] PEG60 failed BIOS compliance testing

Original commit date: Wed Nov 6 10:32:54 2019 +0530
Change-Id: Ie1068ba00f825b62a096db7d1101227ef3760a24
Original commit hash: 46cb0205e07759607549b59e5a3c05d095e3674b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf

================================================================================ 
Commit: ae67c20282a20340f4966adf22aedbd90369430a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]After bios password settings,do not prompting out enter bios password while booting to the OS.

  According to the description of HSD 1607657756,
  Change the BIOS password behavior.(As Title).

Hsd-es-id: 1607657756
Original commit date: Wed Nov 20 17:15:03 2019 +0800
Change-Id: If3c865200d709b18e182b6f132cc46d97b1d6f28
Original commit hash: 40a4068c2c9603335d78c1b48fee64f087db3603

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 8a9e7925e49f219645c613560eff825e326909df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:15 2020 -0800 
-------------------------------------------------------------------------------- 
Static code analyzer scan found issue in AmtPetAlert.c

Resolution: Check string length before further modification.
Impacted: All C1S projects.

Original commit date: Thu Nov 21 15:00:59 2019 +0800
Change-Id: Ib159dcdf41bdacb49961323d425b717756c0c584
Original commit hash: c8500ebf0a54abc5c66d2fdc56ffb3992c2dc6f9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c

================================================================================ 
Commit: e103cf68d5a6de684c060448858890843295f9cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:12 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up TCSS register header files for JSL

Original commit date: Mon Nov 18 15:59:35 2019 +0800
Change-Id: Iebd2dbfe3f7ad5fbaa20b63daf8849ea67479b39
Original commit hash: 3ace17d3269dcea2f346f78478696d04899ab8d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLibNull.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf

================================================================================ 
Commit: ccd06385fe143ad44bf74ae1523e4dff80c1ff2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:17:04 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL] CflRestricted MrcInterface.h (MrcInput) needs to be updated based on MemoryConfig.h (MEMORY_CONFIGURATION) in C1S package.

Original commit date: Tue Nov 5 08:46:35 2019 -0800
Change-Id: Ieaa27ec52af312892d38fc4c2aae8c6ae68063b5
Original commit hash: 4a3b05ce251da8f14e53b9bd877fc3337a0bc3a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h

================================================================================ 
Commit: 491ea01543a84ec7c32b13666602642233748752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Nov 21 09:01:33 2019 -0800
Original commit date: Thu Nov 21 09:01:33 2019 -0800
Original commit hash: 64cc8afee861da3700e90f4f3d2272bd0fc53fc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d7b805ab2340682dfbef9a887af8880e2f0caa36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2474_00

Thu Nov 21 08:31:47 2019 -0800
Original commit date: Thu Nov 21 08:31:47 2019 -0800
Original commit hash: 1ae1a9c44367c5c3c69282a51a6b9d4da2025d9a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 829b07459726336d1cce9175a6abb4047042dbf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:41 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][C1S][GPIO]: GpioPrivateLib use incorrect PCH define in function code GpioSetElectricalConfigByFunction


Original commit date: Thu Nov 14 14:36:22 2019 +0100
Change-Id: I34367ddede758384506ccf365e959464f71ba53c
Original commit hash: 9ad871af9e6cf28055a3a5a6f41a7b8da92bbfea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: 5500e6a8d55be2210793edbe3659b70f703ab76d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:38 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Reenable USB OverCurrent as defualt should be enable

Reenabling USB OverCurrent to be enabled by default

Hsd-es-id: 1809116255
Original commit date: Wed Nov 20 17:45:48 2019 +0100
Change-Id: Icd2e0e65f95d75fd02a6e8f47f716cd92ff7365b
Original commit hash: b93ff8ed2b470c985c2c413afbb47748cc5dfb75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 4190e6fe52a1c50b666069441751e558f6c0933e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide update for xHCI v19 - rev2

Now BIOS shall print debug message with a xHCI IP version as string, not
enum value.
Added new device IDs for xHCI HC using xHCI IP v19.x
Updated xHCI programming for v19 programs to align with BWG rev2

Hsd-es-id: 1808978457
Original commit date: Fri Nov 8 13:27:38 2019 +0100
Change-Id: I32e6e0298d550e330664b3dca1f93f581875f9f6
Original commit hash: 7988c08f6a3eb9bfbe34b71f513770532380aee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: cea64f98d3e19e17adc628494b05ba266a42d840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:32 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
-PowerLimits

Original commit date: Fri Nov 8 16:38:21 2019 +0800
Change-Id: I3bde0697c30d465fff93e4dc62d99da3debcaa4d
Original commit hash: aee46a367dadc42bb8c5c8f624f2e01a6b6d6ec3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 68d2532b80375e8291273b9d36bd61a51fd9e782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:25 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Invalid LERRUNCSEV programming in IEH

Removed dependency of ITSS.UEV in PeiIehInitLibVer3

Hsd-es-id: 1808426200
Original commit date: Thu Nov 7 14:40:26 2019 +0100
Change-Id: Iee155fdab751902fd17b4871131b8a2e43f9da9b
Original commit hash: 3c5fbcafe5f7d7c71acb65266f229638485161df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c

================================================================================ 
Commit: d6732e8a74084cada9ec6d6040e3ddb81c6a69e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:23 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Change GetUsb2PhyRefFreq return value to FREQ_24_0

Changed return value of GetUsb2PhyRefFreq() function in PchInfoLibEbg
to a proper value of 24MHz. This value is used by Usb2PhyLib to program
correct USB2 EV values in USB2PHY. Invalid value can lead to an USB2
misbehaving.

Hsd-es-id: 1809115849

Original commit date: Wed Nov 20 16:47:48 2019 +0100
Change-Id: I84d2bb37d98497c8ea698361712f63b937c1af97
Original commit hash: bfe48f4dc0e701916101fc3ec05f20751a5273d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 9bc36fd8c46d8e06301fd7195e7ea05ae2c07698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:19 2020 -0800 
-------------------------------------------------------------------------------- 
Add support Replay Timer, Design Specific Configuration and CPU DMI Enabling DMI features for SIP16 controller
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: Wed Nov 13 14:33:40 2019 +0530
Change-Id: Iadf6887c7c9d8fb2f1ca785e8f839a5743f904f6
Original commit hash: 70886f9199578de5d4790ced092c8fac574251be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 395b7429e8d23961e0ff6a33ac375fa1b98dedfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:17 2020 -0800 
-------------------------------------------------------------------------------- 
TigerPlatSamplePackage: Removing BIOS WA of reset issue

Revert the commit b3450ec750a189de1f1246352c59fb67c8d12e26
which disabled Crashlog as WA of reset issue

Hsd-es-id: 1507345323
Original commit date: Wed Nov 20 17:51:48 2019 +0800
Change-Id: I6bc2dc2a6c086dda451f8e4daf0c33220e41cb40
Original commit hash: 9ae0cf057fca3780f7197cfb0205625ae5089401

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: d5433e5dc7d27dd43636c8ec85146bdca10bb560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL_Y_LPDDR4][A2]:Volume Up/Down and Home Buttons are not working after disabling Low power S0 idle capability in BIOS.

1. Rollback the solution c0a87ead5630c67624da0826127d4da5862fdeba
2. Disable the power button (QD5 and QD6 event) to make the slide to shutdown not pop up if the LowPowerS0Idle is disable
3. This solution need base on the EC v1.15v

Hsd-es-id: 1608080232
Original commit date: Wed Nov 6 15:35:53 2019 +0800
Change-Id: I0b1010cf0942c48aa2b7f09f293b52e7b39b317b
Original commit hash: 5072581d1ac59d7b77b9effaa9f47c81520a1510

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: f256cc8a5edb0c83c103ef01458b8906e26b6469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove Hardcoded MAX CPU NUM in AcpiPlatform.

Original commit date: Tue Nov 12 13:44:40 2019 +0800
Change-Id: I5ab4842dfff54dc760d472fbdaba6d5a07cfaab3
Original commit hash: d7c917d84e901bd87ca1cecaaeb2c6985b5dda2c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h

================================================================================ 
Commit: ac97dd648966c123f26db6acca66f14d24a69bcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:08 2020 -0800 
-------------------------------------------------------------------------------- 
Package/Module:[TGL] KW scan: Fix identified KW issues for Platform area

1) Status initialization in MicrocodeUpdate.c
2) Added null check for handlebuffer in DxeTelemetryAcpiLib.c

Hsd-es-id: 2209658340
Original commit date: Wed Nov 20 04:21:37 2019 +0530
Change-Id: If129e058af5c0b453a3beadf9f7ef38edf31cc13
Original commit hash: d91d12a138299182451aecc3e611f0e2ad24ec21

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: c1bad62119cf6915f17156fb56da9e8d52815283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:06 2020 -0800 
-------------------------------------------------------------------------------- 
Refactoring Cpu Identifier

Original commit date: Wed Nov 13 23:36:35 2019 +0530
Change-Id: I0fefe19bd278bde10ef6e4537f9974de73e62246
Original commit hash: 10f51f13ac707e5771f182987b98de57863d718c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 429930e11307dd4b53ae11b671cdfd3f6eed6beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:16:03 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Fix that Telemetry MSE is not set
Solution: Add TelemetryMseEn () into the path of FSP dispatch mode.
Impact Platforms: TGL, ADL

Original commit date: Mon Nov 18 13:40:58 2019 +0800
Change-Id: I53fd0132b8ce04e3ce2e149b595be4b876a9d7f3
Original commit hash: 2bbbc6d8d7601842b7c5c42d0cd7c1aadf9549ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 7be3aa2cdf0d80904b81d4761b10deae7b94977a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Change C-state latency values.
Revert "TGL-U CRB [A2][BIOS]:C-State Latency control MSRs are programmed by BIOS."
This reverts commit e88fdda76c52422539f3440f28e5f8f0e84f33ac.

Original commit date: Thu Nov 21 11:06:20 2019 +0800
Change-Id: Ic01c4d54740cc5c0f28f5ea6839c94fb222ac85f
Original commit hash: 9a62c8315239e882c40b58d47f694f6019aea431

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: d37ab9945d3836dad10a10c178847b9b50b6400e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:45 2020 -0800 
-------------------------------------------------------------------------------- 
Windows boot debugger does not work with MMIO based UART

Set PortSubtype to EFI_ACPI_DBG2_PORT_SUBTYPE_SERIAL_16550_SUBSET_COMPATIBLE_WITH_MS_DBGP_SPEC
for Dbg2DeviceTablePtr

Hsd-es-id: 2207478826
Original commit date: Wed Nov 20 11:25:04 2019 +0800
Change-Id: I358bfad532653f1ae1a2f7b7bf0e74a8abdef5ba
Original commit hash: fa57087e04cd713fac8619a0c4c945622594fadc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: f6c3fd3877884bd173f36627cb5bc2abef1b932f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:36 2020 -0800 
-------------------------------------------------------------------------------- 
Description: SUT automatically reboot during resume from S3

TXT registers were not being restored in the EDK build. Fix is to ensure
TXT register restoration occurs after S3 Boot script executes.

Original commit date: Sun Nov 17 19:36:44 2019 -0800
Change-Id: I5ea04c4bc13818025faf9cbbef33d88efec1afd8
Original commit hash: dfa388200d73b0a0a379a273b9554e7d9ea18532

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: 32810923ad0a03aa1a045813e80d032bac25adc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:33 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/FmpDeviceLibBios, FmpDeviceLibEc: Introduce a variable to indicate the first boot after capsule update

This commit introduces a new variable BootStateAfterCapsule
to indicate it is the very first boot after EC/BIOS capsule updates.
The variable is set to TRUE on BIOS/EC capsule update completion,
followed by a system reset being issued, and it is cleared
on the following boot path.
This variable is expected to be used to mitigate possible boot critical
failing scenario after capusule update, such as the stored NV storage variables
not compatible with the new updated BIOS.

Hsd-es-id: 2209619948
Original commit date: Wed Nov 6 23:41:19 2019 -0800
Change-Id: I2a3930d845cd920895aabc4340c2db283d3da773
Original commit hash: eccc7070689a8bcb243b6cb44e8160dbbc854734

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/BootStateCapsule.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9f3d4d3eaa060f964dd4efd859c49b0cbcb5ce73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:15 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Flex IO Support
-New FIA Encoding
-Support for new FIA IPs


Original commit date: Wed Aug 28 14:16:35 2019 -0700
Change-Id: Icf627c189865057132dc8d5c45afe0a0c3db46f3
Original commit hash: 6ee32aa442693c30c2c5d76d02bb86682e907d97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia15Regs.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia19Regs.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLib.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer4.inf

================================================================================ 
Commit: b8b9674011f1db81d6ad2b4d9acc32d220185027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Nov 20 09:02:03 2019 -0800
Original commit date: Wed Nov 20 09:02:03 2019 -0800
Original commit hash: 082bf00201701dc6861ca2593687de1cd35705c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9d4cdc5c77e88836c6799b18fff1ee40afefd31b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:15:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2473_00

Wed Nov 20 08:37:13 2019 -0800
Original commit date: Wed Nov 20 08:37:13 2019 -0800
Original commit hash: afc06b1e9a1e429ee00f02ded018dca765db5e6d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33369b348f0d316a7cb4870776923cc65cfb660d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:59 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Remove non applicable usage of PCH_ICL flag

Removed PCH_ICL flags that were put around FIVR code. FIVR
is a POR IP supported on all currently supported silicons.
Removed PCH_ICL flag from HSIO lib ICL and TGL specific files.


Original commit date: Fri Nov 15 13:52:07 2019 +0100
Change-Id: I4a62684b85d96e4c1f30bb8524f98688ba213f6c
Original commit hash: f6645a086af56ed9ddb33eecd089204d06247a04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.c

================================================================================ 
Commit: bf3adb033e0f50aa543b5463692894d2370df928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:57 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Add explanation to FIVR ICC MAX programing

Original commit date: Tue Nov 12 18:26:37 2019 +0100
Change-Id: Icde17d6301100a7243c4e282d1a9f423973eb6f0
Original commit hash: f5da754dcac5815f28f374bc43b88d9438dea83e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: 1b9939cd731ce6321c0b926d724d59006c4b2629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:55 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Implement new LDO programming for ADP

Original commit date: Wed Nov 6 15:53:43 2019 +0100
Change-Id: I6ea552af5cf510fbddde9a7afb8b12a3f36e10cf
Original commit hash: 9c69a507dc73e37644c2cb8452e63024b7a6105a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 6f70e767f524480aa3fd720bba71b5a150e83302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:50 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]EBG: BIOS shall implement an option to enable/disable DeepSx

Original commit date: Tue Oct 29 15:31:40 2019 +0100
Change-Id: Ibea9ee9b7071bdaf8797b9eec334e3ef5e37acf7
Original commit hash: 99651d60c198a54dd50f6a8747bb36cb99438882

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: edce2a8f3f6da2c9ae843d3367d44f2d52e11280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:43 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][EBG] BIOS Requirement - Option to configure PCH DMI Thermal Setting

Requested DMI Thermal Throttling is already implemented in:
PchDmiSetCustomThermalThrottling() - > PchDmi15SetCustomThermalThrottling()
in files:
ClientOneSiliconPkg\IpBlock\PchDmi\LibraryPrivate\PeiDxeSmmPchDmiLib\PchDmiLib.c
ClientOneSiliconPkg\IpBlock\PchDmi\LibraryPrivate\PeiDxeSmmPchDmiLib\PchDmi15.c
One thing to complete the requirement is to add code in file
ClientOneSiliconPkg\IpBlock\PchDmi\LibraryPrivate\PeiDxeSmmPchDmiLib\PeiPchDmi15.c

Original commit date: Mon Nov 18 15:20:15 2019 +0100
Change-Id: I6e142d6536af54baca7cb17e0f55bf13ab452db6
Original commit hash: 2a582898f5b53dee610d8e5e9f7e206cd5fd0da5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf

================================================================================ 
Commit: adcdaf7bac237a2c3e58dcc938d937258855e925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]Fix Fusa Parity Reporting for PSF

Writing to psf SB register from CPU instead of PCH.

Original commit date: Tue Nov 19 15:26:49 2019 +0800
Change-Id: Iddb91cd53a7d9814b1f687a99fc9aeb3341ce567
Original commit hash: e92a325e9eaa3124f85b2198a013db5f3cc6c762

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c

================================================================================ 
Commit: 3657afa790dad961a9aeb4e1636fed3185a998ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:37 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg DSC, FDF: Clean up FILE_GUID overrides for TCG modules

Since TCG modules under ClientCommonPkg are cleaned up and TigerLake uses
the same TCG modules as the modules being used in MinPlatformPkg Core,
FILE_GUID overrides are no longer needed.
This commit cleans up FILE_GUID overrides
 for Tcg2ConfigPei, Tcg2Pei, Tcg2Dxe, and Tcg2ConfigDxe.

Hsd-es-id: 1507385024
Original commit date: Tue Oct 22 23:12:14 2019 -0700
Change-Id: Iaf5d3a800770ad0fd5c17758e5ea84ab8d25e53e
Original commit hash: 73c57426b2a85cdc8fda4c303297d57ffa4f437e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: f3849a783abed9465fb2726b76ee3174f29abd4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:22 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PEP: PEP error PEG0.PEGP showing 100% activity during S0ix via sleep study.

PEG0.PEGP constraint is always enabled when CpuSlotSelection is M.2 no matter the device exists or not.

Hsd-es-id: 2209644301
Original commit date: Fri Nov 15 18:53:18 2019 +0800
Change-Id: If9bc0a8247d3daf4a10956323ea8fe8e757ffadc
Original commit hash: b0805154f43cffef413a9ab847652640040c2f0a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

================================================================================ 
Commit: b58a06c82806cbb893ff0408877ab866d9e07b23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:16 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Responsiveness CPU setup variables are written to NVRAM twice each boot Changes

Copy the setup variable into temporary variable and Update SetupCpuFeature variable.

Impacted Platforms: ADL, JSL, RKL and TGL

Original commit date: Wed Nov 13 11:31:19 2019 +0530
Change-Id: I98e908a884d28aad2f9b4649f3a6b6338586de50
Original commit hash: a1218d81e79e6010c7b53ab72e49a556facc70ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: d78ced37c55adad9aa16dee1d4ab3a7883035619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:15 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Add BIOS SETUP "LPIT Residency Counter" item for ATX Shutdown (PS_ON) for IntelPEP access

Original commit date: Wed Nov 13 23:23:36 2019 -0800
Change-Id: I51476a0ad4f99d196e296a0bbcac00a05475a1ec
Original commit hash: 791cfbb6cfc8125b0570829a5d17b36efaced0bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
TigerLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: bf96ad52d85f6eb3aab9fb36cbb78b7c160a489b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:05 2020 -0800 
-------------------------------------------------------------------------------- 
The memory in use with MRC ver. 0.4.4.4 in the latest IFWI WW44.4.01 and under the Memory Configuration is reporting LPDDDR5 instead of DDR4

TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c - convert DDR type to a zero based index
TigerLakePlatSamplePkg/Setup/SaSetup.c - do not convert the index back to a DDR type

Hsd-es-id: <2209593510>
Original commit date: Mon Nov 18 10:52:23 2019 -0800
Change-Id: Ib07ea94762ce8b64e78dd1c7a8d04180c65683dd
Original commit hash: a14646d8156f3877983b7fe6c81526329ba4decb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 7686fb32c934a2eb32c420ac80757443f5cb8228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:14:01 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ITSS] Added required TSN support for PCH-H


Original commit date: Mon Nov 18 11:03:40 2019 -0800
Change-Id: Ic27324b5c2016444cd11ee0a8c7bb52738b47e4a
Original commit hash: 510187a1f9cc47feb7c910955976d4e4f0ee7a5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c

================================================================================ 
Commit: 182b47a3d5d4246380762d05384a52c385f8f6b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Nov 19 10:56:41 2019 -0800
Original commit date: Tue Nov 19 10:56:41 2019 -0800
Original commit hash: 06d2b148edf0dbc80aa00b2f8c09feedb1a3e4af

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 6922fbd483e45a0f377711112acf2c01fd1762af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:47 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][TGL] Fix Setup Setial IO Setting blank issue

Some file missing by below revert commit
SHA-1: c5c664399bfd6309e2ebb09461876b10ace28bfd
Revert "[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table."

Hsd-es-id: N/A
Original commit date: Tue Nov 19 19:17:53 2019 +0800
Change-Id: I2b2db5743a18ffad2464a68166359040d6347da8
Original commit hash: 4a27e4c0cbc9d82e804e401fe7d82d497681ca08

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 0630adf8ac56a98f24fc756a33048ce05a9ef200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:43 2020 -0800 
-------------------------------------------------------------------------------- 
Disable Intel Advanced Menu->PCH-IO Configuration->HD-Audio Configuration->Audio DSP Feature Config->BT Intel A2DP 

Intel Advanced Menu->PCH-IO Configuration->HD-Audio Configuration->Audio DSP Feature Config->BT Intel A2DP->Deselect the same
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h - remove override for BT Intel A2DP
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h - remove override for BT Intel A2DP

Original commit date: Fri Nov 8 15:42:20 2019 -0800
Change-Id: I21396e3d0638f25a413a993d04458bb0ff7c5832
Original commit hash: aaa04a8ab6bf8b005abaf8435f9e4fb6ff9cd0a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: f14a4beb2d0e61e99a0f18b4ba25a3a6e96aae16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Nov 19 08:59:32 2019 -0800
Original commit date: Tue Nov 19 08:59:32 2019 -0800
Original commit hash: 4182dea427f30a6a8c472e70e88dbeef1ba4e82f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9be5671ba869388cad1f0ab5208ec4606541bed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Tue Nov 19 08:40:37 2019 -0800
Original commit date: Tue Nov 19 08:40:37 2019 -0800
Original commit hash: 6445fb6206554f47c7d66262189138ac1cae385d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 965730b1c70d5655f5ce6ddc499caa3768b65061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2472_00

Tue Nov 19 08:08:40 2019 -0800
Original commit date: Tue Nov 19 08:08:40 2019 -0800
Original commit hash: 4006259921449ddd51189794dcdf2ae572df68a9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d20aff73ce6f080d595d9c0946b01bd7322f6fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:30 2020 -0800 
-------------------------------------------------------------------------------- 
Code sync of TxtDxe
--TXT Device memory allocation
==TPM Establishment bit is de-asserted

Original commit date: Mon Nov 18 17:14:11 2019 -0800
Change-Id: I36deed79f99a9acfdf34ae7a4f19c5ef1c25b48a
Original commit hash: 18e38e1f4f9d725f5eb4389e5448ba8d2a1180a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c

================================================================================ 
Commit: 393671548f35db0f04fa4fcd4defbcbbb7f8943b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:28 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Add PTT to the supported TXT configuraitons.

Original commit date: Sun Nov 17 19:31:35 2019 -0800
Change-Id: Iddf03fc425ddb938729b4ce10c38bb777c082320
Original commit hash: 39733cdaa0da62a334ab3dbd5a06868c145f1668

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 17eebcea9e0e43d959ff87daa853ce1fbcc9d4f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:27 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]P2SB is sending UR on some P2SB access but doesn send the transaction to SB


Original commit date: Thu Nov 14 17:00:06 2019 +0100
Change-Id: Ibec9795868c1611810e2062a6fda9872194f8b5a
Original commit hash: bd0aeb552ca8c8eead8696525db0ed060d41eb80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: f88353d52157eba6572628ddea7cea6a6e1475f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:25 2020 -0800 
-------------------------------------------------------------------------------- 
BluetoothPkg: Fix the issues reported by Klocwork

Add error handling to fix the issues reported by Klocwork.

Hsd-es-id: none
Original commit date: Fri Sep 27 13:26:25 2019 +0800
Change-Id: Ic2dc11149e08d0c51197ff62656661b39c443a0b
Original commit hash: 079cfb401b7934b09dfb7127e24b16f8f13dbe44

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
BluetoothPkg/HidKbDxe/HidKbDxe.c
BluetoothPkg/HidKbDxe/KeyBoard.c
BluetoothPkg/HidKbDxe/KeyBoard.h
BluetoothPkg/Include/Library/BluetoothLib.h
BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c

================================================================================ 
Commit: d2acc117275b7e8a8c14968225c55f86345baea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Correct the L1SS state.
L1SS should program according to BIOS setup option

Original commit date: Tue Nov 19 10:38:55 2019 +0530
Change-Id: Ieffecaaa19b63889d482d075abb119f1d798c9ba
Original commit hash: 03635fcd8d6051cbf4ea8a6f1bb221e3c8615674

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: b96e4ec858eff7e289f9c10832fd62a47df8f72f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Port the U/Y SKU Root Port specific changes to All Root Ports for H/S.
Impacted Platforms: TGL,RKL,ADL

Original commit date: Thu Nov 7 16:46:10 2019 +0530
Change-Id: Ie098152b7fc329fa1f5f817841790f1f834227ec
Original commit hash: 2c65b72273c02b67e209d8bb11cd97294c8a320b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 221862ab58c916fce3cd359176befec4f78bc339 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:16 2020 -0800 
-------------------------------------------------------------------------------- 
[JSL][IO]: Memory frequency not showing in task manager

SMBIOS v3.2.0 adds new Table 17 fields which need to be added to RC.

New fields include:
MemoryTechnology
MemoryOperatingModeCapability
FirwareVersion
ModuleManufacturerID
ModuleProductID
MemorySubsystemControllerManufacturerID
MemorySubsystemControllerProductID
NonVolatileSize
VolatileSize
CacheSize
LogicalSize

Original commit date: Wed Nov 13 14:52:56 2019 +0530
Change-Id: Ia0a2508849f769bdfff02be968df928cee87cf46
Original commit hash: 6e61c7e5c0b7da277660849d23e058cde7f068ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: f74297c005f01788aa91dcd46527fb4b3b368a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U/Y A2] IFWI Regression : Driver under the USB Connector Managers "UCM-UCSI ACPI Device" is yellow banged within Device Manager

Type-C device _UPC and _PLD updated.
Usb Xhci SSDT miss updated.

Hsd-es-id: 1608117421, 1607548522, 1507525437
Original commit date: Fri Nov 15 11:51:55 2019 +0800
Change-Id: I09afcbffc47e0b12a81e69b5f49ceb08412ac4d1
Original commit hash: feac117d22d89b054530a90355d99da7a0df11f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: ebaad24c025bcdfa752460526c4d16b18e91f6a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:04 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Graphics: Gt Dss enable changes for Gen12

Fuse register 0x913c indicates the DSSes enabled
There are only 6 Dual Subslices on GEN12

Several lines of description for the change.

Hsd-es-id: 1507517864
Original commit date: Tue Nov 12 19:22:11 2019 +0530
Change-Id: Id915a217cdddb94a419e5f8963af34de9810d725
Original commit hash: 1e7dfc28b847871cb6af924bb2c7710bff21c0d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: f1f5f49ad517507dcb29eada273d46c371e6fefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:13:01 2020 -0800 
-------------------------------------------------------------------------------- 
Disable ME Resiliency feature in debug BIOS.

Changes
1. Skip ME Resiliency driver inclusion in CML debug BIOS.
2. Revert 'PcdGlobalDebugPrintEnable' changes in ClientCommonPkg.

Hsd-es-id: 1608898588
Original commit date: Tue Nov 12 06:03:54 2019 +0530
Change-Id: I468b8a4760c0f55af66b3e8bd6ad6117c4e1a3c1
Original commit hash: 281af9cbe454bf10eb4f10d16f044c6774e0430f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c

================================================================================ 
Commit: 6fbe01405c22a0235d573ef8e3deddbff9416dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] WWAN is in hidden devices when system in CS more than 5 minutes

Add method PPRW for WWAN.

Hsd-es-id: 1607864508
Original commit date: Fri Sep 27 11:35:30 2019 +0800
Change-Id: I856b67d86693336c1a2ccf4116b6c4f1aa202e95
Original commit hash: 40b6fbcb7801f0fbdc9d0c264476fca3649d1514

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 3c302ab926becc3649946227bbdebf36f98a867a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Discrete ThunderBolt ASL should not be mandatory in TigerLakeBoardPkg

1. Removed DTbtCommonLib/DxeDTbtPolicyLib/PeiDTbtPolicyLib/PeiDTbtInitLib librarys.
2. Removed DTbtDxe/DTbtSmm drivers.
3. Removed the related code of DTbt policy.
4. Removed DTbt setup and Dtbt GNVS data.
5. Removed DTbt.asl

Hsd-es-id: 14010268259
Original commit date: Thu Nov 14 20:01:32 2019 +0800
Change-Id: Ide5b5f65a17c1429c5c0735d49e9e816c5524da6
Original commit hash: a68cabc03bc1c0fe464143b7160a1248bfd2970c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
TigerLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl
TigerLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
TigerLakePlatSamplePkg/Features/Tbt/Include/DTbtDefinition.h
TigerLakePlatSamplePkg/Features/Tbt/Include/DTbtInfoHob.h
TigerLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Library/DxeDTbtPolicyLib.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Library/PeiDTbtPolicyLib.h
TigerLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Ppi/PeiDTbtPolicy.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Protocol/DTbtNvsArea.h
TigerLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
TigerLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
TigerLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
TigerLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
TigerLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.inf
TigerLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLibrary.h
TigerLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
TigerLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf
TigerLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLibrary.h
TigerLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
TigerLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
TigerLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.c
TigerLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.inf
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.h
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/TbtSetup.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni
TigerLakePlatSamplePkg/Setup/TbtStringPool.hfr

================================================================================ 
Commit: f28448f430b4f25d0bf68ed7446a643b2e188c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Mon Nov 18 12:02:08 2019 -0800
Change-Id: I60903d14c2f54e753e6aac3c68356b249e501afc
Original commit hash: 41fe6080de695626c42b036a015154cbde46d31f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cfc3f314bbec1d8bdba1fd6643ae6a33879495af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Updating SA_SETUP to new ChHashOverride element to the end of SA_SETUP.

Original commit date: Mon Nov 18 09:15:25 2019 -0800
Change-Id: Id8855c2153e1acae2056906d762462b4d8c519e9
Original commit hash: 358141d7b6419e825f60200721f5c16665b8111c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 0eae99a19694fda7d9a0db1a33f817e8606dc500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Updating FspmUpd to add any new item from ReservedFspmUpd.

Updating TigerLakeFspPkg/Upd/FspmUpd.dsc to add any new item from ReservedFspmUpd.

Original commit date: Fri Nov 15 18:02:05 2019 -0800
Change-Id: Ibe8e10f833b390b6882c48a898b006c7b8019bab
Original commit hash: 1c9cc72e7c282778c3d57cac7fa7a830644226fc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 18690b0ef49f06d5c9903dfc27504fdf1ef63a16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 15 22:15:41 2019 +0000
Original commit date: Fri Nov 15 22:15:41 2019 +0000
Change-Id: I8cca04e1bb394e3395ff84b67dec80f5b8d8d65f
Original commit hash: 44f43f2797b9522c75bcc34c87155b88d78e5103

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ec561476808b88a5ae99d4252d1d2d19e4562f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Channel Hash Override option does not take effect at input parameters.

Issue:
    Channel Hash Mask and Hash Interleave are set to POR values, regardless of Channel Hash Override setup option is enabled, this option does not take effect.

Root Cause:
    Inputs->ChHashOverride value is forced to FALSE.

Change:
    Remove forcing value Inputs->ChHashOverride = FALSE from MrcSetupMrcData() function in MemoryInit.c

Original commit date: Tue Nov 12 16:56:34 2019 -0800
Change-Id: Ia8be703645d028ba463ec62fc2d39b6b227e5136
Original commit hash: f74c52afbeef97b24b530cbf01a9555af2152647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b9764cf6b242f5b1e97a439053ac28591bcfd812 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 14 21:55:14 2019 +0000
Original commit date: Thu Nov 14 21:55:14 2019 +0000
Change-Id: I5d288cff8726d8418f223e1e03dd1ae434c54095
Original commit hash: 9f2598e087c675effa607e26895a06f6f7068711

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83e4aa79a44cd5eb226d374da767350c9566bfa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Changes based on EV feedback/debug

Re-enable VccDLL Step3
Disabled RDODTT and RMTBIT
Enabled DCC
Increase SenseAmpDuration by 2 for LPDDR and Gear2

Original commit date: Thu Nov 7 17:50:44 2019 -0800
Change-Id: I77409ce4e24896a8f2b2d470d20eb8be424efa48
Original commit hash: 761d9e62b17e23a569201ee1b410d9c5ef36c700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 392d8a57a5ff7b21077e69f275583439a6b974b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 14 20:25:58 2019 +0000
Original commit date: Thu Nov 14 20:25:58 2019 +0000
Change-Id: I3539e7619c42c6dfe8df39295088fd35e74beba9
Original commit hash: 5fbf5a74cb9ed0ed97dd9afc77b4105eec41b14e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4183d7179a5afe309a05cc217ddffa72e86dee2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Incorrect placement of VccDllBypass variable in PhyInit

Issue: Setting SafeMode does not cause VccDllBypass to be enabled

Root Cause: VccDllBypass variable setup is done prior to SAFE being updated based on input parameters

Fix: Move this to after SAFE is updated.

Original commit date: Wed Nov 13 11:03:15 2019 -0800
Change-Id: Iee10c98171c4d1b4ca86504b02813af4bc725614
Original commit hash: 0a3ac696890709ac4ed827792641a9095b6c42d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c11ba8746fb970bba1c356b5a490ec9cd05162ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:24 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 11 20:42:37 2019 +0000
Original commit date: Mon Nov 11 20:42:37 2019 +0000
Change-Id: I864d80cc1994f2a0a843f1e767c675ce78169635
Original commit hash: a937efe637ed1c645bff17dd2c6709968c76f272

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de4f5962e7fedd143c73e21f409f30637d723eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:22 2020 -0800 
-------------------------------------------------------------------------------- 
Description:uCode update to version 0x42

Original commit date: Fri Nov 8 15:07:31 2019 -0800
Change-Id: I9360cbfff34c4ff48a8e66772710978be8a2ebb5
Original commit hash: 03249af5c9380e104737261366e2df7a7155d1f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_81000020.inc

================================================================================ 
Commit: f4dce8ae115ced19d5a9a97417d7d33f3e7293ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 8 17:14:48 2019 +0000
Original commit date: Fri Nov 8 17:14:48 2019 +0000
Change-Id: Icd4f070eba90c7f470d5c6a0433361a95bd31c36
Original commit hash: 5a65a9cc259f2bd331001ec5ca9e5f8e81fdbad4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c234f3c7cad4dc33693839ae022f76c675640c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Ccc Per Bit Translation

Issue: cccperbitdeskew comp code is wanting to be set the same across all CCC pins associated with the Phy Channel.
       DDR4 was not correct accounting for the pins on other channel registers
       UpdateTcoComp is not set correctly

Solution: Separate the GetSet enums to be separated MA/CA fields, CTL fields and MISC fields.
          Default setting of UpdateTcoComp to be 1 and only clear when DCC is targeting CLK in CCC

Fix: Added the GetSet enum items and usage of it
     Updated code to correctly set UpdateTcoComp


Original commit date: Thu Oct 17 15:00:10 2019 -0700
Change-Id: I4eafb22c484179838b5687299c37be6a1e2ab55c
Original commit hash: 4e4eb94ecb3784932cb3b00d568b7225fae9b426

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 39327abbf327be21aff788b441ab4b9079eca077 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 8 03:36:56 2019 +0000
Original commit date: Fri Nov 8 03:36:56 2019 +0000
Change-Id: I86c4e2d64401f16528ac4123f753e51ef3098642
Original commit hash: f7105cedaf6452f4271614dd8056bb4f0456e19f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 058df95133084b192bbedd0f07dbd8d99f25aef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] VccDll fixes

Issue: VccDll enabled is causing failures during DDR4 w/ SAGV and w/ Gear1

Root Cause: DDR4 w/ SAGV is due to WeaklockEn not being reset during PhyInit
            DDR4 w/ SAGV has a W/A to skip Step 3
            Sweeping individual NBias partitions not detecting trip point
            DDR4 w/ Gear1 failure has a W/A for setting BlockTrainReset during ReadLeveling

Change: Skipping Step 3.
        Step 4 is now sweeping all partitions associated to VccDLL instead of per partition.
        Modified Step 4 sweep to allow for direction reverse when hitting the edge of search.
        Added Step 4 convergence check.
        WeaklockEn reset to be disabled during PhyInit.
        Added BlockTrainReset around the IoReset at end of VccDll Training

Original commit date: Wed Oct 30 14:07:11 2019 -0700
Change-Id: If2e9d3d31ee42d6386f02fb47dd2503960ec8ece
Original commit hash: 523837a3d7db55fabbc3e067bd4f0c0b0a85cfd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5ddf78871f3c8749c31071e5cb7f72a66a902704 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:11 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 6 20:10:33 2019 +0000
Original commit date: Wed Nov 6 20:10:33 2019 +0000
Change-Id: I748baf9689bc9f36c2c226880812194160645ebc
Original commit hash: 53a3ff58e802a045de752172176ddcb1133b835e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9dac73e97ad8545ae047be9816c1b47a6fc9d5ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]Bypass VccDll for LP4 at >3200 freq

Issue:
    To match the HVM kill limits for LP4 in MRC for ES2, we want to bypass VccDLL

Root Cause:
    Bypass VccDLL for freq > 3200 and Enable VccDLL for freq <= 3200

Change:
    Updated MrcDdrIoInit() function to check root cause conditions then VccDllControl.Bits.Bypass and VccDllFFControl.Bits.Bypass to True for A0 stepping only.

Original commit date: Thu Oct 31 18:29:31 2019 -0700
Change-Id: I26529037f1e8fb12e52fe938be18653fc4a8f3f4
Original commit hash: dba869def6d64fc40c0e9ee8e50fbeddfb3709d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8fdd9fb6559e06e22afbb3b778acf65295144617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:07 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 6 00:26:59 2019 +0000
Original commit date: Wed Nov 6 00:26:59 2019 +0000
Change-Id: I284b8a11bd181ab0a5c6780bb608865ed489d260
Original commit hash: bbbfe92406e29989c71356114a90be629a2d076b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5a06eee6e98203cc533292fa3e160ab1e6261b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Incomplete setup of RankEn during FrequencySwitch

Issue: Hang seen in booting dual rank LP4 system when DCC is disabled even in Gear2

Root Cause: Incomplete setup of RankEn during FrequencySwitch function should have also checked DCC being enabled

Fix: Add the check of DCC training step enablement

Original commit date: Tue Nov 5 15:22:31 2019 -0800
Change-Id: Idfa7a210f9c0522324636fbb1f5f55395f347a19
Original commit hash: c135738dad4e35d8653fa2e4b9da5119c9b04349

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1b6943201f2df74f7c73de61a674a020148b77a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 4 23:34:37 2019 +0000
Original commit date: Mon Nov 4 23:34:37 2019 +0000
Change-Id: I622868d313d9b202ae50677f276bc9b3990913ef
Original commit hash: f8c88e6ee94ab0af7a9a6cb6f1bc92ed655e7770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f62aedaa98a0da28e082d2b7394d2eefef0a2f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:12:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update Read Voltage Centering 2D to support LPDDR5

Changes:
    SAL-P  will be used for  Even UIs (0,2,4,etcc) and SAL-N for odd (1,3,5, etccc)  if the following is met:
        (Comp_TargetNUI-Comp_OffsetNUI)%2 == 0
    SAL-N  will be used for  Even UIs (0,2,4,etcc) and SAL-P for odd (1,3,5, etccc)  if the following is met:
        (Comp_TargetNUI-Comp_OffsetNUI)%2 == 1
    Added RdVBit1 for RxVocUnmatched

Original commit date: Mon Oct 14 19:34:33 2019 +0800
Change-Id: I8f867b1efd540fc86ab4c3d2945f31c65c742490
Original commit hash: 0b605803e8f35e66e89654e63c74270da1954112

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1ddce13fc2a1ca58183619bccd84752b53cae246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable DCC for DDR4 by default

Original commit date: Fri Oct 18 12:04:24 2019 -0700
Change-Id: I861f2180b396fb90634ae55834d084e89da0b484
Original commit hash: 4bf17a7fb1db677cae7a91130d3df267093d43ca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: c986bfb39ae8595fc88ad0a5f21e5642764516c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:55 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Nov 2 00:56:50 2019 +0000
Original commit date: Sat Nov 2 00:56:50 2019 +0000
Change-Id: Idd1a56ec6de14ae9dc67741941cc855782468339
Original commit hash: 7ffe27d318d4b7bd6ff4a7c2e627bd7d5240710a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d362f42952fef6570034c1d738294d76a695074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Per-bit RMT doesn't handle DDR4 PDA mode TxVref correctly

Issue:
    On DDR4 TxVref values are being set in PDA mode by TGL MRC, and per-bit RMT restores blank values, and then set to a uniform value across all DRAMs.

Root Cause:
    The resulting margins are often way off (by as much as ~10 ticks) from what per rank RMT gives, after which the system is left in a worse state with reduced TxVref margins.
    This issue will cause our per-bit TxVref margin data to be unreliable, and may cause random functional failures as well if per-bit RMT is enabled during those boots.

Change:
    Disable WrV in Per Bit RMT to unblock FV/EV.

Original commit date: Fri Nov 1 15:43:01 2019 -0700
Change-Id: I0ff2512b7d83a077b3b775c77461cbd3b43e6691
Original commit hash: d770b0fbd88269b3c0b8b2ab1b167f8b7d2f9f00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 1e197d0fb96024d7e90ca9952dafd2dd645e217e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:51 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 1 16:31:22 2019 +0000
Original commit date: Fri Nov 1 16:31:22 2019 +0000
Change-Id: I581080c7252e07faef986f653b65a4744520952c
Original commit hash: 5c957c1240d5ad42f91514358131df5936dc1187

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3cb3d7b7a300b0fdbbb9609c45f894c7a313bb74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] - Power Optimization, Training Time Optimization, and PDA TxVref fixes

1. Debugged power optimization in power training. This is fully functional, but turned off by default for now.
2. Made a number of optimizations to decrease training time for DDR4 and LP4x
3. Fixed the bug where margining TxVref in PDA mode during power training could cause the system to randomly fail.

Original commit date: Thu Sep 19 13:11:25 2019 -0700
Change-Id: I082c3845f592b5cda6e62d4f78d416128ca9b966
Original commit hash: c3540c3ca0639981ec5f4e6315e0f8a4c0dfa6df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 75126c618372b9ffbdf7097d11bd1129f63f770a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:45 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 1 01:10:15 2019 +0000
Original commit date: Fri Nov 1 01:10:15 2019 +0000
Change-Id: I4bd108970a0bf3aa69174c2a7a5407b21fc56c3b
Original commit hash: 7e53ca4b435e546aa50c120304a55d5f8178d012

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ffa8346b10cd5d5bca99c6c52da73640e3867dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enabling Buffer Reclaim by default

Original commit date: Tue Oct 15 11:16:55 2019 -0700
Change-Id: I96a1a77cf9402dbdaaeff9396c1e1e5d8ebb5793
Original commit hash: fd15460fa130a0848706a33c1082a711fb5b0906

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4d1a4d2b2c285d485dba99651ebaca6e7174c9c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 31 23:33:16 2019 +0000
Original commit date: Thu Oct 31 23:33:16 2019 +0000
Change-Id: Ie5f60746a275c8f6deecd7103216df999e9ae231
Original commit hash: b6098cdce608cf42bfa14d546637c9f7945439d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 982b884c3b43582c8ac4deedde731a33591f0508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 31 18:41:46 2019 +0000
Original commit date: Thu Oct 31 18:41:46 2019 +0000
Change-Id: I54f56ccd5248058315c6939841329095b54c8740
Original commit hash: 51e0f8ae170313c5b583ff96a93a3c4a713988b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6709219d5a790e875c9edadff537235be4870ffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][LP4][MRC]Forcerxon Causes Gear 1 frequencies failing normal mode memory test

Issue: ForceRxOn being set and causing normal mode memory test in Gear 1

Root Cause: The original MRC flow was to set ForceRxAmpOn to 1 in SOT and then set it back to 0 at the end of
   Read Leveling, but there was an MRC change in version 0.4.0.6 to read the value of ForceRxAmpOn at the
   beginning of Read Leveling because if you're in SAFE mode, it does not need to be set to 0.
   Since that commit, ForceRxAmpOn has been enabled for DDR4 and LPDDR4 because there's no way for it to not
   be on regardless of the phy init value.

Change: Add code in SOT to restore ForceRxAmpOn to what it was at start of training step.

Original commit date: Wed Oct 30 17:24:51 2019 -0700
Change-Id: I089424f029c322ee7ca9e8ce23a9b915bd50424c
Original commit hash: 48dfbae101de7804de63af681ed164551b44ba69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 14d8ad0cab7f41f91a1622452165e59a61d9d193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 31 17:09:04 2019 +0000
Original commit date: Thu Oct 31 17:09:04 2019 +0000
Change-Id: I5ac6e61d1a53b0db1a7ce65610cf53d02fa83a55
Original commit hash: b25c5aa553a2e6d91304b6526b4176b5faaeff65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e422efc9b2d23377579c05bb006f7a87adc99643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][LP4][MRC] Need to Disable Enablespinegate for LPDDR4 G1

Issue: With this enabled, LP4 Gear1 is failing normal mode memory test

Change: Keep Spine Gate disabled if in Gear1

Original commit date: Wed Oct 30 17:40:09 2019 -0700
Change-Id: I3b6fe22da7e0a78cb465218f9af1d379416c7b5c
Original commit hash: 0acaa6d06632a73a774d103742e809b9ef4d2a2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3562b3772c3295d55a2adcfe01b14cf640e76f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 31 02:09:18 2019 +0000
Original commit date: Thu Oct 31 02:09:18 2019 +0000
Change-Id: Iacf65b2e9934e383f390a26a2ddb275f07b5ec61
Original commit hash: 935ca7379a31e63466ec464f445110cd3f0c5c21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83cd608124591db408609af7600abeb6c731855c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MEM] Need to set Ranken=0 for CCC and data during freq switch due to not hit DCC FSM not completing

Issue: ECT failing with DCC enabled in Dual Rank

Solution: During freq switch flow ranken should be 0 for CCC and data. at low freq we switch to 1067 gear 1,
          and at gear 1 dcc should be disabled.

Original commit date: Tue Oct 29 18:40:28 2019 -0700
Change-Id: I17081a8d09e695f684a66a6100c01f161a7956e8
Original commit hash: 612d49f2845221d329864f8aed834022b10c2fda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9f2dde086ea7e0e65d58b69bd10ff29c5752adc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:26 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 31 01:31:32 2019 +0000
Original commit date: Thu Oct 31 01:31:32 2019 +0000
Change-Id: I345d6e490743eea1baf17bda76bd0b6b86f7b09b
Original commit hash: 85deddf3037177bc3742af80c34ce5f979fff5f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6774d76f87b8e7aba5dbccb26bd7978dc8104c81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable VTT for single rank DDR4 only

Issue:
    Enable VTT when single rank is present. Need to validate this feature in mass, hence the priority.

Root Cause:
    Other issues with DDR4 2R that are WIP to be resolved.
    Once those issues are resolved and DDR4 2R is stable, will do a run with Vtt enabled and then suggest to enable by default or debug any other issues that show up.

Change:
    Added logic condition in MrcSetOverrides() function to check if single rank is detected for DDR4 DRAM type then enable OdtModeVtt by default.

Original commit date: Fri Oct 25 16:53:17 2019 -0700
Change-Id: I61d53a7ee6ae4894851593518288e5b08f3b0032
Original commit hash: 07aaa1279cf31fbe9832f17e9dbaa82ac31c83ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ffcbdf34a0ecd69d4da720e1ea4f1efea1e85fe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 30 23:14:00 2019 +0000
Original commit date: Wed Oct 30 23:14:00 2019 +0000
Change-Id: Ibb14d2b3d2c8d6d926e92350bf0bde488978111f
Original commit hash: a48b4195a4c063f3c3eeb7fa8d89fee97009ecba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d47940ae099f3b78828de14a408d7b197d4d0387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 29 19:02:31 2019 +0000
Original commit date: Tue Oct 29 19:02:31 2019 +0000
Change-Id: Ib7858212f0ca53f6269616363ac2f8943cf8fa1a
Original commit hash: 64b3de2db52d5d594caead9f326e66211b4f71ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fa8b55c9c17cd14944b4a94be1b97f9980696d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Match P and N values for TargetOffsetUI FSM Results

Issue:
    When MRC runs the TargetOffsetUI FSM for the unmatched receiver, there is a possibility that the results will be different for the P and N receiver.

Root Cause:
    In order for comp to behave similarly for both receivers, the TargetNUI and OffsetNUI values should be forced to match if they are different and match the larger of the two.

Change:
    Adding check to verify if DqsPTargetNUI, DqsNTargetNUI or DqsPOffsetNUI, DqsNOffsetNUI values are different. If so, then match TargetUI's and OffsetUI's to larger value between them.

Original commit date: Wed Oct 23 09:24:31 2019 -0700
Change-Id: Ib99a1e8eaf85567a96bb98355381bcd0c8c61829
Original commit hash: 50a9e9bb6f726a0e6cb002e602fe41569d0fb564

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 6b245667a56c85abb5fa82b81993c7df86c83f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 28 16:43:18 2019 +0000
Original commit date: Mon Oct 28 16:43:18 2019 +0000
Change-Id: I4f582f2c781d3d1e2f6a0dd77b4459a1293d3f39
Original commit hash: 9028062d958e2e4b4d2a2080ad56b1ea609251e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ed2bc7132774e66173bf842e7676fb8252b5507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] DDR5 MC and timings updates.

Changes:
    configure the following fields and create corresponding getset accesses:
            MC0_CH0_CR_TC_ACT_STRUCT.trefsbrd
            MC0_CH0_CR_SC_GS_CFG_TRAINING_STRUCT.Block_cke

    configure MC0_MAD_DIMM_CH0_STRUCT.ddr5_device_8Gb based on device population
            - update getset routines to support new ddr5_device_8Gb field on P0

    Update getset routines to access PBR_Issue_NOP field and set it to 1 for DDR5
    created DDR5 defines for MRH commands
    Update the following timings for P0/DDR5:
            - tZQCAK
            - tZQCS
            - tZQCAL
    Created function to configure tPRPDEN for all steppings

Original commit date: Wed Sep 11 13:33:35 2019 -0700
Change-Id: Ic294d296878a1587fb82e5167d8bfd72c20b4c11
Original commit hash: e5265fc16d9b5aa18065a94736360a6986db430a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 9f2d79251a07e31ae5d90e66d232b7d9f86b305d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:11 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 25 20:53:29 2019 +0000
Original commit date: Fri Oct 25 20:53:29 2019 +0000
Change-Id: Id4eb6b4ded2241ed104cc2d535ac813e30dfb498
Original commit hash: 4e59b176a74a8884c179b849746e212c089601c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df35fb25aad622da00db16ef1b7cbe04a38ddb1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] MC Updates based on CR differences with P0 CRIF

- Initialize new fields based on new values:
     - MC0_CH0_CR_SC_GS_CFG_STRUCT.WCKDiffLowInIdle
     - MC0_CH0_CR_TC_RFP_STRUCT.SRX_Ref_Debits
     - MC0_CH0_CR_TC_RFP_STRUCT.RAISE_BLK_WAIT
     - MC0_CH0_CR_TC_SREXITTP_STRUCT.tSR
     - MC0_CH0_CR_MCMNTS_SPARE_STRUCT.rdbuf_vc0_credits
     - MC0_CH0_CR_MCMNTS_SPARE_STRUCT.rdbuf_vc1_credits
     - MC0_CH0_CR_TC_LPDDR4_MISC_STRUCT.tPREMRR

 - Fix MC0_CH0_CR_SPID_LOW_POWER_CTL settings for P0/B0
 - updated IO ODT Termination mode based on platform and technology
 - updated the following routines to avoid scaling form tCK to WCK,
   the scaling is being done by the caller instead:
      - tSRXGet
      - tMODGet



Original commit date: Wed Jul 24 11:49:16 2019 -0700
Change-Id: I4e76cbf1ffb2f0db3c5d2b653bef2978a034e283
Original commit hash: 6bae8ed1969f90615b4b9077cfe5a9ba281999b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 1339377c28f992ffec6c9b3529ad5a2714b52613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:07 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 24 01:29:04 2019 +0000
Original commit date: Thu Oct 24 01:29:04 2019 +0000
Change-Id: I548ae43735a15b17d5a0b687558d0a958726558a
Original commit hash: 8e218b2abe2fa00d69ae3223039a64206ebec5f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9dda09ece039bf438192efc74c52f90fe080a656 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] LPDDR Overshoot equations & analog tuning

1. Implemented the LPDDR Overshoot equations, and called the comp routine in the correct places.
2. Tuned all analog params
3. Misc. power training fixes

Original commit date: Wed Sep 11 17:25:56 2019 -0700
Change-Id: I18abe4d7cf857c4ba19b8476b35e1342832ac730
Original commit hash: 6530127e8f479a4fb741e44f36255c6b1e222246

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ceb8b48f4cd9bea0552facba7a05309fe954deec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:11:00 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 23 01:37:18 2019 +0000
Original commit date: Wed Oct 23 01:37:18 2019 +0000
Change-Id: I2376c248241c9fe7c912d7922f69afbd543d6706
Original commit hash: a5951ed33cc12063eb0ac572c79bd27397605e6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13b5b0c9a5480861c2f1dfbafe1dd7045aebc85b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MEM] Update MC Register values for DDR4 and LP4x
Fix:
    Added new Setup Option for Channel Hash Configuration Override (Inputs->ChHasOverride), default value set to 0 for POR values configuration
    based on Memory Type detected (DDR4 or LP4), if set to 1 Channel Hash Configuration will take the values from the input parameters.

    Added bit-logic condition in ZoneConfiguration() function to allow Channel Hash Configuration Override.

Original commit date: Tue Oct 1 21:12:59 2019 -0700
Change-Id: Ibe03ee3aa72785dc205a306e1133fa00932764fa
Original commit hash: 36b823644ad96e28810e409ea45c72f644b8fb86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c107b9bde20c4e313a59c8ac8f52948ddbf5e752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:53 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 22 21:46:21 2019 +0000
Original commit date: Tue Oct 22 21:46:21 2019 +0000
Change-Id: I73398a3058b3401cdff2f7eff33fc817fb795701
Original commit hash: 51e874b2d13a9ad665b65c79a9e80e72c8b43de7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fda3f07592c456d833dfd0a5dfa50086be0d8d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update DCC for DDR4 Mixed Configuration (1R and 2R)

Issue: Mixed config causing Rcomp Timeout failures due to incorrect broadcast of RankEn during DCC PreJedec function during restore method.

Solution: Use the RankMask of each populated channel for restore purposes.

Original commit date: Wed Oct 16 18:45:08 2019 -0700
Change-Id: If951a9bf389c9795aeead0dbe7f867fbcb7cd7ec
Original commit hash: add8412aaaf9338b08850abe16445f2ac2dbf000

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a26431fa387846257ca6a0a2d03b33c92366c9be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:49 2020 -0800 
-------------------------------------------------------------------------------- 
TGL][MRC]1D RxVref Centering need smin/max checks for center point calculation

Issue:
    RxVref margin sweep offset range is not checking min/max boundaries for 1D sweep centering point calculation.

Root Cause:
    Limiting the sweep range offset based on min/max and current RxVref value is easier than trying to set a new valid RxVref center.

Change:
    Added logic conditions in DQTimeCentering1D() function to check for sweep offset values are valid in between RxVref min/max specification,
    if outside boundaries Start/Stop sweep offset values adjusted accordingly.

Original commit date: Fri Oct 11 14:38:03 2019 -0700
Change-Id: I8dd8003137707f3b10ce8dfa5cbefdcd26f6ef2c
Original commit hash: 6062436cce6dcf7027624670a7c18c9f622dae85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c39ffe3bc81ac0562e8c64c8f981db8190157e78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:47 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 22 18:41:14 2019 +0000
Original commit date: Tue Oct 22 18:41:14 2019 +0000
Change-Id: Id5b4f1c2df9cd480019e0fce8463e78c8fa1256b
Original commit hash: 39d4fbb68150b9cfd3ee8b58181378391e005785

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8063dc363d7637c10306896685917f05e066d524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] SAGV sets Vddq ODT even if VTT ODT is enabled

Issue: VTT cmos setting is only applied on the 1st SAGV point due to the variable not being saved/restored
       when transitioning between SAGV points

Solution/Fix: Add code to save/restore these CMOS settings

Original commit date: Mon Oct 21 17:47:42 2019 -0700
Change-Id: I311a26607e1ba569d1098c918dcd07e879def448
Original commit hash: 5d1dede3ee3cb37274f2ec89cf22846d50a00770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 4e4024cd91d470172bd522d94c0703971f654676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 21 07:32:18 2019 +0000
Original commit date: Mon Oct 21 07:32:18 2019 +0000
Change-Id: Ie460c32bc21a4df6fe33379fdaf26eb343e04566
Original commit hash: f3a36c92bc9c816e43363d601fb2bbf56be9f481

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e10afc0ace87f0898fdc3c0741d4d54227249b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 18 23:04:18 2019 +0000
Original commit date: Fri Oct 18 23:04:18 2019 +0000
Change-Id: If80b0796f073f17c6e3d59d71a789a9b6c29ec4d
Original commit hash: 9fb61dc542e36e36bf74100f0355e30399d96df6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a02b3aa4fccad0e8afeb3ae851e5ce41101b9dcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Memory Controllers : allow ignore Lbinfo bit indication to FWD data

Issue:
            Please make sure bit 15 of register 0xd81c of both MC0 and MC1 (IPs 80 and 86) is set.
            If this bit is not set, the MCs response with invalid tag ID.

Root Cause:
            This bit needs to be set as part of the POR values

Change:
            Set this bit in MrcSchedulerParametersConfig for both MCs


Original commit date: Fri Oct 11 12:58:25 2019 -0700
Change-Id: I50d673a6603baa99e283ca7510eca6970008d1f9
Original commit hash: b859aae57ed9c0d70f174eb2cc69e200b656d495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 7698cbb37d724fb38864a0ad02fb6524f4dece94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 16 01:36:05 2019 +0000
Original commit date: Wed Oct 16 01:36:05 2019 +0000
Change-Id: I61056e489d5138f93ce41739eb379d0b13d9deba
Original commit hash: feead43f918ff96c3d7dc71becb4dde27555dd0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a2abb4283e9928d3e378c2710d82cfe4a47f9b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] DCC changes for DDR4

Issue:
Incorrect programming of initial DCC registers, specifically RankEn/LaneEn/RankMap.
RankEn settings needed updating when either CCC or Data DCC FSM is not targeted
Dual Rank DDR4 was having CLK not correctly enabled in DCC Init testing
PreEct DCC was failing on DDR4 due to PDA being utilized before system is ready.

Solution:
Fixed the programming of initial DCC registers to match the populated channels instead of broadcasting setting based on
first populated channel.
Disabling RankEn based on whether DCC FSM is targeting only Data or CCC.
Updated GetSetEnum for CccRankEn to target Rank1 of Dual Rank DDR4.
Changed PreEct DCC ResetSequence to use the initial TxVref values.
Updated DCC steps to skip when in Gear1.

Original commit date: Fri Oct 11 11:46:02 2019 -0700
Change-Id: I1aa05da7a6e1a90c2beb6f71818d8a08b10f448a
Original commit hash: ac71e4c6ce308042514b3fb7c4d110c68a082053

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2355c9d97c47022e1ccf2d2d6e14f889b4fa4962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 15 21:36:36 2019 +0000
Original commit date: Tue Oct 15 21:36:36 2019 +0000
Change-Id: I868d14dc2c5c166600358a8a0dc93c3f676eb37b
Original commit hash: bc1ebfd6277b7f92ae1d1b2d8491fd2d1c797f4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 421b101ccd0a29603f71d1b3d120640d52293cf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update VccDll setting

Skipping VccDll when MC0 is empty

Original commit date: Fri Oct 11 15:21:49 2019 -0700
Change-Id: Ib6a95bb49a50175546a971a0618821f45d0963cd
Original commit hash: 2121b7861fa7706f72944b6002bf198fe5c72f7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 75f786ebee9890c47b1f69ecb38b4476e0d14a19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 14 23:31:39 2019 +0000
Original commit date: Mon Oct 14 23:31:39 2019 +0000
Change-Id: I88bd3211374ccb8ddd71265b321c338e823fa224
Original commit hash: 832d3df183064a815e3694d1aa384606c560f0d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f860e7007bfcaa6139829859f36aa6da95b03dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] System fails @ Memory Scrub for Dual Rank 1DPC SODIMM

Issue:
  System fails to scrub if DdrOneDpc is enabled.

Root Cause:
  CKE_On isn't set correctly for ddr4_1dpc.

Change:
  Use MrcCkeOnProgramming to correctly set the CKE_On.

Original commit date: Fri Oct 4 16:54:44 2019 +0800
Change-Id: I893d98bf93dbc6c98942d6be1d33a5e6e7ddf5fc
Original commit hash: 364c0b2e71e8299b9cce2461ba13226790de194d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: de0704e18eee57c185188c734f43502490a948c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes

Original commit date: Tue Oct 15 09:33:50 2019 -0700
Change-Id: I461ffdec173a4105f6089c7c090ccf4e0f55f4ca
Original commit hash: 195445df54398e7cbf8af3d7a99df7c4a71079bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 65e24a6eb832e276105b02bc65d3335160cdfd96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Nov 18 13:14:51 2019 -0800
Original commit date: Mon Nov 18 13:14:51 2019 -0800
Original commit hash: fdb9e4b8ebfaba3a2dc86f7d22f5f16b76f43cf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 939c1ef19208b5b3fc57b46155ff6f577b4be2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Mon Nov 18 13:07:01 2019 -0800
Original commit date: Mon Nov 18 13:07:01 2019 -0800
Original commit hash: b064ae0ae17d56be1cc72ddf2a8385e2f095c9e8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: caf000d78ec1b279580a2d798f53ce348c457a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:09 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLake Ax Unified (uCode+Punit) Production Patch 0x44

Original commit date: Thu Nov 14 15:12:24 2019 -0800
Change-Id: Ia8c7f4a1e13abf4bf09116a6d799b5bf0c38186a
Original commit hash: c18d6b3e49e76fa648819f583ec59f8850ad10d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b02aaac081a60a5493fa14b6d13419118ac6177e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:10:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2471_00

Mon Nov 18 11:43:17 2019 -0800
Original commit date: Mon Nov 18 11:43:17 2019 -0800
Original commit hash: b0c81efb38b18d12e184d1aaf72fdc26a7c2a22b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fcbf0aea30292d19415a6fbaea3186f2c23ae7c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:59 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 18 18:35:25 2019 +0000
Original commit date: Mon Nov 18 18:35:25 2019 +0000
Original commit hash: 8120798353b383e4ed9b0807694da24162550997

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5bb2ceffd4322e6ca3e3d6b4c467c936ae6abe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:50 2020 -0800 
-------------------------------------------------------------------------------- 
EBG: BIOS to enable DMI preset coeff register for x4 configuration

Values of registers have been changed according to requirement.

Original commit date: Thu Nov 14 15:47:53 2019 +0100
Change-Id: I795465bd654dc974e341501c8118bbfeec8125df
Original commit hash: 13f5b521e80c5bdfa3836187230867d05543c740

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 44b90f16d93e0597150879f95e4feac9b6e739f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:47 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Configure MODPHY_PM registers only on supported SKUs

Some SKUs do not have MODPHY power gating support
and PMC recommends not to set those registers on
such SKUs. Added method to check MODPHY power gating
support and modified functions that set it in ASL.

Hsd-es-id: 1808933929
Original commit date: Wed Nov 6 15:21:12 2019 +0100
Change-Id: I4a142a1f885dd46665282c6ab9846e7d2aa2e988
Original commit hash: 9729adb24dea875732e0a84a8046b9d0f0f39c81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 794cf4171e9409d771c21187ebdd3d1f0af2644f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:45 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Program new SlpS0 configuration for ADP

Original commit date: Wed Nov 6 14:53:55 2019 +0100
Change-Id: I7d325d0ed9012546856d36b6389c36dba075c276
Original commit hash: f6c858dffde72651dbe01d11dbfb62c9ce011c0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: f610ced7664a4fb5fd05eac5983af4679a186c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:44 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Add static function disable configuration locking

From ADP forward PMC allows locking of the static
function disable configuration register. We are
setting this lock at the end of PEI event to ensure
that this register has been configured properly in PEI.

Hsd-es-id: 1808933756
Original commit date: Wed Nov 6 14:17:15 2019 +0100
Change-Id: Ic413f90cd6ec56e3ae9fcf4326a1d05e6318c16f
Original commit hash: ab19a8bdfff1a459edc6cd978f288ce02d8766cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 7d47e04b74a9e8473d3194d1fcb6007b432a3a04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] MaxSocketSpeed  value is 0
 - Get Max ratio from OCMB

Original commit date: Wed Nov 13 23:50:42 2019 +0800
Change-Id: I24b0a52814040fbafc25356e09d81351e26d5d0e
Original commit hash: e850dc82a0265c1464cf7ccbab2e863540c6dac9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientCommonPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: 03e2d7099dd1de4169baa7055ef73fa79bf32f57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1026

Original commit date: Wed Nov 13 11:29:02 2019 +0530
Change-Id: Iac6d69a0a2e1dd6c974d8c90205331dd75770f20
Original commit hash: e791e22aa4f4a6a0a8f60ca7246ba0fe21de56ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 9e3d86d3b8f711eb383007230276d84decf63378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:25 2020 -0800 
-------------------------------------------------------------------------------- 
Code clean up
Impacted Platforms: TGL

Original commit date: Sat Nov 16 22:38:34 2019 +0530
Change-Id: I6ef37740097cb99c947836af1d4258291e658d0e
Original commit hash: 4441f47bd21aa068b41ea66b2443c4b95447bf7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 71da0d2eb1b8c9d6b48ee4502ee2767c1b04dd0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:22 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Add Function to get TSN FIA lane and update TSN modphy to include Lane 6 support

Add Function to get TSN FIA lane and update TSN modphy to include Lane 6 support

Hsd-es-id: 1506953704
Original commit date: Tue Nov 12 15:31:00 2019 +0800
Change-Id: Ic659e5ef8490c60690b6fafc306e9839f9a75ebd
Original commit hash: 0fb0f6baac9be324358fe600a6611eb39deee3f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchRegsFia.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLib.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf

================================================================================ 
Commit: 7c6bcdec8c00879844af6aa3eb5f707033cf3d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC] Align base and size so that TGL enDebug Trace to memory can work
Changes done to make sure PsmiMemoryBase is outside Remap region and is naturally aligned.
Impacted Platforms: TGL

Original commit date: Wed Nov 13 23:19:08 2019 +0530
Change-Id: I18fb67d73c4a2f90db87a064060dbf88990e516f
Original commit hash: ec3f42ab9a1e112f1c1112a646955025154cc085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 66fd61cb77d80d48a4e9b09fac674e17c888f090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:09:11 2020 -0800 
-------------------------------------------------------------------------------- 
[BoardPkg] Fix the build error if TPM is enabled but TXT is disabled

Tcg2PlatformDxe calls several functions from TpmPlatformHierarchyLib as we still need some basic initialization from TpmPlatformHierarchyLib for TPM even TXT is disabled, so the solution here is using the library instance in MinPlatfomPkg for TXT disabled case.

Hsd-es-id: 14010426407

Original commit date: Sat Nov 16 11:21:45 2019 +0800
Change-Id: If989db245cca23b30f0b19583e25cad3d640425c
Original commit hash: adaf526c08bc2a92df7266cd580c10b782637d6e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: fa602f4b8a0494e972e93cb193adefd3510ba80d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Nov 17 09:03:31 2019 -0800
Original commit date: Sun Nov 17 09:03:31 2019 -0800
Original commit hash: 40b32906e1888bd58f42eb0ec5dd697a1501ec26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1785e9c468c9c082bf318bed0eb73b3a11b13f75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Sun Nov 17 08:49:44 2019 -0800
Original commit date: Sun Nov 17 08:49:44 2019 -0800
Original commit hash: 9a107938bad08a324baf8e6b7a7ea51120169a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 042ebe8f66fe4050b6f4b9fc47b74daf7e0958ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2467_00

Sun Nov 17 08:09:55 2019 -0800
Original commit date: Sun Nov 17 08:09:55 2019 -0800
Original commit hash: dbe5b493db577ca075f80c5835dd20ee9049d962

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e173bae1dd41fbb0386acceaa28105b90b8b9cd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Nov 16 08:58:55 2019 -0800
Original commit date: Sat Nov 16 08:58:55 2019 -0800
Original commit hash: 5ab8601a476be2309e544180f533796caf3bc318

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8fbe09b65d4712fccdb616a98c3a0cf0d4511e0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2466_00

Sat Nov 16 08:09:04 2019 -0800
Original commit date: Sat Nov 16 08:09:04 2019 -0800
Original commit hash: 5bcc83beea09979701e8811b369ce46dc63cc3f9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a50de0035f41f9ddbc16af9527a1273955ba32a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Nov 16 03:54:03 2019 +0000
Original commit date: Sat Nov 16 03:54:03 2019 +0000
Original commit hash: e7d9651759d4611a95ac5d06dca8d113810ca2fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e72022f71df9c0aadcca646c76010f6fef22ca88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][MRC]Fixing access outside of array boundaries for RxDqPb, TxDqPb, RxDqVrefPb, TxDqVrefPb
Root Cause:
  Array size was 2 (MAX_RANK_IN_DIMM) instead of 4(MAX_RANK_IN_CHANNEL)
Change:
  Change the array size to 4(MAX_RANK_IN_CHANNEL)

Original commit date: Fri Nov 15 16:30:47 2019 -0800
Change-Id: I9b98a56d4fb0751e087fbee17ee0fc38ac7fe51a
Original commit hash: d566eb43dc53a6644f154daa7314262f9a112337

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: 47f7482962f412490727db8df96dfed50759881f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:25 2020 -0800 
-------------------------------------------------------------------------------- 
[MRC] Fixing usage of potentially unititialized variable MemConfigNoCrc and unititialized array DccOffset

Root Cause:
  MemConfigNoCrc declared locally but not set to NULL only inside SiPreMemPolicyPpi != NULL condition check which was returning FALSE.
  Further MemConfigNoCrc is checked for NULL which may cause unexpected expected behavior.
  DccOffset is declared locally but initialized inside loop which may be skipped.
  Further usage of DccOffset may cause a failure.
Change:
  Move MemConfigNoCrc = NULL outside of condition check.
  Set DccOffset values to zero explicitly in the beginning of the MrcDccLut function.


Original commit date: Fri Nov 15 15:16:16 2019 -0800
Change-Id: I6c775636e31754c7dd8f2f51e178654c02995ce3
Original commit hash: 4610c914ac1be9266ce39662dff4d0f525b5ce4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1eb487525398632b106689f0400d64c571d6ea29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][HSTI] Removed extra reads for GMAddr

- Removed extra reads for GMAddr and fixed aligment.

Hsd-es-id: 14010360611
Original commit date: Wed Nov 13 17:01:11 2019 -0800
Change-Id: I05fbe3656f1720f8e95ab1786a8816aa2feb753c
Original commit hash: c37a7df4844d8e390faf52d6f6641eec60e2018f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: af27a7bb80a4611cd34c3cf1f6782c392fdb94a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:08:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Nov 15 09:01:53 2019 -0800
Original commit date: Fri Nov 15 09:01:53 2019 -0800
Original commit hash: 859358ed1838fc4ac8cbf2a440ab143df73a22cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9fdabe8773aa9be33bad04e9594d60b9992aa94f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:59 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2465_00

Fri Nov 15 08:08:46 2019 -0800
Original commit date: Fri Nov 15 08:08:46 2019 -0800
Original commit hash: b5b03f17f0f3c1c00469184fcfaaf500d2f493af

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb83f73484019d4ff3be82417a2cf35ad0084cb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:53 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]SFMS register is not set according to options selected in Software Feature Mask Configuration

Rst config block and rst setup options have been multiplied to handle all sata controllers simultaneously.

Original commit date: Tue Nov 12 14:51:00 2019 +0100
Change-Id: Ic2354a90391d74c20faad15e6e4ae5b1af040da0
Original commit hash: 4cfa4db1a5cd6f6817f2512e305a41176d1a8e3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchPolicyLib.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: eae8a451ffea47662eb7511a0123db5077b98932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:51 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]BIOS should provide an option to allow configuration of Spread Spectrum Clocking (SSC) iSCLK


Original commit date: Fri Nov 8 15:33:06 2019 +0100
Change-Id: Ibf5f0ec760d127b888dc5e24e0ecec5b8ddc6ca0
Original commit hash: 7ac5d8ab26c69e4c6db6c3f8b3e8489c4d614af2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsHsioVer3.h

================================================================================ 
Commit: 103be407868dede2b3817716ebb2dd4c70e7cccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disable NDE for xHCI IP lower than v18_0

According to BIOS Guide all xHCI controllers with IP version lower than
V18 shall have NDE Sideband messaging disabled.

Hsd-es-id: 1808428357

Original commit date: Thu Nov 14 13:47:15 2019 +0100
Change-Id: Ib55b624d4e3770454357e00341930e0e1f403619
Original commit hash: 9e033432f7a3a07d2f41663382c7c77e2298a9eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 2df53f1b9838966b753f8206d3669ec67ef84c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:44 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: BIOS Guide update for xHCI v18 - rev20

Original commit date: Wed Nov 6 15:49:59 2019 +0100
Change-Id: Idb7a6cba6a17f1984326b6612f7cf8d952da166c
Original commit hash: 07241e5a4b37c42e681ce961ce317c24964ddd55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 11b77af4a878897118fdea61afb8a171ea797f1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:42 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon: Add LockLinkConfigurartion to eSPI Config Block

Added LockLinkConfiguration option to eSPI config block to allow for
choosing whether to set or not SBLCL bit that shall lock eSPI slave
register accesses to ranges 0x0 - 0x7FF

Hsd-es-id: 1409307742

Original commit date: Tue Oct 22 11:38:07 2019 +0200
Change-Id: I181f7c95c231b5259eda937816422e41708794f2
Original commit hash: aa10f644105aff275fea8b664e6343714c2ecfe2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: a677d168df5c6a0593e36239062b8b0a968ee944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:37 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Move TNTE prewake setting to Pmc Ver2 code

TNTE prewake setting is only applicable to TGP and shouldn't
be executed on other projects. Code has been moved to TGP
sepcific programming function.

Original commit date: Tue Nov 12 17:24:27 2019 +0100
Change-Id: Ib11ef6aa700e038cffab3a89ad3057d8f7404283
Original commit hash: 4e6033372e9f8a74719cea0d440ad21a196dae49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: fd6d671c630462b0111545794cb7e25fc2b6c77d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:35 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Remove PCH_TGL flag from S0ix auto demotion enable

S0ix auto demotion enabling code was under PCH_TGL flag
which could potentially cause issues on other programs
that support this feature. Added runtime check to check
if current PMC version supports S0ix auto demotion.

Original commit date: Tue Nov 12 13:01:22 2019 +0100
Change-Id: I820dc1d2fedc916afa90a166d8c387c8ec38733a
Original commit hash: ae31116dc2f94e044a140aaf1125e79b6c7e05f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: a45c60c8e969bf55ac26f095b0825fb716334141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:31 2020 -0800 
-------------------------------------------------------------------------------- 
Add support Server Error Reporting Mode and SMI/SCI features for SIP16 controller
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: Tue Nov 5 22:11:57 2019 +0530
Change-Id: I01d226d7a20a2371bd8285d78449a96b380c0953
Original commit hash: f384cb361cf9ced16936547e0d933026590724eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 4f40b2602d233457645da962494fad527a85006e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Fail to build with PcdOverclockEnable ON

Original commit date: Thu Nov 14 15:59:07 2019 +0800
Change-Id: Ic8701c588a36e06cd0780f731a3dc6f7ed5ff7a2
Original commit hash: 51b1dbb598d4f6c5620922bfa5dd9f1df2a3bd2c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c

================================================================================ 
Commit: 9c1a5d8469508c32875999e3e628e9ba4b74f984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Remove unnecessary SignalAllDriversConnected in BoardInitLib of BoardPkg

Remove unnecessary SignalAllDriversConnected (workaround: HSD 2204074056) from BoardPkg since it's unnecessary now due to another change (2953d770624d26e483a1b894da8730700a2a8638).

Hsd-es-id: 1507400968
Original commit date: Tue Sep 17 16:17:34 2019 +0800
Change-Id: Idf78bc0665b7814ded832229ef427a6115fdfef2
Original commit hash: 39394d0c7875c911b3c90cabc72a69a3ce95de94

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf

================================================================================ 
Commit: 20ac0f7dcaa51b64b42d69595d58dd1ee225d7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg]: Configure platform to enable TPM TXT provisioning

Refactoring changes from the MinPlatform architecture removed the platform
configuration required for TPM TXT provisioning. To fix this issue we are
introducing the TpmPlatformAuthLib module that allows to do platform specific
configuration while still using the MinPlatform Tcg2PlatformDxe driver.

Hsd-es-id: 1607355698
Original commit date: Mon Nov 4 14:15:34 2019 -0800
Change-Id: I1b3ccffe5e923ed34552bab2d2e588aecd4d9d30
Original commit hash: 2379937089afed9e68f37fe8914c611f7c937c8c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.c
TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 9259bd0d550f5d74252c0e3e2f5bc2a346a57459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:07:02 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/ReportFvLib: Skip the DXE FV installation on S3 resume

This commit skips installing the FVs,FvAdvanced, FvUefiBoot, and FvOsBoot,
for DXE phase on S3 Boot Mode as DXE code doesn't need to run
in S3 resume path.

Hsd-es-id: 14010352339
Original commit date: Wed Nov 6 19:40:14 2019 -0800
Change-Id: Ib9c2706222bea2b34aaffcce3020c09b3205dc99
Original commit hash: a05f54a3c99fc4976d8c9b7896859fbfdbd8518e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: b36353e24801d237f29e39aeb192674861500081 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:58 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: PCT PEIM

- Use callback to ensure PCT PEIM is invoked after EC board ID discovery.
  Reduce number of libraries needed for PCT PEIM.
  PEIM debug code modified to reduce footprint.
  Check for valid board ID before FV search.
  Fixed serial debug output string issue.

Hsd-es-id: <HSD-ES bug id>
Original commit date: Fri Nov 1 13:48:36 2019 -0700
Change-Id: I4319499cdc69ab23becc945d56224153424b5b7b
Original commit hash: 83ba95d3334ad2f5aa0ee312b1d71501672e2baa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolCommonDataShare.c
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolDataParser.c
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolInit.h
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolSupport.c

================================================================================ 
Commit: 4428b34a227057ac84c686ce496771f2ea23fc2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Nov 14 08:58:49 2019 -0800
Original commit date: Thu Nov 14 08:58:49 2019 -0800
Original commit hash: 52bd6c0d0dfdb2db23d846d5f5b1709d77c427ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: dd7150d281c6089d8d40ed5ffbc3e1e0b29ee326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2464_00

Thu Nov 14 08:09:57 2019 -0800
Original commit date: Thu Nov 14 08:09:57 2019 -0800
Original commit hash: 6c9c8cfa104db31ee41a11b05223a2bfc755ea0c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09f96b13caa5cf7a2aec9dd4c75c3523c86a59c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:35 2020 -0800 
-------------------------------------------------------------------------------- 
BIOS option to disable MCTP configuration at PSF

Add option for all available in Server Platform ME FWs (Check it not only for Client)
For SPS use opposit logic to:
   1. For SPS programming should be enabled by default
   2. Keep the same logic for all hfrs

Original commit date: Wed Nov 13 12:55:39 2019 +0100
Change-Id: Ic7453fc5349af886edaf3cf47313db19349d7efa
Original commit hash: 3acd93104a634fd32f3a3c204f8d67749d3cab9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 646fbf124e5fd2398147c0bcbd7c89a4e6baad5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:32 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Assert after disabling HECI-1

Original commit date: Wed Nov 13 16:15:31 2019 +0100
Change-Id: I773ab34f35f949d1981728356431210f4e1b281f
Original commit hash: e88c5d7bd269314ccd68f0353cec24785fcd0c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c

================================================================================ 
Commit: abd511928120ec4f0c8d6efda1e24f9324f096ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:30 2020 -0800 
-------------------------------------------------------------------------------- 
Linux]ACPI BIOS Error (bug): Could not resolve symbol [_SB.PR16], AE_NOT_FOUND

Hsd-es-id: 1507525411
Original commit date: Thu Nov 14 12:51:06 2019 +0530
Change-Id: Ib14c687c35c497ef836bc9918966b82a5809a24b
Original commit hash: 56b81963e3d427aecb455501bc767f2f8dfc6020

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl

================================================================================ 
Commit: 79a4a836b027c874f5616824b999caad377eac18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:28 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SpiFvbServiceDxe: Reword confusing comments.

This commit is to reword misleading comments and debug messages in the driver.
Since all FVs are installed and processed on TigerLake platform
regardless of boot state, the misleading comments about the FV better
to be corrected to avoid any confusion.

Hsd-es-id: NA
Original commit date: Wed Nov 13 20:51:07 2019 -0800
Change-Id: Iad52b0b309b03eb605f555dae640ee3ee911f05f
Original commit hash: 2d77fb8b6ab98c18955944dbd83876f3bee767b3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c

================================================================================ 
Commit: 5b3154b0002bb4010db287a55203194b868cfc60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:25 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ACPI Debug messages do not output to TraceHub

Original commit date: Tue Nov 12 18:06:14 2019 +0800
Change-Id: I2f2d5d4d4123710198a7ac8f11d23402e39ed593
Original commit hash: 27405626d578046f10792007bfb41fea89de9634

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl

================================================================================ 
Commit: 7371547c19daea9b9a58e2d9652ba0c0c4a2fd06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] [GPIO]: Add MIPI support in C1S

- Added MIPI signals (GPIO default functionalities)
- Added support for DdiPortMipiDsi (FSP)

Hsd-es-id: 1608216377
Original commit date: Fri Nov 8 15:51:55 2019 +0100
Change-Id: Ief55f31d2955c4335bb944efcca1f6d79573a309
Original commit hash: 111410f2efee8156ffce329e92c70aa94cb8c14d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.c

================================================================================ 
Commit: 8067a932b5862f22dabee58f54c956a242edb40a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] [UP3_DC1_DC2_ROC][UP4_ROC][CONS][CORP][PM]S4, Deep S4 & Fast start up fails with ACPI D3 cold support enabled

Added ACPI WA for Base system device YB - VMD Dummy funtion exposed to OS when the device is mapped under VMD

Hsd-es-id: 2208924167
Original commit date: Wed Nov 13 15:57:32 2019 -0800
Change-Id: I2d9f76aa4f7d7159898b6842eaa2ac34995c073c
Original commit hash: 2a6646455efb4c6732280ac14a2b958bd6e9ac18

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 74ecd69f0949f20315ed0360e3559e9173caf725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:05 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg FDF: Move PeiOverClock module from Advanced FV to PostMem FV

This commit moves PeiOverClock PEIM from FvAdvancedUncompact
to FvPostMemoryUncompact FV so all PEI code can be consolidated
to the FVs for PEI phase.

Hsd-es-id: 2209642134
Original commit date: Tue Nov 12 20:36:17 2019 -0800
Change-Id: Ic1726bc2310ce47728135330ce750b62953e86e9
Original commit hash: 2220cce8a898bcadd3ea4670f835534bf5c3e34f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a1cd9625f97f80198ae29cd7309bc75ae2b203bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:06:01 2020 -0800 
-------------------------------------------------------------------------------- 
Add alias name for UPD

Some of the UPD may be renamed for different release models.
In this case the UPD help string should contain [ALIAS_NAME XXXXXXX].

Hsd-es-id: 1608801584
Original commit date: Tue Nov 12 09:38:15 2019 +0800
Change-Id: I9b638476ea122df6cdcf0d54bc5e4b9a586073b9
Original commit hash: 90f04b0a5c460a765141876fd62148287fc4eb85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 4b79ae7515cba2526bc29a26dd99b40f16b00134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:46 2020 -0800 
-------------------------------------------------------------------------------- 
TGL_BIOS: Clone from ICL : Blank display is observed in BIOS Page after setting PSMI Support Enabled

When PSMI enable, reserved memory map will shift, GOP RMRR region should shift as well.

Hsd-es-id: 2209236415
Original commit date: Tue Nov 12 12:52:10 2019 -0800
Change-Id: Ic43c79d743238debaa882b9b17403b5ce6d4f41d
Original commit hash: 25b8901caa688ca442017ed9f055d73352f22176

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c

================================================================================ 
Commit: bc97b420436a941d048c774428d3908c89c725e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:38 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL] Add New SA DIDs

Original commit date: Wed Nov 13 14:11:23 2019 +0530
Change-Id: I3fbcd002c28daef5863c3f4c236d2b1dc9e5b067
Original commit hash: 63bc7ccf8f799ffa843854edf74b82c712ed04fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: 209c1264bde6818c16620d591fbdec733f06493b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:34 2020 -0800 
-------------------------------------------------------------------------------- 
[PSF] Correcting offset of PSF1_PCR_DEV_GNTCNT_RELOAD_DGCR0.

Hsd-es-id: 1306821202
Original commit date: Tue Nov 12 13:48:43 2019 -0800
Change-Id: Iac15b118f75e0edc72de0e83be9d8f1b86f30dce
Original commit hash: 845ba761ebdbc55eb1e5011ac28ea10e930c4b63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer4.h

================================================================================ 
Commit: 61086d0dde0c6532b7f344b5412a38ec03afe7dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Nov 13 09:08:12 2019 -0800
Original commit date: Wed Nov 13 09:08:12 2019 -0800
Original commit hash: f7e4525d0b274947ece421d090574201bb87b61d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ea09bdc5a7c2d9426d69766c566c124fd3db69a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Wed Nov 13 08:58:53 2019 -0800
Original commit date: Wed Nov 13 08:58:53 2019 -0800
Original commit hash: a3ea53d1ef37013c20a53cab9d06d119de41374e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 124d9f23b0283d11f8d0af24a4c60173bfe9ffa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2463_00

Wed Nov 13 08:11:06 2019 -0800
Original commit date: Wed Nov 13 08:11:06 2019 -0800
Original commit hash: 1d965661b5f0ac29c850fe6a9d547171fc9ada7b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02cf21de3e0eb782fa8c02a5f7a2f33819584aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:14 2020 -0800 
-------------------------------------------------------------------------------- 
[EBG] Bios should set proper GPIO pins for DevSlp feature

EBG has only 3 GPIO DevSlp pins.
Due to this limitation, GPIO pins for DevSlp should be aggregated per controller.

Hsd-es-id: 1808942033
Original commit date: Tue Nov 5 14:32:06 2019 +0100
Change-Id: I6f77b4568c0ada6dfbca69b4ac99f178a065c933
Original commit hash: b30a5f966d087fe72f664ce0ac49afb4d1d52865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c

================================================================================ 
Commit: 1ba2a42da7870198866d335ef9c1443f241a02cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:12 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Add setup options for PMC C10 dynamic threshold adjustment

C10 dynamic threshold adjustment allows the PMC
to work around SLP_S0 residency problems with CNVi.
Setup option is required for both customers and
internal validation to tell BIOS to set PMC into
this mode.

Hsd-es-id: 1808952287
Original commit date: Fri Nov 8 13:38:00 2019 +0100
Change-Id: Idb47b1de9848c57bd0317399c1524974109784c3
Original commit hash: d8fcdda722e03ab8cfe28e104be5986d562a5416

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: b45c7f5f46f63f7e1eabb43760b42a302cd88cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:09 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]TigerLakeFspPkg: Add PmcC10DynamicThresholdAdjustment to FSPS UPD


Original commit date: Fri Nov 8 13:32:38 2019 +0100
Change-Id: I5182e430474aba4271c5ef0bae42e7ea46025148
Original commit hash: 719dac961b65fca5f632f4c92653c4b417cfcf26

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 6c87f65d20dfa4e03b126f1a09e95c08be96dda1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:05:07 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Add PMC C10 dynamic threshold adjustment option

Original commit date: Fri Nov 8 13:20:07 2019 +0100
Change-Id: Id11edbc2d1bbfa7a3f70658d8cf0dbebf832411d
Original commit hash: 9a2be34b5331b408a83742803f14ec50b559ac8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: ab4499e72bba21343239e416ee7c26848c343689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:04:59 2020 -0800 
-------------------------------------------------------------------------------- 
TGL - [CNV] ECKV ACPI table Support External 32k clock support

Add ECKV method and setup item.

Hsd-es-id: 1608500433
Original commit date: Tue Nov 12 13:44:40 2019 +0800
Change-Id: I25e53900151ecfb41a9c465816127c308f5edc51
Original commit hash: 5b40c96b2367df1a86c828a5bd2953c8a947cb36

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 74be47fca333c4cbe701a1a787c02d72cadcfc15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:04:28 2020 -0800 
-------------------------------------------------------------------------------- 
[JSL] Update VER1 code to match ICL codebase - PSF part

The PCH_H PSF3 Multicast Control Register and Destination ID
Register base addresses were not correct in C1S stream.
Updated correct value from ICL main stream.
Also, referred CRWebView Link for confirming the same -
https://crwebview.hd.intel.com/register.php?project=ICLPCH-H&register_id=19085948&snapshot_id=118
https://crwebview.hd.intel.com/register.php?project=ICLPCH-H&register_id=19085951&snapshot_id=118

Hsd-es-id: 1807437666
Original commit date: Tue Nov 12 12:43:59 2019 +0530
Change-Id: I453535b3c407cd19e98c64b213ca7fff156f2d5d
Original commit hash: a8ac9756bfdc5bb7a4035126b4dba518298c0b84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer1.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c

================================================================================ 
Commit: 5bd6ea33d04e2bce21cbe7165d24a064ef5668b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:04:23 2020 -0800 
-------------------------------------------------------------------------------- 
ELIXIR_VCC_IN_VR_ID should be used to get version info

Original commit date: Fri Nov 8 16:07:58 2019 +0800
Change-Id: I687016066c35db4235e2b509c2ac9a767a223c90
Original commit hash: ff42ef4c166448b5f18c32b50fdd6241e3b0cbef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 124dfa30884a09708c05e0e9f58dc99301d22d4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:04:17 2020 -0800 
-------------------------------------------------------------------------------- 
Rename "CflRestricted" to "Cfl"

Change folder ClientOneSiliconPkg/IpBlock/MemoryInit/CflRestricted to ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl

Original commit date: Mon Nov 11 10:57:43 2019 -0800
Change-Id: Ic2ec57fd21da0e32a68bd7cfc0dd4feb34acd451
Original commit hash: 3e19b90319784655a8f2647604cc766eec6ae69c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/Private/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttWrapper.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAddressFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAnalyzer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttApiFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttCpgcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttDebug.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttLexer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMString.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMarginFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParametersCheck.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPauseRefresh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPermutations.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPrintHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSetContainer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSwizzleFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbol.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbols.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSysRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttLexer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMString.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMain.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMarginFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPauseRefresh.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPrintHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSetContainer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSwizzleFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSysRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioPinsCnlH.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioPinsCnlLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLibCnl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsGpioCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPsfCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsRcrb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PttPtpRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/ReleaseNotes.txt

================================================================================ 
Commit: c70c1ca096dc9161aead247dc0d5aceb4131686e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Nov 12 09:01:05 2019 -0800
Original commit date: Tue Nov 12 09:01:05 2019 -0800
Original commit hash: cd81529cdcf18601f2e06e5df1c12dc925ba1e66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6d5387903054919bbdc44d547570c25b3d9f3fae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2462_00

Tue Nov 12 08:12:18 2019 -0800
Original commit date: Tue Nov 12 08:12:18 2019 -0800
Original commit hash: 7e0c1f089e867cfb6f26493f2a32fc2905ae53cd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3228f2e97ee0d0ce33984647ac42f73c0d1e6b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:26 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg/TigerLakePlatSamplePkg: UART0 GPIO pin muxing

Changed GPIO pin muxing defines for PCH-H and added those to Policy
update of UART0. Without those BIOS is asserting on boot on VP.


Original commit date: Mon Nov 4 15:23:22 2019 +0100
Change-Id: Iaaf3d5ee1e957da49d66caf1e13a3533c9449b45
Original commit hash: abd6f18b35fc86773638f8027cc111ed0a07ea6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2H.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 141d33a85e9200034db29d5019485f2b3ed6ac3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:24 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/SA: Enabling default display config for U/Y/H

TGL U LP DDR5 - enabled HDMI on Port1
TGL Y LP DDR5 - enabled MIPI on DDI_B
TGL H DDR4    - enabled eDP on DDI_A and DP++ on DDI_B
TGL H DDR5    - enabled eDP on DDI_A and HDMI on DDI_B
TGL H LP DDR4 - enabled DP++ on DDI_A and eDP on DDI_B
TGL H LP DDR5 - enabled DP++ on DDI_A and eDP on DDI_B

Hsd-es-id: 1608216774
Original commit date: Tue Oct 15 16:29:21 2019 +0530
Change-Id: I2d4c4335cd8df5908cd726588d0525d90b359950
Original commit hash: 9477680027b291797f6fdbbdb7b703372b6f7335

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 89dba7905057a1602ac0fb691d7e08fe79703dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:21 2020 -0800 
-------------------------------------------------------------------------------- 
Add support Coalescing and Atomics DMI features for SIP16 controller
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: Mon Nov 11 16:46:26 2019 +0530
Change-Id: I4f5c76c60de9d03a52ce11f21197ecc24f6ff0c9
Original commit hash: 379ed44eb97717cb2531a8dc8942c7492bcb77a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 54461ff7ef8b398c30ead207fa03f3d37083f0ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:14 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg: Create PeiPmcPrivateLibVer4

PeiPmcPrivateLibVer4 will be used to support
ADP in all SKUs. Right now the implementation
is based on TGP.


Original commit date: Mon Nov 4 17:26:36 2019 +0100
Change-Id: Ic6d2fcb232debf5714597e81e45947823df2beba
Original commit hash: e4656e746365bb10a222678b057600f508d9b5fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf

================================================================================ 
Commit: 39b1e8843caf4215f5835aa82571f9a322e47479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:03:13 2020 -0800 
-------------------------------------------------------------------------------- 
[PCIe] Moved the presets-to-coefficients mapping programming to the early stage of initialization

As per the BWG this bit should be set before programming any power management registers in PCIe

Hsd-es-id: 1409724736
Original commit date: Thu Oct 24 19:17:32 2019 +0530
Change-Id: Iadb66588632ecf92e8da18db6ced2561efaa3afa
Original commit hash: 9795bac7a317f875a69fe9696cf84bf74151ce0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: e9f5e9d8a48f4f98355d48a4d2ab3246c0ce3ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:51 2020 -0800 
-------------------------------------------------------------------------------- 
FSP Binary revision is not reflected in FSP_INFO_HEADER.

Update FSP_INFO_HEADER to reflect FspVersionMinor so
different SKU can show different value.

Hsd-es-id: 1507528428
Original commit date: Thu Nov 7 13:44:29 2019 +0800
Change-Id: I373f4bf33d31d854e1e6edfbb75aba94197f728e
Original commit hash: 9095ba64dc9a74d3dc1c5c4a3db6472b3dc6fda8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Include/FspInfoHob.h
TigerLakeFspPkg/FspHeader/FspHeader.aslc
TigerLakeFspPkg/FspHeader/FspHeader.inf
TigerLakeFspPkg/Include/Library/FspInfoLib.h
TigerLakeFspPkg/Library/FspInfoLib/FspInfoLib.c
TigerLakeFspPkg/Library/FspInfoLib/FspInfoLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dec
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 3df4abeb794c380f1f4951b87f98a28bd70cc82d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:44 2020 -0800 
-------------------------------------------------------------------------------- 
Change subject: Adding the RC build script file for Clang RC build

    This commit add ClientOneSiliconBuild.py script for Cland RC build

    Change-Id: Id6ab5b58a91310df6d5c4862958faf28f1b47da6
    Hsd-es-id: 1607371485

Original commit date: Fri Nov 8 13:53:34 2019 +0800
Change-Id: I07a68c1fcba47341ecfbde2cb4e14ba4a5b496cd
Original commit hash: fac75a03a762bc0c5cc3dd3615f25b371ee862bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 2032acf76feedcdeab8dcca00500d1f536ed8043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg]: Fix execution dependency between Tcg2Config and TcgSetupDxe

Due to new changes in the EDK2 implementation, a execution
dependency bug was uncovered between Tcg2Config and TcgSetupDxe modules. To
solve this, the logic to patch the TCG configuration variables was moved to a
callback function to execute at the EndOfDxe signal.

Hsd-es-id: 1608178234
Original commit date: Fri Nov 8 03:17:13 2019 -0800
Change-Id: I6027c2b0eed411aaf3b7f7ff1d87212870c611b8
Original commit hash: 2f7b4899327c5b8bc02b0ec3180886fa2b3e9c43

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf

================================================================================ 
Commit: af5996046f4f19147a4500c386995b436c8bf1b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:41 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Not needed to AllocatePool for VendorId

Original commit date: Thu Oct 10 11:12:16 2019 +0800
Change-Id: I05f562c4a22f0ce5a7dcb5a892a1cb20c270c17f
Original commit hash: 1aed780242293ae2c4efe1bd6eb252891790656d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf

================================================================================ 
Commit: b9714ee3ca1837fabed7fa369074c50940e1f399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:31 2020 -0800 
-------------------------------------------------------------------------------- 
Description: Enable CPU turbo by default

Original commit date: Wed Sep 11 17:40:32 2019 -0700
Change-Id: I0ec5acfa18df0bd14e8c112dbea6061810fa37fa
Original commit hash: b5820d17f80c1ecac735187815433d1506fc2728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 24c9b6e694ccdc7eef1f4f141441e2c25ef3f462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:26 2020 -0800 
-------------------------------------------------------------------------------- 
Add BIOS PEP constraint for VMD / D3

Added BIOS Pep constraint for VMD applicable to TGL, ADL and RKL

Hsd-es-id: 2208979280
Original commit date: Thu Nov 7 17:25:45 2019 -0800
Change-Id: I839daa19c845f17c714d93d40e797f1ce57893b5
Original commit hash: 1173bbbfa3ead5b71c301c38654c6bd6a85d4621

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: aab2ec5ce55405510014e49e3e0f85f1846471ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:19 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Mapping FIS return code to DSM return code.

Hsd-es-id: 1306555871
Original commit date: Tue Oct 29 13:37:07 2019 -0700
Change-Id: Ide09ebfb02b50413adcb9b698ac8b2f00f898c98
Original commit hash: f095ef7babf75f0468474f156f6685bf02f17893

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h

================================================================================ 
Commit: f36bab8feb6dd37b94f17753c6d3258805f7be23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 11 17:34:57 2019 +0000
Original commit date: Mon Nov 11 17:34:57 2019 +0000
Original commit hash: 564fab777bc828ea35f1f326a40dba2c91df1833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b61f563cd590490f06d269cf20dca9b8737a4b12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Nov 11 08:58:41 2019 -0800
Original commit date: Mon Nov 11 08:58:41 2019 -0800
Original commit hash: fdeda5ca1fcd4600479f169d76cfeab5f6f53c31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e63dec909fe73470efcf86eb0debc4224af97b86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:08 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up TGLZ0 flag
Hsd-es-id: 1608220593

Original commit date: Sun Nov 3 22:57:14 2019 +0530
Change-Id: I6c909a726755e900ddb1d908f8c87be91f86999a
Original commit hash: bbc98bd63465246874eaa70ed11af6f0d28d2de9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c

================================================================================ 
Commit: d45c48239450e1f82534c24aafac97c714a7e5f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:02:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2461_00

Mon Nov 11 08:10:09 2019 -0800
Original commit date: Mon Nov 11 08:10:09 2019 -0800
Original commit hash: bbff21eeee1aa4c8166f5c2f10637e54d8791d75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2530df771b17339c15af707d8ad408f246b2ce5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL]PTOCGE should be set always when ClockGating is enabled

Original commit date: Thu Oct 24 21:26:20 2019 +0530
Change-Id: Ic432918bfc7eabe4bc9cd555de08bc880cbd60c2
Original commit hash: 0499118699d2726a9f233a2ca34c5863498cbe1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 3af83c371928d07c0468b4434d00e4533360f478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U A3] [PCIE] RTD3 Device Initiated Exit Failure

Add Vendor ID check to detect end point

Hsd-es-id:2209245168

Original commit date: Tue Nov 5 10:42:24 2019 +0530
Change-Id: I62142087a512e8d76cf62b79dc72ef87cc6df4d6
Original commit hash: e3151cf376c7413948a0f6141b51f0ac0ce5b1ce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 9d8e49a54054923a05be1dad4cfa135ad39584ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:53 2020 -0800 
-------------------------------------------------------------------------------- 
Check MailboxStatus against PCODE_MAILBOX_CC_SUCCESS

Original commit date: Wed Nov 6 20:23:26 2019 +0800
Change-Id: Icccc74691b333cd7270f226c079834434d014a09
Original commit hash: 5f6e0157b178559771f43d469af51be868e2ed33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/ElixirSprings.c

================================================================================ 
Commit: a01f032e19a38af14a30ab449bd69b6dc7337b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:42 2020 -0800 
-------------------------------------------------------------------------------- 
Use correct function to check if ISH is supported by PCH

Use PchIsIshSupported() function to check whether ISH is supported
by PCH in respective program.

Hsd-es-id: 1607660864
Original commit date: Fri Nov 8 13:33:22 2019 +0530
Change-Id: Ib097bbd267d0e0a5b7f8245a9f6ef3e794f7b9c2
Original commit hash: 1ff0692b65421990de0372321a1d15c2f7e93f32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLib.c

================================================================================ 
Commit: 48a6073e9b50f80746f4d5864b3d734011baef08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Refine help message for CPU Hyper-Threading in BIOS setup.

Original commit date: Wed Nov 6 16:17:53 2019 +0800
Change-Id: If4827993461ddab6405579f77f9404ac0e50c3cd
Original commit hash: 3e1fb53d21f1450c7f5cc3c180c821f7a1783b11

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 68d27c65e6f68f3fc49830090ff8cf326fd3ccd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Responsiveness regressions observed in S5 in AdvancedAcpiDxe Module

Sync IceLake InstallAcpiPlatform behavior.
Skip detect PS2 mouse when fastboot was enabled.

Hsd-es-id: 14010233266
Original commit date: Fri Nov 8 15:15:18 2019 +0800
Change-Id: Iccbc2951adca485a67539c695d2a828d1c1b485d
Original commit hash: 69fb97597c5bf6138f75f7f641e9e490638c83b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 32c474a90c34cd0ea7fe87908ee198f8c4c4924b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 17:01:22 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PlatformAdvancedPreMem: Clean up redundant Fv Hob

This commit removes the redundant FV HOB
which is built in PlatformInitAdvancedPreMem
for reporting whole BIOS flash region.
Each FV is reported and the HOB is created individually,
so no need to report the whole BIOS flash region.

Hsd-es-id: 2209630614
Original commit date: Thu Nov 7 21:19:36 2019 -0800
Change-Id: I4451002406de61c969a1eea567ce0484714fe12b
Original commit hash: 21173b4a9f31808bb02f54bf70f84ce9525e4f05

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 8327a7c05694c4b3cfa5177130ddfa6e549d558d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 3 16:44:30 2020 -0800 
-------------------------------------------------------------------------------- 
BIOS Version 2457.0

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
BluetoothPkg/HidKbDxe/HidKbDxe.c
BluetoothPkg/HidKbDxe/KeyBoard.c
BluetoothPkg/HidKbDxe/KeyBoard.h
BluetoothPkg/Include/Library/BluetoothLib.h
BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000048.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_81000020.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/VtdDataHob.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BiosId.env
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Fsp.fd
TigerLakeFspBinPkg/Include/FspUpd.h
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h
TigerLakeFspBinPkg/Include/FsptUpd.h
TigerLakeFspBinPkg/Include/MemInfoHob.h
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py
TigerLakeFspPkg/Tools/GenPartialHeader/Readme.md
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt
TigerLakeFspPkg/Tools/GenPartialHeader/name_change.py
TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.bat
TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.py
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf
TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.c
TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.inf
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/DmarTable.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmr.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/VtdReg.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/Setup/AcpiSetup.c
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
readme.txt
