# 1 "arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/ipq6018.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm64/boot/dts/qcom/ipq6018.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq6018.h" 1
# 10 "arch/arm64/boot/dts/qcom/ipq6018.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-ipq6018.h" 1
# 11 "arch/arm64/boot/dts/qcom/ipq6018.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,apss-ipq.h" 1
# 12 "arch/arm64/boot/dts/qcom/ipq6018.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;
 interrupt-parent = <&intc>;

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   #clock-cells = <0>;
  };
 };

 cpus: cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq6018_s2>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq6018_s2>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq6018_s2>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu_opp_table>;
   cpu-supply = <&ipq6018_s2>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <0x2>;
  };
 };

 cpu_opp_table: opp-table-cpu {
  compatible = "operating-points-v2";
  opp-shared;

  opp-864000000 {
   opp-hz = /bits/ 64 <864000000>;
   opp-microvolt = <725000>;
   clock-latency-ns = <200000>;
  };
  opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-microvolt = <787500>;
   clock-latency-ns = <200000>;
  };
  opp-1320000000 {
   opp-hz = /bits/ 64 <1320000000>;
   opp-microvolt = <862500>;
   clock-latency-ns = <200000>;
  };
  opp-1440000000 {
   opp-hz = /bits/ 64 <1440000000>;
   opp-microvolt = <925000>;
   clock-latency-ns = <200000>;
  };
  opp-1608000000 {
   opp-hz = /bits/ 64 <1608000000>;
   opp-microvolt = <987500>;
   clock-latency-ns = <200000>;
  };
  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1062500>;
   clock-latency-ns = <200000>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq6018", "qcom,scm";
  };
 };

 pmuv8: pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
      4)>;
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rpm_msg_ram: memory@60000 {
   reg = <0x0 0x60000 0x0 0x6000>;
   no-map;
  };

  tz: memory@4a600000 {
   reg = <0x0 0x4a600000 0x0 0x00400000>;
   no-map;
  };

  smem_region: memory@4aa00000 {
   reg = <0x0 0x4aa00000 0x0 0x00100000>;
   no-map;
  };

  q6_region: memory@4ab00000 {
   reg = <0x0 0x4ab00000 0x0 0x05500000>;
   no-map;
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  hwlocks = <&tcsr_mutex 0>;
 };

 soc: soc {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x0 0xffffffff>;
  dma-ranges;
  compatible = "simple-bus";

  prng: qrng@e1000 {
   compatible = "qcom,prng-ee";
   reg = <0x0 0xe3000 0x0 0x1000>;
   clocks = <&gcc 136>;
   clock-names = "core";
  };

  cryptobam: dma-controller@704000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0 0x00704000 0x0 0x20000>;
   interrupts = <0 207 4>;
   clocks = <&gcc 86>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,controlled-remotely;
  };

  crypto: crypto@73a000 {
   compatible = "qcom,crypto-v5.1";
   reg = <0x0 0x0073a000 0x0 0x6000>;
   clocks = <&gcc 86>,
    <&gcc 87>,
    <&gcc 88>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq6018-pinctrl";
   reg = <0x0 0x01000000 0x0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 80>;
   interrupt-controller;
   #interrupt-cells = <2>;

   serial_3_pins: serial3-pinmux {
    pins = "gpio44", "gpio45";
    function = "blsp2_uart";
    drive-strength = <8>;
    bias-pull-down;
   };

   qpic_pins: qpic-pins {
    pins = "gpio1", "gpio3", "gpio4",
     "gpio5", "gpio6", "gpio7",
     "gpio8", "gpio10", "gpio11",
     "gpio12", "gpio13", "gpio14",
     "gpio15", "gpio17";
    function = "qpic_pad";
    drive-strength = <8>;
    bias-disable;
   };
  };

  gcc: gcc@1800000 {
   compatible = "qcom,gcc-ipq6018";
   reg = <0x0 0x01800000 0x0 0x80000>;
   clocks = <&xo>, <&sleep_clk>;
   clock-names = "xo", "sleep_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,ipq6018-tcsr-mutex", "qcom,tcsr-mutex";
   reg = <0x0 0x01905000 0x0 0x1000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-ipq6018", "syscon";
   reg = <0x0 0x01937000 0x0 0x21000>;
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0 0x07884000 0x0 0x2b000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 67>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart3: serial@78b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0 0x078b1000 0x0 0x200>;
   interrupts = <0 306 4>;
   clocks = <&gcc 82>,
    <&gcc 67>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x078b5000 0x0 0x600>;
   interrupts = <0 95 4>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 69>,
    <&gcc 67>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x078b6000 0x0 0x600>;
   interrupts = <0 96 4>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 71>,
    <&gcc 67>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x078b6000 0x0 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 70>,
     <&gcc 67>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x078b7000 0x0 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 72>,
     <&gcc 67>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 16>, <&blsp_dma 17>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  qpic_bam: dma-controller@7984000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0 0x07984000 0x0 0x1a000>;
   interrupts = <0 146 4>;
   clocks = <&gcc 137>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  qpic_nand: nand@79b0000 {
   compatible = "qcom,ipq6018-nand";
   reg = <0x0 0x079b0000 0x0 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 138>,
     <&gcc 137>;
   clock-names = "core", "aon";

   dmas = <&qpic_bam 0>,
    <&qpic_bam 1>,
    <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   pinctrl-0 = <&qpic_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   #address-cells = <2>;
   #size-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <0x3>;
   reg = <0x0 0x0b000000 0x0 0x1000>,
    <0x0 0x0b002000 0x0 0x1000>,
    <0x0 0x0b001000 0x0 0x1000>,
    <0x0 0x0b004000 0x0 0x1000>;
   interrupts = <1 9 4>;
   ranges = <0 0 0 0xb00a000 0 0xffd>;

   v2m@0 {
    compatible = "arm,gic-v2m-frame";
    msi-controller;
    reg = <0x0 0x0 0x0 0xffd>;
   };
  };

  pcie_phy: phy@84000 {
   compatible = "qcom,ipq6018-qmp-pcie-phy";
   reg = <0x0 0x84000 0x0 0x1bc>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 132>,
    <&gcc 131>;
   clock-names = "aux", "cfg_ahb";

   resets = <&gcc 69>,
    <&gcc 70>;
   reset-names = "phy",
          "common";

   pcie_phy0: phy@84200 {
    reg = <0x0 0x84200 0x0 0x16c>,
          <0x0 0x84400 0x0 0x200>,
          <0x0 0x84800 0x0 0x4f4>;
    #phy-cells = <0>;

    clocks = <&gcc 135>;
    clock-names = "pipe0";
    clock-output-names = "gcc_pcie0_pipe_clk_src";
    #clock-cells = <0>;
   };
  };

  pcie0: pci@20000000 {
   compatible = "qcom,pcie-ipq6018";
   reg = <0x0 0x20000000 0x0 0xf1d>,
         <0x0 0x20000f20 0x0 0xa8>,
         <0x0 0x20001000 0x0 0x1000>,
         <0x0 0x80000 0x0 0x4000>,
         <0x0 0x20100000 0x0 0x1000>;
   reg-names = "dbi", "elbi", "atu", "parf", "config";

   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   max-link-speed = <3>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy0>;
   phy-names = "pciephy";

   ranges = <0x81000000 0 0x20200000 0 0x20200000
      0 0x10000>,
     <0x82000000 0 0x20220000 0 0x20220000
      0 0xfde0000>;

   interrupts = <0 52 4>;
   interrupt-names = "msi";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 75
      4>,
     <0 0 0 2 &intc 0 78
      4>,
     <0 0 0 3 &intc 0 79
      4>,
     <0 0 0 4 &intc 0 83
      4>;

   clocks = <&gcc 187>,
     <&gcc 133>,
     <&gcc 134>,
     <&gcc 198>,
     <&gcc 199>;
   clock-names = "iface",
          "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng";

   resets = <&gcc 96>,
     <&gcc 97>,
     <&gcc 98>,
     <&gcc 99>,
     <&gcc 100>,
     <&gcc 101>,
     <&gcc 102>,
     <&gcc 103>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky",
          "axi_s_sticky";

   status = "disabled";
  };

  watchdog@b017000 {
   compatible = "qcom,kpss-wdt";
   interrupts = <0 3 1>;
   reg = <0x0 0x0b017000 0x0 0x40>;
   clocks = <&sleep_clk>;
   timeout-sec = <10>;
  };

  apcs_glb: mailbox@b111000 {
   compatible = "qcom,ipq6018-apcs-apps-global";
   reg = <0x0 0x0b111000 0x0 0x1000>;
   #clock-cells = <1>;
   clocks = <&a53pll>, <&xo>;
   clock-names = "pll", "xo";
   #mbox-cells = <1>;
  };

  a53pll: clock@b116000 {
   compatible = "qcom,ipq6018-a53pll";
   reg = <0x0 0x0b116000 0x0 0x40>;
   #clock-cells = <0>;
   clocks = <&xo>;
   clock-names = "xo";
  };

  timer {
   compatible = "arm,armv8-timer";
   interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
  };

  timer@b120000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x10000000>;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x0b120000 0x0 0x1000>;

   frame@b120000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
   };

   frame@b123000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x0b123000 0x1000>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0b124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x0b125000 0x1000>;
    status = "disabled";
   };

   frame@b126000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x0b126000 0x1000>;
    status = "disabled";
   };

   frame@b127000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x0b127000 0x1000>;
    status = "disabled";
   };

   frame@b128000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x0b128000 0x1000>;
    status = "disabled";
   };
  };

  q6v5_wcss: remoteproc@cd00000 {
   compatible = "qcom,ipq6018-wcss-pil";
   reg = <0x0 0x0cd00000 0x0 0x4040>,
         <0x0 0x004ab000 0x0 0x20>;
   reg-names = "qdsp6",
        "rmb";
   interrupts-extended = <&intc 0 325 1>,
           <&wcss_smp2p_in 0 0>,
           <&wcss_smp2p_in 1 0>,
           <&wcss_smp2p_in 2 0>,
           <&wcss_smp2p_in 3 0>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   resets = <&gcc 127>,
     <&gcc 22>,
     <&gcc 23>;

   reset-names = "wcss_aon_reset",
          "wcss_reset",
          "wcss_q6_reset";

   clocks = <&gcc 136>;
   clock-names = "prng";

   qcom,halt-regs = <&tcsr 0x18000 0x1b000 0xe000>;

   qcom,smem-states = <&wcss_smp2p_out 0>,
        <&wcss_smp2p_out 1>;
   qcom,smem-state-names = "shutdown",
      "stop";

   memory-region = <&q6_region>;

   glink-edge {
    interrupts = <0 321 1>;
    label = "rtr";
    qcom,remote-pid = <1>;
    mboxes = <&apcs_glb 8>;

    qrtr_requests {
     qcom,glink-channels = "IPCRTR";
    };
   };
  };

  mdio: mdio@90000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,ipq6018-mdio", "qcom,ipq4019-mdio";
   reg = <0x0 0x90000 0x0 0x64>;
   clocks = <&gcc 91>;
   clock-names = "gcc_mdio_ahb_clk";
   status = "disabled";
  };

  qusb_phy_1: qusb@59000 {
   compatible = "qcom,ipq6018-qusb2-phy";
   reg = <0x0 0x059000 0x0 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 165>,
     <&xo>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 44>;
   status = "disabled";
  };

  usb2: usb@70f8800 {
   compatible = "qcom,ipq6018-dwc3", "qcom,dwc3";
   reg = <0x0 0x070F8800 0x0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 163>,
     <&gcc 166>,
     <&gcc 164>;
   clock-names = "core",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 163>,
       <&gcc 164>;
   assigned-clock-rates = <133330000>,
            <24000000>;
   resets = <&gcc 42>;
   status = "disabled";

   dwc_1: usb@7000000 {
          compatible = "snps,dwc3";
          reg = <0x0 0x7000000 0x0 0xcd00>;
          interrupts = <0 99 4>;
          phys = <&qusb_phy_1>;
          phy-names = "usb2-phy";
          tx-fifo-resize;
          snps,is-utmi-l1-suspend;
          snps,hird-threshold = /bits/ 8 <0x0>;
          snps,dis_u2_susphy_quirk;
          snps,dis_u3_susphy_quirk;
          dr_mode = "host";
   };
  };

  ssphy_0: ssphy@78000 {
   compatible = "qcom,ipq6018-qmp-usb3-phy";
   reg = <0x0 0x78000 0x0 0x1C4>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 157>,
     <&gcc 160>, <&xo>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 39>,
     <&gcc 40>;
   reset-names = "phy","common";
   status = "disabled";

   usb0_ssphy: phy@78200 {
    reg = <0x0 0x00078200 0x0 0x130>,
          <0x0 0x00078400 0x0 0x200>,
          <0x0 0x00078800 0x0 0x1F8>,
          <0x0 0x00078600 0x0 0x044>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 161>;
    clock-names = "pipe0";
    clock-output-names = "gcc_usb0_pipe_clk_src";
   };
  };

  qusb_phy_0: qusb@79000 {
   compatible = "qcom,ipq6018-qusb2-phy";
   reg = <0x0 0x079000 0x0 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 160>,
    <&xo>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 43>;
   status = "disabled";
  };

  usb3: usb@8af8800 {
   compatible = "qcom,ipq6018-dwc3", "qcom,dwc3";
   reg = <0x0 0x8AF8800 0x0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 186>,
    <&gcc 158>,
    <&gcc 162>,
    <&gcc 159>;
   clock-names = "cfg_noc",
    "core",
    "sleep",
    "mock_utmi";

   assigned-clocks = <&gcc 186>,
       <&gcc 158>,
       <&gcc 159>;
   assigned-clock-rates = <133330000>,
            <133330000>,
            <20000000>;

   resets = <&gcc 41>;
   status = "disabled";

   dwc_0: usb@8a00000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x8A00000 0x0 0xcd00>;
    interrupts = <0 140 4>;
    phys = <&qusb_phy_0>, <&usb0_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    clocks = <&xo>;
    clock-names = "ref";
    tx-fifo-resize;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    dr_mode = "host";
   };
  };
 };

 wcss: wcss-smp2p {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupt-parent = <&intc>;
  interrupts = <0 322 1>;

  mboxes = <&apcs_glb 9>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  wcss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  wcss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  interrupts = <0 168 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: glink-channel {
   compatible = "qcom,rpm-ipq6018";
   qcom,glink-channels = "rpm_requests";

   regulators {
    compatible = "qcom,rpm-mp5496-regulators";

    ipq6018_s2: s2 {
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1062500>;
     regulator-always-on;
    };
   };
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
 compatible = "qcom,ipq6018-cp01", "qcom,ipq6018";

 aliases {
  serial0 = &blsp1_uart3;
 };

 chosen {
  stdout-path = "serial0:115200n8";
  bootargs-append = " swiotlb=1";
 };
};

&blsp1_uart3 {
 pinctrl-0 = <&serial_3_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&blsp1_i2c3 {
 pinctrl-0 = <&i2c_1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&blsp1_spi1 {
 cs-select = <0>;
 pinctrl-0 = <&spi_0_pins>;
 pinctrl-names = "default";
 status = "okay";

 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0>;
  compatible = "micron,n25q128a11", "jedec,spi-nor";
  spi-max-frequency = <50000000>;
 };
};

&tlmm {
 i2c_1_pins: i2c-1-pins {
  pins = "gpio42", "gpio43";
  function = "blsp2_i2c";
  drive-strength = <8>;
 };

 spi_0_pins: spi-0-pins {
  pins = "gpio38", "gpio39", "gpio40", "gpio41";
  function = "blsp0_spi";
  drive-strength = <8>;
  bias-pull-down;
 };
};

&qpic_bam {
 status = "okay";
};

&qpic_nand {
 status = "okay";

 nand@0 {
  reg = <0>;

  nand-ecc-strength = <4>;
  nand-ecc-step-size = <512>;
  nand-bus-width = <8>;
 };
};

&qusb_phy_1 {
 status = "ok";
};

&usb2 {
 status = "ok";
};
