#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 24 18:53:43 2023
# Process ID: 7856
# Current directory: /home/krishnan/vivado_ws/vga
# Command line: vivado
# Log file: /home/krishnan/vivado_ws/vga/vivado.log
# Journal file: /home/krishnan/vivado_ws/vga/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/krishnan/.Xilinx/Vivado/2019.2/Vivado_init.tcl'
start_gui
open_project /home/krishnan/vivado_ws/vga/vga.xpr
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
Scanning sources...
Finished scanning sources
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vitis/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 7134.980 ; gain = 558.234 ; free physical = 9649 ; free virtual = 35725
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 19:00:35 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF737A
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 19:06:49 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 19:06:49 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/coe_map80_50.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/coe_map80_50.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pacman_map_blockmem
set_property -dict [list CONFIG.Component_Name {pacman_map_blockmem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {80} CONFIG.Write_Depth_A {50} CONFIG.Read_Width_A {80} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {80} CONFIG.Read_Width_B {80} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/coe_map80_50.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips pacman_map_blockmem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pacman_map_blockmem' to 'pacman_map_blockmem' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/coe_map80_50.coe' provided. It will be converted relative to IP Instance files '../../new/coe_map80_50.coe'
generate_target {instantiation_template} [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pacman_map_blockmem'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pacman_map_blockmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pacman_map_blockmem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pacman_map_blockmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pacman_map_blockmem'...
catch { config_ip_cache -export [get_ips -all pacman_map_blockmem] }
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci]
launch_runs -jobs 8 pacman_map_blockmem_synth_1
[Fri Nov 24 19:15:55 2023] Launched pacman_map_blockmem_synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/pacman_map_blockmem_synth_1/runme.log
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
ERROR: [VRFC 10-2989] 'curr_y' is not declared [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:45]
ERROR: [VRFC 10-2865] module 'drawcon' ignored due to previous errors [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 9397.477 ; gain = 0.000 ; free physical = 7443 ; free virtual = 33931
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xsim.dir/vga_out_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 24 19:37:39 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9432.488 ; gain = 0.000 ; free physical = 7362 ; free virtual = 33918
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
WARNING: Simulation object /vga_out_tb/game_top_inst/vga_out_inst/pix_r_val was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/vga_out_inst/pix_g_val was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/vga_out_inst/pix_b_val was not found in the design.
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 9495.520 ; gain = 98.043 ; free physical = 7280 ; free virtual = 33844
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 9495.520 ; gain = 0.000 ; free physical = 7267 ; free virtual = 33879
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 9495.520 ; gain = 0.000 ; free physical = 7309 ; free virtual = 33874
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 9495.520 ; gain = 0.000 ; free physical = 7223 ; free virtual = 33827
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 9697.617 ; gain = 45.023 ; free physical = 7245 ; free virtual = 33816
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 9697.617 ; gain = 0.000 ; free physical = 7205 ; free virtual = 33814
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 9737.637 ; gain = 40.020 ; free physical = 7233 ; free virtual = 33800
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9737.637 ; gain = 0.000 ; free physical = 7208 ; free virtual = 33798
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:09:18 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:09:18 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 10100.812 ; gain = 16.008 ; free physical = 7085 ; free virtual = 33711
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:10:37 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:10:37 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10113.820 ; gain = 13.008 ; free physical = 7073 ; free virtual = 33700
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:13:33 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:13:33 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10172.848 ; gain = 27.012 ; free physical = 7067 ; free virtual = 33697
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:15:13 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:15:13 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10217.871 ; gain = 13.008 ; free physical = 7090 ; free virtual = 33701
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 10217.871 ; gain = 0.000 ; free physical = 7050 ; free virtual = 33707
run all
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 10217.871 ; gain = 0.000 ; free physical = 6988 ; free virtual = 33712
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 10217.871 ; gain = 0.000 ; free physical = 6967 ; free virtual = 33718
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 10217.871 ; gain = 0.000 ; free physical = 6941 ; free virtual = 33720
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10259.891 ; gain = 40.020 ; free physical = 7074 ; free virtual = 33699
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 10259.891 ; gain = 0.000 ; free physical = 7071 ; free virtual = 33718
run all
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 10259.891 ; gain = 0.000 ; free physical = 6999 ; free virtual = 33718
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 10259.891 ; gain = 0.000 ; free physical = 6961 ; free virtual = 33709
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:35:43 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:35:43 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:39:20 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:39:20 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10350.934 ; gain = 24.012 ; free physical = 6946 ; free virtual = 33675
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:44:24 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:44:24 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:49:23 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:49:23 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10382.949 ; gain = 8.004 ; free physical = 6518 ; free virtual = 33418
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:55:38 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:55:38 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 10516.016 ; gain = 16.008 ; free physical = 6259 ; free virtual = 33255
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 21:57:23 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 21:57:23 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10628.070 ; gain = 13.008 ; free physical = 6480 ; free virtual = 33271
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 10628.070 ; gain = 0.000 ; free physical = 6464 ; free virtual = 33262
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 10636.074 ; gain = 0.000 ; free physical = 6488 ; free virtual = 33301
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10641.078 ; gain = 5.004 ; free physical = 6529 ; free virtual = 33296
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 10641.078 ; gain = 0.000 ; free physical = 6499 ; free virtual = 33300
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10894.305 ; gain = 0.000 ; free physical = 6262 ; free virtual = 33069
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11447.469 ; gain = 0.000 ; free physical = 5748 ; free virtual = 32555
Restored from archive | CPU: 0.020000 secs | Memory: 0.386307 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11447.469 ; gain = 0.000 ; free physical = 5748 ; free virtual = 32555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11447.469 ; gain = 0.000 ; free physical = 5748 ; free virtual = 32555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 11722.230 ; gain = 923.078 ; free physical = 5664 ; free virtual = 32474
report_utilization -name utilization_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:13:12 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:13:12 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 12091.406 ; gain = 21.012 ; free physical = 5563 ; free virtual = 32417
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 12101.410 ; gain = 10.004 ; free physical = 5593 ; free virtual = 32417
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 12101.410 ; gain = 0.000 ; free physical = 5571 ; free virtual = 32428
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 12101.410 ; gain = 0.000 ; free physical = 5550 ; free virtual = 32423
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:21:50 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:21:50 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 12226.473 ; gain = 26.016 ; free physical = 5514 ; free virtual = 32389
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:29:46 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:29:46 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:34:17 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:34:17 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 12264.488 ; gain = 24.012 ; free physical = 5278 ; free virtual = 32153
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:48:09 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:48:09 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 12456.582 ; gain = 40.020 ; free physical = 5256 ; free virtual = 32162
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:50:50 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:50:50 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov 24 23:55:48 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Fri Nov 24 23:55:48 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 00:00:22 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 00:00:22 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 00:05:25 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 00:05:25 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 00:12:04 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 00:12:04 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 00:25:57 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 00:25:57 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 00:33:47 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 00:33:47 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 12992.844 ; gain = 24.012 ; free physical = 4503 ; free virtual = 31915
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13021.859 ; gain = 21.012 ; free physical = 4562 ; free virtual = 31931
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 13021.859 ; gain = 0.000 ; free physical = 4534 ; free virtual = 31931
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:04:29 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:04:29 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 13048.871 ; gain = 27.012 ; free physical = 4408 ; free virtual = 31837
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:07:24 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:07:24 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 13184.938 ; gain = 8.004 ; free physical = 4446 ; free virtual = 31828
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:13:53 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:13:53 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13350.020 ; gain = 29.016 ; free physical = 4394 ; free virtual = 31852
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:16:22 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:16:22 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 13401.043 ; gain = 32.016 ; free physical = 4383 ; free virtual = 31859
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:19:08 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:19:08 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 13457.070 ; gain = 32.016 ; free physical = 4408 ; free virtual = 31861
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:21:33 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:21:33 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13473.078 ; gain = 16.008 ; free physical = 4409 ; free virtual = 31859
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:24:20 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:24:20 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 13537.109 ; gain = 48.023 ; free physical = 4389 ; free virtual = 31840
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:30:22 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:30:22 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 13569.125 ; gain = 0.000 ; free physical = 4398 ; free virtual = 31846
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:35:23 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:35:23 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:40:25 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:40:25 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 01:47:17 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 01:47:17 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 13737.207 ; gain = 0.000 ; free physical = 4319 ; free virtual = 31764
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 13737.207 ; gain = 0.000 ; free physical = 4397 ; free virtual = 31847
run all
blk_mem_gen_v8_4_4 WARNING: Address 32 is outside range for A Read
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 13737.207 ; gain = 0.000 ; free physical = 4332 ; free virtual = 31855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 13774.227 ; gain = 24.012 ; free physical = 4465 ; free virtual = 31865
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 13774.227 ; gain = 0.000 ; free physical = 4437 ; free virtual = 31864
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 02:01:22 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 02:01:22 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 02:03:31 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 02:03:31 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 13777.227 ; gain = 3.000 ; free physical = 4410 ; free virtual = 31835
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 02:06:57 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 02:06:57 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13870.273 ; gain = 21.012 ; free physical = 4400 ; free virtual = 31824
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 02:10:02 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 02:10:02 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 13929.301 ; gain = 40.020 ; free physical = 4405 ; free virtual = 31831
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 02:12:24 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 02:12:24 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 13953.312 ; gain = 24.012 ; free physical = 4394 ; free virtual = 31820
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 13958.316 ; gain = 5.004 ; free physical = 4437 ; free virtual = 31839
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 13958.316 ; gain = 0.000 ; free physical = 4420 ; free virtual = 31846
run all
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13958.316 ; gain = 0.000 ; free physical = 4435 ; free virtual = 31835
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 13958.316 ; gain = 0.000 ; free physical = 4399 ; free virtual = 31841
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:65]
[Sat Nov 25 02:29:33 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 14001.336 ; gain = 8.004 ; free physical = 4365 ; free virtual = 31810
run all
run: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:06 . Memory (MB): peak = 14001.336 ; gain = 0.000 ; free physical = 4373 ; free virtual = 31833
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
ERROR: [VRFC 10-4982] syntax error near '<=' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:65]
ERROR: [VRFC 10-2865] module 'drawcon' ignored due to previous errors [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 14046.359 ; gain = 45.023 ; free physical = 4440 ; free virtual = 31840
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 14046.359 ; gain = 0.000 ; free physical = 4406 ; free virtual = 31845
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 14078.375 ; gain = 13.008 ; free physical = 4425 ; free virtual = 31830
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 14078.375 ; gain = 0.000 ; free physical = 4391 ; free virtual = 31834
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 02:33:58 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 02:33:58 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/pacman.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pacman_sprite
set_property -dict [list CONFIG.Component_Name {pacman_sprite} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips pacman_sprite]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pacman_sprite' to 'pacman_sprite' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../new/pacman.coe'
generate_target {instantiation_template} [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pacman_sprite'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pacman_sprite'...
catch { config_ip_cache -export [get_ips -all pacman_sprite] }
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci]
launch_runs -jobs 8 pacman_sprite_synth_1
[Sat Nov 25 03:39:46 2023] Launched pacman_sprite_synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/pacman_sprite_synth_1/runme.log
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run pacman_map_blockmem_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pacman_map_blockmem'...
[Sat Nov 25 03:49:43 2023] Launched pacman_map_blockmem_synth_1, synth_1...
Run output will be captured here:
pacman_map_blockmem_synth_1: /home/krishnan/vivado_ws/vga/vga.runs/pacman_map_blockmem_synth_1/runme.log
synth_1: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 03:49:43 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 14449.555 ; gain = 32.016 ; free physical = 1463 ; free virtual = 29583
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pacman_map_blockmem'...
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:90]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 14465.562 ; gain = 0.000 ; free physical = 2265 ; free virtual = 29970
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:90]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 14486.574 ; gain = 21.012 ; free physical = 2254 ; free virtual = 29966
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 14486.574 ; gain = 0.000 ; free physical = 2238 ; free virtual = 29971
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 14486.574 ; gain = 0.000 ; free physical = 2185 ; free virtual = 29968
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 04:02:22 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 04:02:22 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 14529.594 ; gain = 43.020 ; free physical = 3427 ; free virtual = 31205
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 04:11:17 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/pacman.coe'
set_property -dict [list CONFIG.Coe_File {/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe}] [get_ips pacman_sprite]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../new/pacman.coe'
generate_target all [get_files  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pacman_sprite'...
catch { config_ip_cache -export [get_ips -all pacman_sprite] }
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -no_script -sync -force -quiet
reset_run pacman_sprite_synth_1
launch_runs -jobs 8 pacman_sprite_synth_1
[Sat Nov 25 04:13:15 2023] Launched pacman_sprite_synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/pacman_sprite_synth_1/runme.log
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 04:14:41 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 04:14:42 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 14582.621 ; gain = 4.871 ; free physical = 2030 ; free virtual = 30007
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/pacman.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/pacman.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/pacman.coe'
set_property -dict [list CONFIG.Write_Depth_A {128} CONFIG.Coe_File {/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe}] [get_ips pacman_sprite]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/pacman.coe' provided. It will be converted relative to IP Instance files '../../new/pacman.coe'
generate_target all [get_files  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pacman_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pacman_sprite'...
catch { config_ip_cache -export [get_ips -all pacman_sprite] }
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -no_script -sync -force -quiet
reset_run pacman_sprite_synth_1
launch_runs -jobs 8 pacman_sprite_synth_1
[Sat Nov 25 04:25:09 2023] Launched pacman_sprite_synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/pacman_sprite_synth_1/runme.log
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 04:29:47 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 04:29:47 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF737A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF737A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/ghost.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/ghost.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/ghost.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/ghost.coe' provided. It will be converted relative to IP Instance files '../../new/ghost.coe'
generate_target {instantiation_template} [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
create_ip_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 14635.645 ; gain = 15.875 ; free physical = 1945 ; free virtual = 29905
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sat Nov 25 16:38:08 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
file delete -force /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/ghost.coe' provided. It will be converted relative to IP Instance files '../../../../vga.srcs/sources_1/new/ghost.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ghost_sprite
set_property -dict [list CONFIG.Component_Name {ghost_sprite} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/ghost.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips ghost_sprite]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ghost_sprite' to 'ghost_sprite' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/ghost.coe' provided. It will be converted relative to IP Instance files '../../new/ghost.coe'
generate_target {instantiation_template} [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ghost_sprite'...
generate_target all [get_files  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ghost_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ghost_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ghost_sprite'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ghost_sprite'...
catch { config_ip_cache -export [get_ips -all ghost_sprite] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ghost_sprite, cache-ID = f0425fc3f39482cd; cache size = 1.032 MB.
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci'
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vitis/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 15282.812 ; gain = 6.855 ; free physical = 1866 ; free virtual = 30054
update_compile_order -fileset sources_1
close [ open /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/instr_fetch_stage.v w ]
add_files /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/instr_fetch_stage.v
update_compile_order -fileset sources_1
close [ open /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/instr_fetch.v w ]
add_files /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/instr_fetch.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.sim/sim_1/behav/xsim'
xvlog --relax -prj decoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/ctrl_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_arr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-3248] data object 'dec_wb_addr' is already declared [/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/decoder.v:34]
WARNING: [VRFC 10-3703] second declaration of 'dec_wb_addr' ignored [/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/decoder.v:34]
WARNING: [VRFC 10-3248] data object 'dec_wb_imm' is already declared [/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/decoder.v:35]
WARNING: [VRFC 10-3703] second declaration of 'dec_wb_imm' ignored [/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/decoder.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/exec_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/new/reg_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sources_1/imports/hdl/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sim_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.sim/sim_1/behav/xsim'
xelab -wto f917916e84ad48329f8a2448dd932af9 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto f917916e84ad48329f8a2448dd932af9 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl_arr(WIDTH=8)
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.reg_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exec_stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.sim/sim_1/behav/xsim/xsim.dir/decoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 25 17:25:31 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_tb_behav -key {Behavioral:sim_1:Functional:decoder_tb} -tclbatch {decoder_tb.tcl} -view {/home/krishnan/tinker_ws/vivado_ws/tinker/decoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/tinker_ws/vivado_ws/tinker/decoder_tb_behav.wcfg
source decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 25 ns : File "/home/krishnan/tinker_ws/vivado_ws/tinker/tinker.srcs/sim_1/new/decoder_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 15675.820 ; gain = 172.883 ; free physical = 1763 ; free virtual = 29921
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 25 17:47:18 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.runs/synth_1/runme.log
[Sat Nov 25 17:47:18 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/tinker_ws/vivado_ws/tinker/tinker.runs/impl_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_run pacman_sprite_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pacman_sprite'...
[Sat Nov 25 17:50:34 2023] Launched pacman_sprite_synth_1, synth_1...
Run output will be captured here:
pacman_sprite_synth_1: /home/krishnan/vivado_ws/vga/vga.runs/pacman_sprite_synth_1/runme.log
synth_1: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 17:50:34 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 1986 ; free virtual = 30028
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 17:52:25 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 17:52:25 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pacman_sprite'...
export_ip_user_files -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/pacman_sprite.xci] -directory /home/krishnan/vivado_ws/vga/vga.ip_user_files/sim_scripts -ip_user_files_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files -ipstatic_source_dir /home/krishnan/vivado_ws/vga/vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/modelsim} {questa=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/questa} {ies=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/ies} {xcelium=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/xcelium} {vcs=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/vcs} {riviera=/home/krishnan/vivado_ws/vga/vga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost_sprite.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'addra' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:100]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ghost_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2393 ; free virtual = 30110
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2346 ; free virtual = 30110
run all
run: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:06 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2305 ; free virtual = 30097
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost_sprite.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'addra' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:100]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ghost_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2358 ; free virtual = 30086
run all
run: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:05 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2357 ; free virtual = 30105
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2329 ; free virtual = 30104
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2303 ; free virtual = 30098
save_wave_config {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost_sprite.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
ERROR: [VRFC 10-2951] 'draw_x' is not a constant [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:148]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:148]
ERROR: [VRFC 10-2865] module 'drawcon' ignored due to previous errors [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 2246 ; free virtual = 30130
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost_sprite.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'addra' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:100]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:107]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=2)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ghost_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 1867 ; free virtual = 29808
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 16038.555 ; gain = 0.000 ; free physical = 1828 ; free virtual = 29839
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 18:17:12 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 18:17:12 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 19:31:46 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 19:31:46 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 17457.449 ; gain = 48.023 ; free physical = 2316 ; free virtual = 29503
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 19:35:37 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 19:35:37 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 17489.465 ; gain = 16.008 ; free physical = 2312 ; free virtual = 29499
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 19:37:21 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 19:37:21 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 17505.473 ; gain = 16.008 ; free physical = 2312 ; free virtual = 29503
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 19:38:52 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 19:38:52 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 17537.488 ; gain = 0.000 ; free physical = 2303 ; free virtual = 29490
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 19:46:00 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 19:46:00 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 17561.500 ; gain = 24.012 ; free physical = 1685 ; free virtual = 29070
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 19:51:06 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 19:51:06 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 17585.512 ; gain = 24.012 ; free physical = 2337 ; free virtual = 29105
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:02:27 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:02:27 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 17617.527 ; gain = 32.016 ; free physical = 2390 ; free virtual = 29169
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:26:49 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:26:49 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 17929.680 ; gain = 40.020 ; free physical = 2358 ; free virtual = 29188
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:30:58 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:30:58 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 17945.688 ; gain = 16.008 ; free physical = 2353 ; free virtual = 29180
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:37:33 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:37:33 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 18025.727 ; gain = 8.004 ; free physical = 2324 ; free virtual = 29169
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost_sprite.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'addra' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:133]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:140]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:152]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:158]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=8)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ghost_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/xsim.dir/vga_out_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 25 21:38:25 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 18025.727 ; gain = 0.000 ; free physical = 1523 ; free virtual = 28408
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/ghost_sprite_row was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/ghost_sprite_idx was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/blkpos_y was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/blkpos_x was not found in the design.
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_1_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_2_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_3_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_4_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 18086.758 ; gain = 61.031 ; free physical = 1427 ; free virtual = 28291
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 18086.758 ; gain = 0.000 ; free physical = 636 ; free virtual = 27564
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/ghost_sprite.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/coe_map80_50.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_map_blockmem.mif'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman.coe'
INFO: [SIM-utils-43] Exported '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim/pacman_sprite.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5d9bd712847341a08a8c5cf3bf2a01eb --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:140]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:152]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 'douta' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:158]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div(DIV=8)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_map_blockmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.pacman_sprite
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ghost_sprite
Compiling module xil_defaultlib.drawcon
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/krishnan/vivado_ws/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -view {/home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/krishnan/vivado_ws/vga/vga_out_tb_behav.wcfg
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/ghost_sprite_row was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/ghost_sprite_idx was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/blkpos_y was not found in the design.
WARNING: Simulation object /vga_out_tb/game_top_inst/drawcon_inst/blkpos_x was not found in the design.
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.map.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.pacman_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_1_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_2_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_3_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vga_out_tb.game_top_inst.drawcon_inst.ghost_4_sprite_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance vga_out_tb.game_top_inst.clk_wiz_0_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 18110.770 ; gain = 24.012 ; free physical = 2414 ; free virtual = 29192
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 18110.770 ; gain = 0.000 ; free physical = 2354 ; free virtual = 29193
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:41:43 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:41:43 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:43:40 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:43:40 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:47:15 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:47:15 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 18281.852 ; gain = 32.016 ; free physical = 2344 ; free virtual = 29171
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:48:56 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:48:56 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 18329.875 ; gain = 32.016 ; free physical = 2322 ; free virtual = 29151
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:52:27 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:52:27 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 18361.891 ; gain = 32.016 ; free physical = 2148 ; free virtual = 29058
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:55:39 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:55:39 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 18393.906 ; gain = 8.004 ; free physical = 2226 ; free virtual = 29064
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:57:54 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:57:54 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:59:37 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:59:37 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 18537.977 ; gain = 40.020 ; free physical = 2459 ; free virtual = 29112
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/ghost_sprite.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Nov 25 21:59:46 2023] Launched synth_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/synth_1/runme.log
[Sat Nov 25 21:59:46 2023] Launched impl_1...
Run output will be captured here: /home/krishnan/vivado_ws/vga/vga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/krishnan/vivado_ws/vga/vga.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
