###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       124015   # Number of WRITE/WRITEP commands
num_reads_done                 =      1041426   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       787119   # Number of read row buffer hits
num_read_cmds                  =      1041429   # Number of READ/READP commands
num_writes_done                =       124028   # Number of read requests issued
num_write_row_hits             =        68350   # Number of write row buffer hits
num_act_cmds                   =       311616   # Number of ACT commands
num_pre_cmds                   =       311585   # Number of PRE commands
num_ondemand_pres              =       286098   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9504101   # Cyles of rank active rank.0
rank_active_cycles.1           =      9238031   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       495899   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       761969   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1102544   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16854   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6344   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3038   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3219   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4472   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1950   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1859   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3062   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1050   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21095   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           50   # Write cmd latency (cycles)
write_latency[40-59]           =           48   # Write cmd latency (cycles)
write_latency[60-79]           =          145   # Write cmd latency (cycles)
write_latency[80-99]           =          257   # Write cmd latency (cycles)
write_latency[100-119]         =          417   # Write cmd latency (cycles)
write_latency[120-139]         =          670   # Write cmd latency (cycles)
write_latency[140-159]         =         1120   # Write cmd latency (cycles)
write_latency[160-179]         =         1774   # Write cmd latency (cycles)
write_latency[180-199]         =         2511   # Write cmd latency (cycles)
write_latency[200-]            =       117013   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       321494   # Read request latency (cycles)
read_latency[40-59]            =       114676   # Read request latency (cycles)
read_latency[60-79]            =       139756   # Read request latency (cycles)
read_latency[80-99]            =        72867   # Read request latency (cycles)
read_latency[100-119]          =        57163   # Read request latency (cycles)
read_latency[120-139]          =        49205   # Read request latency (cycles)
read_latency[140-159]          =        36122   # Read request latency (cycles)
read_latency[160-179]          =        29539   # Read request latency (cycles)
read_latency[180-199]          =        24105   # Read request latency (cycles)
read_latency[200-]             =       196496   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.19083e+08   # Write energy
read_energy                    =  4.19904e+09   # Read energy
act_energy                     =  8.52581e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38032e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65745e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93056e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76453e+09   # Active standby energy rank.1
average_read_latency           =      142.353   # Average read request latency (cycles)
average_interarrival           =       8.5801   # Average request interarrival latency (cycles)
total_energy                   =  1.86742e+10   # Total energy (pJ)
average_power                  =      1867.42   # Average power (mW)
average_bandwidth              =      9.94521   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125606   # Number of WRITE/WRITEP commands
num_reads_done                 =      1085648   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       818516   # Number of read row buffer hits
num_read_cmds                  =      1085647   # Number of READ/READP commands
num_writes_done                =       125619   # Number of read requests issued
num_write_row_hits             =        71431   # Number of write row buffer hits
num_act_cmds                   =       323234   # Number of ACT commands
num_pre_cmds                   =       323203   # Number of PRE commands
num_ondemand_pres              =       297783   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9397400   # Cyles of rank active rank.0
rank_active_cycles.1           =      9325208   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       602600   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       674792   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1149799   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16044   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6152   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2897   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3168   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4470   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1892   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1863   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2974   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1091   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20950   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           39   # Write cmd latency (cycles)
write_latency[40-59]           =           42   # Write cmd latency (cycles)
write_latency[60-79]           =          113   # Write cmd latency (cycles)
write_latency[80-99]           =          248   # Write cmd latency (cycles)
write_latency[100-119]         =          403   # Write cmd latency (cycles)
write_latency[120-139]         =          656   # Write cmd latency (cycles)
write_latency[140-159]         =          961   # Write cmd latency (cycles)
write_latency[160-179]         =         1525   # Write cmd latency (cycles)
write_latency[180-199]         =         2261   # Write cmd latency (cycles)
write_latency[200-]            =       119355   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       314269   # Read request latency (cycles)
read_latency[40-59]            =       115452   # Read request latency (cycles)
read_latency[60-79]            =       140094   # Read request latency (cycles)
read_latency[80-99]            =        74248   # Read request latency (cycles)
read_latency[100-119]          =        58407   # Read request latency (cycles)
read_latency[120-139]          =        51061   # Read request latency (cycles)
read_latency[140-159]          =        38615   # Read request latency (cycles)
read_latency[160-179]          =        31525   # Read request latency (cycles)
read_latency[180-199]          =        25725   # Read request latency (cycles)
read_latency[200-]             =       236245   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.27025e+08   # Write energy
read_energy                    =  4.37733e+09   # Read energy
act_energy                     =  8.84368e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.89248e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    3.239e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86398e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81893e+09   # Active standby energy rank.1
average_read_latency           =      164.556   # Average read request latency (cycles)
average_interarrival           =      8.25559   # Average request interarrival latency (cycles)
total_energy                   =  1.88894e+10   # Total energy (pJ)
average_power                  =      1888.94   # Average power (mW)
average_bandwidth              =      10.3361   # Average bandwidth
