!SESSION 2024-11-08 12:10:35.277 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=es_CL
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject

!ENTRY org.eclipse.ui 4 4 2024-11-08 12:10:39.060
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY org.eclipse.ui 4 4 2024-11-08 12:10:39.696
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:46.730
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:46.730
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:46.742
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.040
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.040
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.041
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.041
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.051
!MESSAGE XSCT Command: [setws C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.053
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2020.1/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:10:47.084
!MESSAGE XSCT command with result: [setws C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 12:11:21.852
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2020.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:35.317
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.433
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.474
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.487
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.636
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.651
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.690
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:37.693
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Nov  8 11:55:15 2024",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:42.499
!MESSAGE XSCT Command: [platform create -name {InterrupsV1_Hard} -hw {C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vivado\ProjectoV02\BDv1_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2024-11-08 12:11:42.646
!MESSAGE Indexed 'InterrupsV1_Hard' (0 sources, 0 headers) in 0,002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:11:59.845
!MESSAGE XSCT command with result: [platform create -name {InterrupsV1_Hard} -hw {C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vivado\ProjectoV02\BDv1_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject};platform write], Result: [null, Successfully saved  the platform at "C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:00.112
!MESSAGE XSCT Command: [platform read {C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\platform.spr}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:00.122
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: Worker-9: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:03.280
!MESSAGE XSCT command with result: [platform read {C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\platform.spr}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:03.281
!MESSAGE XSCT Command: [platform active {InterrupsV1_Hard}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:03.281
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, ]. Thread: Worker-9: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:03.282
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:03.284
!MESSAGE XSCT command with result: [platform active {InterrupsV1_Hard}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:03.320
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper6720087910515573174/BDv1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.659
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.670
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.672
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.707
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750400,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750404,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750408,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750416,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750420,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750424,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.710
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.749
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750400,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750404,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750408,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750416,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750420,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750424,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.770
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.775
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Nov  8 11:55:15 2024",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.794
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:12:12.811
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:34.023
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:34.082
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:34.092
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:35.791
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:35.792
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:35.803
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:36.017
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.710
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.712
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.723
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.725
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.742
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.745
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:37.753
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:49.958
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:49.964
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.196
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.204
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.205
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.209
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.841
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.858
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.860
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.865
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.866
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.872
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.874
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.877
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_timer_0 axi_timer_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.878
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.887
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, {"axi_timer_0": {"name": "tmrctr",
"ver": "4.6",
},
"axi_timer_1": {"name": "tmrctr",
"ver": "4.6",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:52.889
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.063
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"tmrctr_v4_6": {"name": "tmrctr",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"tmrctr_v4_6": {"name": "tmrctr",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrps_v1_1": {"name": "ddrps",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"usbps_v2_5": {"name": "usbps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sdps_v3_9": {"name": "sdps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpiops_v3_7": {"name": "gpiops",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"devcfg_v3_6": {"name": "devcfg",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"xadcps_v2_4": {"name": "xadcps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scutimer_v2_2": {"name": "scutimer",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scuwdt_v2_2": {"name": "scuwdt",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.066
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.071
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.072
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.076
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.115
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.119
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.120
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.122
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.123
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.224
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa -sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.293
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Soft\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.333
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Soft\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.335
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.341
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Nov  8 11:55:15 2024",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:53.343
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:58.806
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:59.127
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:59.130
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 12:14:59.185
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2024-11-08 12:14:59.619
!MESSAGE Indexed 'InterrupsV1_Soft' (0 sources, 0 headers) in 0,001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY org.eclipse.cdt.core 1 0 2024-11-08 12:14:59.622
!MESSAGE Indexed 'InterrupsV1_Soft_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:59.936
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:14:59.964
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/MIPC~1/AppData/Local/Temp/hwspec_BDv1_wrapper8900561852285784338/BDv1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:16:05.623
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:16:05.636
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:16:05.637
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:16:05.652
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 12:16:05.654
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:16:05.657
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:16:05.663
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:19:59.442
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:19:59.449
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:19:59.450
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:19:59.455
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 12:19:59.455
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:19:59.457
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:19:59.460
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-0: Build Project
!SESSION 2024-11-08 12:41:08.741 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=es_CL
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2024-11-08 12:41:14.284
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:18.597
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:18.597
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:18.615
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:18.660
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:18.664
!MESSAGE XSCT Command: [setws C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:18.666
!MESSAGE XSCT command with result: [setws C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:23.983
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:25.060
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:25.063
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 12:41:25.066
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2020.1/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:15.532
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.137
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.157
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.177
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.178
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.193
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:23:18.199
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.216
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:23:18.222
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:31:58.924
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:31:58.935
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:31:58.936
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:31:58.943
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:31:58.944
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:31:58.947
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:31:58.952
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:32:45.985
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:32:45.994
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:32:45.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:32:46.002
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:32:46.003
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:32:46.005
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:32:46.009
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:33:43.955
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:33:43.971
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:33:43.972
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:33:43.979
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:33:43.980
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:33:43.982
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:33:43.989
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:34:54.116
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:34:54.124
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:34:54.125
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:34:54.135
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:34:54.136
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:34:54.138
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:34:54.142
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY org.eclipse.launchbar.core 2 0 2024-11-08 14:36:54.965
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-11-08 14:36:54.967
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-11-08 14:36:54.967
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:01.039
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:01.046
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Nov  8 11:55:15 2024",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:20.251
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:20.273
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:23.951
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:23.962
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:23.963
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:24.005
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:37:24.006
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:24.008
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:24.012
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.828
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.841
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.843
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.894
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750400,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750404,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750408,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750416,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750420,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750424,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.900
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.940
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.944
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.957
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.958
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.967
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.968
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.976
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.977
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.981
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.982
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.993
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:33.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.000
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.001
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.010
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.011
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.055
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750400,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750404,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750408,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750416,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750420,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750424,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.058
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.082
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.083
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.087
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.090
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.093
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.094
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.097
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.098
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.121
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.122
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.126
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.127
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.131
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.173
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.177
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_timer_0 axi_timer_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.180
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa bit], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.184
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa bit], Result: [null, BDv1_wrapper.bit]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:34.185
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:36.827
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:36.831
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:40.115
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:43.117
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:46.126
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:46.129
!MESSAGE XSCT Command: [version -server], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:46.170
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:46.171
!MESSAGE XSCT Command: [version], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:46.173
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:46.181
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:49.191
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:52.204
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:37:55.214
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-29: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:38:58.056
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:38:58.069
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:38:58.071
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:01.100
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:04.108
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:07.126
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:07.128
!MESSAGE XSCT Command: [version -server], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:07.130
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:07.131
!MESSAGE XSCT Command: [version], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:07.141
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:07.142
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:10.151
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:13.154
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:39:16.180
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:16.486
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:16.493
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:16.494
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:19.518
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:22.533
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:25.549
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:25.550
!MESSAGE XSCT Command: [version -server], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:25.556
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:25.558
!MESSAGE XSCT Command: [version], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:25.559
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:25.560
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:28.571
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:31.579
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:40:34.592
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null, ]. Thread: Worker-24: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:20.931
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:20.973
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:20.975
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:20.988
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:20.990
!MESSAGE XSCT Command: [version -server], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.010
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.011
!MESSAGE XSCT Command: [version], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.014
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.015
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.026
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.027
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.064
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.077
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.078
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.111
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.114
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.125
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.126
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.159
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.165
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.178
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.178
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.214
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.215
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.226
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.227
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.259
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.262
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.275
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.277
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.312
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.313
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351B3FC62A" && level == 0}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.346
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351B3FC62A" && level == 0}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.347
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.350
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.371
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.372
!MESSAGE XSCT Command: [rst -system], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.527
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:21.528
!MESSAGE XSCT Command: [after 3000], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.538
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.634
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.653
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.654
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.687
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.694
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.696
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.697
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.710
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.711
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error Âcannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.714
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error Âcannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.741
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.742
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.777
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.779
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.782
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-Zybo Z7-210351B3FC62A-4ba00477-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.784
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 3], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.804
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 3], Result: [null, jsn-Zybo Z7-210351B3FC62A-13722093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.811
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC62A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.875
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC62A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:24.877
!MESSAGE XSCT Command: [fpga -file C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/bitstream/BDv1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.156
!MESSAGE XSCT command with result: [fpga -file C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/bitstream/BDv1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.228
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.254
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.256
!MESSAGE XSCT Command: [loadhw -hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.439
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, BDv1_wrapper]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.440
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.446
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.447
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.462
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.462
!MESSAGE XSCT Command: [source C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/psinit/ps7_init.tcl], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.468
!MESSAGE XSCT command with result: [source C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:26.469
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.328
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.329
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.407
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.408
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.422
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.424
!MESSAGE XSCT Command: [dow C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/Debug/InterrupsV1_Soft.elf], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.661
!MESSAGE XSCT command with result: [dow C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/Debug/InterrupsV1_Soft.elf], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.662
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.719
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.930
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.955
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:27.956
!MESSAGE XSCT Command: [con], Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:41:28.019
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-14: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:07.666
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-693

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:07.674
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-693

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:13.090
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:15.575
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:15.576
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:15.589
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 14:48:15.590
!MESSAGE Generating MD5 hash for file: C:\Users\Mi\SEP2024_local\JuegoRitmoFPGA\src\Vitis\InterruptsProject\InterrupsV1_Hard\export\InterrupsV1_Hard\sw\InterrupsV1_Hard\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:15.592
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:15.597
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/sw/InterrupsV1_Hard/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:46.621
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:48.988
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:48.989
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.283
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A (closed)]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.284
!MESSAGE XSCT Command: [version -server], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.287
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.288
!MESSAGE XSCT Command: [version], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.289
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.290
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.299
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A (closed)]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:54.300
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A (closed)" && level==1}], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:48:57.330
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A (closed)" && level==1}], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:00.331
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A (closed)" && level==1}], Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:03.379
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A (closed)" && level==1}], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_InterrupsV1_Soft_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.956
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.963
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.965
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.982
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.983
!MESSAGE XSCT Command: [version -server], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.996
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:30.997
!MESSAGE XSCT Command: [version], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.001
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.002
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.019
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.020
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.053
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.054
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.068
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.069
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.098
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.099
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.108
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.109
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.136
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.137
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.149
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.150
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.180
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.181
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.192
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.193
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.223
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.224
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.234
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.235
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.261
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.262
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351B3FC62A" && level == 0}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.291
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351B3FC62A" && level == 0}], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.292
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.294
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.301
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.498
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.500
!MESSAGE XSCT Command: [rst -system], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.720
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:31.721
!MESSAGE XSCT Command: [after 3000], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.735
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.780
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.813
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351B3FC62A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.814
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.851
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.852
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC62A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.923
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC62A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC62A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:34.924
!MESSAGE XSCT Command: [fpga -file C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/bitstream/BDv1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.212
!MESSAGE XSCT command with result: [fpga -file C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/bitstream/BDv1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.291
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.330
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.331
!MESSAGE XSCT Command: [loadhw -hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.516
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Hard/export/InterrupsV1_Hard/hw/BDv1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, BDv1_wrapper_0]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.517
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.520
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.524
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.539
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.541
!MESSAGE XSCT Command: [source C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/psinit/ps7_init.tcl], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.546
!MESSAGE XSCT command with result: [source C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:36.547
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.362
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.364
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.391
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.392
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.407
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.408
!MESSAGE XSCT Command: [dow C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/Debug/InterrupsV1_Soft.elf], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.683
!MESSAGE XSCT command with result: [dow C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject/InterrupsV1_Soft/Debug/InterrupsV1_Soft.elf], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.685
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.773
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.873
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.889
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.891
!MESSAGE XSCT Command: [con], Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:49:37.934
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-32: Launching Debugger_InterrupsV1_Soft-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:50:53.162
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-764

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 14:50:53.168
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-764
!SESSION 2024-11-08 16:03:35.227 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=es_CL
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2024-11-08 16:03:42.670
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-11-08 16:03:42.679
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-11-08 16:03:42.681
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2024-11-08 16:03:43.140
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 16:03:47.282
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 16:03:47.283
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 16:03:47.297
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 16:03:47.299
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 16:03:47.301
!MESSAGE XSCT Command: [setws C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 16:03:47.303
!MESSAGE XSCT command with result: [setws C:/Users/Mi/SEP2024_local/JuegoRitmoFPGA/src/Vitis/InterruptsProject], Result: [null, ]. Thread: Thread-12
