/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:11:35 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 61
# Timing Graph Levels: 76

#Path 1
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6].Q[0] (dffre at (27,27) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[6] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6].C[0] (dffre at (27,27))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6].Q[0] (dffre at (27,27)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:570402 side: (TOP,) (27,27,0))                                                                    0.000     0.808
| (CHANX:1110794 L4 length:4 (27,27,0-> (30,27,0))                                                        0.119     0.927
| (IPIN:554176 side: (TOP,) (28,27,0))                                                                    0.101     1.028
| (intra 'bram' routing)                                                                                  0.000     1.028
$delete_wire$131904.WDATA_B1[6] (RS_TDP36K at (28,26))                                                    0.000     1.028
data arrival time                                                                                                   1.028

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.028
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.008


#Path 2
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1].Q[0] (dffre at (26,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[1] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1].C[0] (dffre at (26,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1].Q[0] (dffre at (26,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:461506 side: (TOP,) (26,20,0))                                                                    0.000     0.808
| (CHANX:1082282 L4 length:4 (26,20,0-> (29,20,0))                                                        0.119     0.927
| (IPIN:462339 side: (TOP,) (28,20,0))                                                                    0.101     1.028
| (intra 'bram' routing)                                                                                  0.000     1.028
$delete_wire$131864.WDATA_B1[1] (RS_TDP36K at (28,20))                                                    0.000     1.028
data arrival time                                                                                                   1.028

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.028
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.008


#Path 3
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[4] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4].C[0] (dffre at (29,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4].Q[0] (dffre at (29,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524688 side: (TOP,) (29,24,0))                                                                    0.000     0.808
| (CHANX:1098561 L4 length:4 (29,24,0-> (26,24,0))                                                        0.119     0.927
| (IPIN:508304 side: (TOP,) (28,24,0))                                                                    0.101     1.028
| (intra 'bram' routing)                                                                                  0.000     1.028
$delete_wire$131784.WDATA_B1[4] (RS_TDP36K at (28,23))                                                    0.000     1.028
data arrival time                                                                                                   1.028

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.028
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.008


#Path 4
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3].Q[0] (dffre at (27,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[3] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3].C[0] (dffre at (27,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3].Q[0] (dffre at (27,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:461657 side: (TOP,) (27,20,0))                                                                    0.000     0.808
| (CHANX:1082346 L4 length:4 (27,20,0-> (30,20,0))                                                        0.119     0.927
| (IPIN:462338 side: (TOP,) (28,20,0))                                                                    0.101     1.028
| (intra 'bram' routing)                                                                                  0.000     1.028
$delete_wire$131864.WDATA_B1[3] (RS_TDP36K at (28,20))                                                    0.000     1.028
data arrival time                                                                                                   1.028

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.028
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.008


#Path 5
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].Q[0] (dffre at (30,22) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[9] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].C[0] (dffre at (30,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].Q[0] (dffre at (30,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:492580 side: (TOP,) (30,22,0))                                                                    0.000     0.808
| (CHANX:1090475 L4 length:4 (30,22,0-> (27,22,0))                                                        0.119     0.927
| (IPIN:462531 side: (TOP,) (28,22,0))                                                                    0.101     1.028
| (intra 'bram' routing)                                                                                  0.000     1.028
$delete_wire$131864.WDATA_B1[9] (RS_TDP36K at (28,20))                                                    0.000     1.028
data arrival time                                                                                                   1.028

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.028
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.008


#Path 6
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11].Q[0] (dffre at (30,25) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[11] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11].C[0] (dffre at (30,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11].Q[0] (dffre at (30,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538448 side: (TOP,) (30,25,0))                                                                     0.000     0.808
| (CHANX:1102667 L4 length:4 (30,25,0-> (27,25,0))                                                         0.119     0.927
| (IPIN:508399 side: (TOP,) (28,25,0))                                                                     0.101     1.028
| (intra 'bram' routing)                                                                                   0.000     1.028
$delete_wire$131784.WDATA_B1[11] (RS_TDP36K at (28,23))                                                    0.000     1.028
data arrival time                                                                                                    1.028

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.028
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.008


#Path 7
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11].Q[0] (dffre at (27,28) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[11] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11].C[0] (dffre at (27,28))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11].Q[0] (dffre at (27,28)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:584029 side: (RIGHT,) (27,28,0))                                                                   0.000     0.808
| (CHANY:1262656 L4 length:4 (27,28,0-> (27,31,0))                                                         0.119     0.927
| (CHANX:1114896 L1 length:1 (28,28,0-> (28,28,0))                                                         0.061     0.988
| (IPIN:554265 side: (TOP,) (28,28,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131904.WDATA_B1[11] (RS_TDP36K at (28,26))                                                    0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.069


#Path 8
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0].Q[0] (dffre at (29,23) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[0] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0].C[0] (dffre at (29,23))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0].Q[0] (dffre at (29,23)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:508557 side: (TOP,) (29,23,0))                                                                    0.000     0.808
| (CHANX:1094475 L4 length:4 (29,23,0-> (26,23,0))                                                        0.119     0.927
| (CHANY:1265199 L1 length:1 (28,23,0-> (28,23,0))                                                        0.061     0.988
| (IPIN:508215 side: (RIGHT,) (28,23,0))                                                                  0.101     1.089
| (intra 'bram' routing)                                                                                  0.000     1.089
$delete_wire$131784.WDATA_B1[0] (RS_TDP36K at (28,23))                                                    0.000     1.089
data arrival time                                                                                                   1.089

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.089
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.069


#Path 9
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18].Q[0] (dffre at (27,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B2[2] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18].C[0] (dffre at (27,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18].Q[0] (dffre at (27,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:461663 side: (TOP,) (27,20,0))                                                                     0.000     0.808
| (CHANX:1082374 L4 length:4 (27,20,0-> (30,20,0))                                                         0.119     0.927
| (IPIN:462322 side: (TOP,) (28,20,0))                                                                     0.101     1.028
| (intra 'bram' routing)                                                                                   0.000     1.028
$delete_wire$131864.WDATA_B2[2] (RS_TDP36K at (28,20))                                                     0.000     1.028
data arrival time                                                                                                    1.028

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.028
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.081


#Path 10
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22].Q[0] (dffre at (27,21) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B2[6] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22].C[0] (dffre at (27,21))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22].Q[0] (dffre at (27,21)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:478672 side: (TOP,) (27,21,0))                                                                     0.000     0.808
| (CHANX:1086422 L4 length:4 (27,21,0-> (30,21,0))                                                         0.119     0.927
| (IPIN:462440 side: (TOP,) (28,21,0))                                                                     0.101     1.028
| (intra 'bram' routing)                                                                                   0.000     1.028
$delete_wire$131864.WDATA_B2[6] (RS_TDP36K at (28,20))                                                     0.000     1.028
data arrival time                                                                                                    1.028

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.028
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.081


#Path 11
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27].Q[0] (dffre at (26,28) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B2[11] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27].C[0] (dffre at (26,28))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27].Q[0] (dffre at (26,28)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:583869 side: (TOP,) (26,28,0))                                                                     0.000     0.808
| (CHANX:1114806 L4 length:4 (26,28,0-> (29,28,0))                                                         0.119     0.927
| (IPIN:554259 side: (TOP,) (28,28,0))                                                                     0.101     1.028
| (intra 'bram' routing)                                                                                   0.000     1.028
$delete_wire$131904.WDATA_B2[11] (RS_TDP36K at (28,26))                                                    0.000     1.028
data arrival time                                                                                                    1.028

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131904.CLK_B2[0] (RS_TDP36K at (28,26))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.028
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.081


#Path 12
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25].Q[0] (dffre at (26,28) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B2[9] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25].C[0] (dffre at (26,28))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25].Q[0] (dffre at (26,28)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:583863 side: (TOP,) (26,28,0))                                                                     0.000     0.808
| (CHANX:1114794 L4 length:4 (26,28,0-> (29,28,0))                                                         0.119     0.927
| (IPIN:554267 side: (TOP,) (28,28,0))                                                                     0.101     1.028
| (intra 'bram' routing)                                                                                   0.000     1.028
$delete_wire$131904.WDATA_B2[9] (RS_TDP36K at (28,26))                                                     0.000     1.028
data arrival time                                                                                                    1.028

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131904.CLK_B2[0] (RS_TDP36K at (28,26))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.028
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.081


#Path 13
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26].Q[0] (dffre at (29,22) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B2[10] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26].C[0] (dffre at (29,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26].Q[0] (dffre at (29,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:492435 side: (TOP,) (29,22,0))                                                                     0.000     0.808
| (CHANX:1090439 L4 length:4 (29,22,0-> (26,22,0))                                                         0.119     0.927
| (IPIN:462514 side: (TOP,) (28,22,0))                                                                     0.101     1.028
| (intra 'bram' routing)                                                                                   0.000     1.028
$delete_wire$131864.WDATA_B2[10] (RS_TDP36K at (28,20))                                                    0.000     1.028
data arrival time                                                                                                    1.028

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.028
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.081


#Path 14
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre at (27,22) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_A1[5] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].C[0] (dffre at (27,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre at (27,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:492293 side: (RIGHT,) (27,22,0))                                                              0.000     0.808
| (CHANY:1262225 L1 length:1 (27,22,0-> (27,22,0))                                                    0.061     0.869
| (CHANX:1086450 L1 length:1 (28,21,0-> (28,21,0))                                                    0.061     0.930
| (CHANY:1265073 L1 length:1 (28,21,0-> (28,21,0))                                                    0.061     0.991
| (IPIN:462466 side: (RIGHT,) (28,21,0))                                                              0.101     1.092
| (intra 'bram' routing)                                                                              0.000     1.092
$delete_wire$131864.ADDR_A1[5] (RS_TDP36K at (28,20))                                                -0.000     1.092
data arrival time                                                                                               1.092

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_A1[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               1.092
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.101


#Path 15
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10].Q[0] (dffre at (29,25) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[10] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10].C[0] (dffre at (29,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10].Q[0] (dffre at (29,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538315 side: (RIGHT,) (29,25,0))                                                                   0.000     0.808
| (CHANY:1268278 L4 length:4 (29,25,0-> (29,28,0))                                                         0.119     0.927
| (CHANX:1102611 L4 length:4 (29,25,0-> (26,25,0))                                                         0.119     1.046
| (IPIN:508382 side: (TOP,) (28,25,0))                                                                     0.101     1.147
| (intra 'bram' routing)                                                                                   0.000     1.147
$delete_wire$131784.WDATA_B1[10] (RS_TDP36K at (28,23))                                                    0.000     1.147
data arrival time                                                                                                    1.147

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.147
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.127


#Path 16
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12].Q[0] (dffre at (30,25) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[12] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12].C[0] (dffre at (30,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12].Q[0] (dffre at (30,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538454 side: (TOP,) (30,25,0))                                                                     0.000     0.808
| (CHANX:1102679 L4 length:4 (30,25,0-> (27,25,0))                                                         0.119     0.927
| (CHANY:1265173 L4 length:4 (28,25,0-> (28,22,0))                                                         0.119     1.046
| (IPIN:508222 side: (RIGHT,) (28,23,0))                                                                   0.101     1.147
| (intra 'bram' routing)                                                                                   0.000     1.147
$delete_wire$131784.WDATA_B1[12] (RS_TDP36K at (28,23))                                                    0.000     1.147
data arrival time                                                                                                    1.147

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.147
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.127


#Path 17
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[5] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5].C[0] (dffre at (29,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5].Q[0] (dffre at (29,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524691 side: (TOP,) (29,24,0))                                                                    0.000     0.808
| (CHANX:1098551 L4 length:4 (29,24,0-> (26,24,0))                                                        0.119     0.927
| (CHANY:1265107 L4 length:4 (28,24,0-> (28,21,0))                                                        0.119     1.046
| (IPIN:508334 side: (RIGHT,) (28,24,0))                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131784.WDATA_B1[5] (RS_TDP36K at (28,23))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 18
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12].Q[0] (dffre at (27,28) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[12] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12].C[0] (dffre at (27,28))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12].Q[0] (dffre at (27,28)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:584023 side: (TOP,) (27,28,0))                                                                     0.000     0.808
| (CHANX:1114876 L4 length:4 (27,28,0-> (30,28,0))                                                         0.119     0.927
| (CHANY:1265383 L4 length:4 (28,28,0-> (28,25,0))                                                         0.119     1.046
| (IPIN:554086 side: (RIGHT,) (28,26,0))                                                                   0.101     1.147
| (intra 'bram' routing)                                                                                   0.000     1.147
$delete_wire$131904.WDATA_B1[12] (RS_TDP36K at (28,26))                                                    0.000     1.147
data arrival time                                                                                                    1.147

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.147
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.127


#Path 19
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7].Q[0] (dffre at (26,21) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[7] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7].C[0] (dffre at (26,21))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7].Q[0] (dffre at (26,21)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:478515 side: (TOP,) (26,21,0))                                                                    0.000     0.808
| (CHANX:1086362 L4 length:4 (26,21,0-> (29,21,0))                                                        0.119     0.927
| (CHANY:1264931 L4 length:4 (28,21,0-> (28,18,0))                                                        0.119     1.046
| (IPIN:462474 side: (RIGHT,) (28,21,0))                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131864.WDATA_B1[7] (RS_TDP36K at (28,20))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 20
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7].Q[0] (dffre at (30,26) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[7] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7].C[0] (dffre at (30,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7].Q[0] (dffre at (30,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:554585 side: (TOP,) (30,26,0))                                                                    0.000     0.808
| (CHANX:1106749 L4 length:4 (30,26,0-> (27,26,0))                                                        0.119     0.927
| (CHANY:1265255 L4 length:4 (28,26,0-> (28,23,0))                                                        0.119     1.046
| (IPIN:508344 side: (RIGHT,) (28,24,0))                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131784.WDATA_B1[7] (RS_TDP36K at (28,23))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 21
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9].Q[0] (dffre at (29,25) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[9] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9].C[0] (dffre at (29,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9].Q[0] (dffre at (29,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:538318 side: (RIGHT,) (29,25,0))                                                                  0.000     0.808
| (CHANY:1268284 L4 length:4 (29,25,0-> (29,28,0))                                                        0.119     0.927
| (CHANX:1102629 L4 length:4 (29,25,0-> (26,25,0))                                                        0.119     1.046
| (IPIN:508394 side: (TOP,) (28,25,0))                                                                    0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131784.WDATA_B1[9] (RS_TDP36K at (28,23))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 22
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5].Q[0] (dffre at (27,21) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[5] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5].C[0] (dffre at (27,21))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5].Q[0] (dffre at (27,21)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:478666 side: (TOP,) (27,21,0))                                                                    0.000     0.808
| (CHANX:1086426 L4 length:4 (27,21,0-> (30,21,0))                                                        0.119     0.927
| (CHANY:1264929 L4 length:4 (28,21,0-> (28,18,0))                                                        0.119     1.046
| (IPIN:462470 side: (RIGHT,) (28,21,0))                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131864.WDATA_B1[5] (RS_TDP36K at (28,20))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 23
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1].Q[0] (dffre at (25,24) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[1] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1].C[0] (dffre at (25,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1].Q[0] (dffre at (25,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524244 side: (RIGHT,) (25,24,0))                                                                  0.000     0.808
| (CHANY:1256570 L4 length:4 (25,24,0-> (25,27,0))                                                        0.119     0.927
| (CHANX:1106690 L4 length:4 (26,26,0-> (29,26,0))                                                        0.119     1.046
| (IPIN:554075 side: (TOP,) (28,26,0))                                                                    0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131904.WDATA_B1[1] (RS_TDP36K at (28,26))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 24
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4].Q[0] (dffre at (25,27) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[4] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4].C[0] (dffre at (25,27))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4].Q[0] (dffre at (25,27)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:570100 side: (TOP,) (25,27,0))                                                                    0.000     0.808
| (CHANX:1110682 L4 length:4 (25,27,0-> (28,27,0))                                                        0.119     0.927
| (CHANX:1110816 L4 length:4 (27,27,0-> (30,27,0))                                                        0.119     1.046
| (IPIN:554172 side: (TOP,) (28,27,0))                                                                    0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131904.WDATA_B1[4] (RS_TDP36K at (28,26))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 25
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5].Q[0] (dffre at (25,27) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[5] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5].C[0] (dffre at (25,27))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5].Q[0] (dffre at (25,27)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:570103 side: (TOP,) (25,27,0))                                                                    0.000     0.808
| (CHANX:1110672 L4 length:4 (25,27,0-> (28,27,0))                                                        0.119     0.927
| (CHANY:1265295 L4 length:4 (28,27,0-> (28,24,0))                                                        0.119     1.046
| (IPIN:554202 side: (RIGHT,) (28,27,0))                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                  0.000     1.147
$delete_wire$131904.WDATA_B1[5] (RS_TDP36K at (28,26))                                                    0.000     1.147
data arrival time                                                                                                   1.147

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.147
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.127


#Path 26
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].Q[0] (dffre at (30,22) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[13] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].C[0] (dffre at (30,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].Q[0] (dffre at (30,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:492586 side: (TOP,) (30,22,0))                                                                     0.000     0.808
| (CHANX:1090487 L4 length:4 (30,22,0-> (27,22,0))                                                         0.119     0.927
| (CHANY:1264981 L4 length:4 (28,22,0-> (28,19,0))                                                         0.119     1.046
| (IPIN:462346 side: (RIGHT,) (28,20,0))                                                                   0.101     1.147
| (intra 'bram' routing)                                                                                   0.000     1.147
$delete_wire$131864.WDATA_B1[13] (RS_TDP36K at (28,20))                                                    0.000     1.147
data arrival time                                                                                                    1.147

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.147
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.127


#Path 27
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].Q[0] (dffre at (26,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[11] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].C[0] (dffre at (26,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].Q[0] (dffre at (26,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:461524 side: (RIGHT,) (26,20,0))                                                                   0.000     0.808
| (CHANY:1259222 L4 length:4 (26,20,0-> (26,23,0))                                                         0.119     0.927
| (CHANX:1090486 L4 length:4 (27,22,0-> (30,22,0))                                                         0.119     1.046
| (IPIN:462522 side: (TOP,) (28,22,0))                                                                     0.101     1.147
| (intra 'bram' routing)                                                                                   0.000     1.147
$delete_wire$131864.WDATA_B1[11] (RS_TDP36K at (28,20))                                                    0.000     1.147
data arrival time                                                                                                    1.147

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.147
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.127


#Path 28
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6].Q[0] (dffre at (29,22) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[6] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6].C[0] (dffre at (29,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6].Q[0] (dffre at (29,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:492429 side: (TOP,) (29,22,0))                                                                    0.000     0.808
| (CHANX:1090571 L1 length:1 (29,22,0-> (29,22,0))                                                        0.061     0.869
| (CHANY:1264995 L4 length:4 (28,22,0-> (28,19,0))                                                        0.119     0.988
| (CHANX:1086455 L1 length:1 (28,21,0-> (28,21,0))                                                        0.061     1.049
| (IPIN:462442 side: (TOP,) (28,21,0))                                                                    0.101     1.150
| (intra 'bram' routing)                                                                                  0.000     1.150
$delete_wire$131864.WDATA_B1[6] (RS_TDP36K at (28,20))                                                    0.000     1.150
data arrival time                                                                                                   1.150

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.150
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.130


#Path 29
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15].Q[0] (dffre at (27,25) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[15] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15].C[0] (dffre at (27,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15].Q[0] (dffre at (27,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538146 side: (TOP,) (27,25,0))                                                                     0.000     0.808
| (CHANX:1102635 L1 length:1 (27,25,0-> (27,25,0))                                                         0.061     0.869
| (CHANY:1259560 L1 length:1 (26,26,0-> (26,26,0))                                                         0.061     0.930
| (CHANX:1106756 L4 length:4 (27,26,0-> (30,26,0))                                                         0.119     1.049
| (IPIN:554070 side: (TOP,) (28,26,0))                                                                     0.101     1.150
| (intra 'bram' routing)                                                                                   0.000     1.150
$delete_wire$131904.WDATA_B1[15] (RS_TDP36K at (28,26))                                                    0.000     1.150
data arrival time                                                                                                    1.150

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.150
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.130


#Path 30
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[2] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2].C[0] (dffre at (29,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2].Q[0] (dffre at (29,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524685 side: (TOP,) (29,24,0))                                                                    0.000     0.808
| (CHANX:1098699 L1 length:1 (29,24,0-> (29,24,0))                                                        0.061     0.869
| (CHANY:1265123 L4 length:4 (28,24,0-> (28,21,0))                                                        0.119     0.988
| (CHANX:1094583 L1 length:1 (28,23,0-> (28,23,0))                                                        0.061     1.049
| (IPIN:508192 side: (TOP,) (28,23,0))                                                                    0.101     1.150
| (intra 'bram' routing)                                                                                  0.000     1.150
$delete_wire$131784.WDATA_B1[2] (RS_TDP36K at (28,23))                                                    0.000     1.150
data arrival time                                                                                                   1.150

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.150
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.130


#Path 31
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8].Q[0] (dffre at (30,26) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[8] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8].C[0] (dffre at (30,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8].Q[0] (dffre at (30,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:554582 side: (TOP,) (30,26,0))                                                                    0.000     0.808
| (CHANX:1106902 L1 length:1 (30,26,0-> (30,26,0))                                                        0.061     0.869
| (CHANY:1271221 L1 length:1 (30,26,0-> (30,26,0))                                                        0.061     0.930
| (CHANX:1102685 L4 length:4 (30,25,0-> (27,25,0))                                                        0.119     1.049
| (IPIN:508379 side: (TOP,) (28,25,0))                                                                    0.101     1.150
| (intra 'bram' routing)                                                                                  0.000     1.150
$delete_wire$131784.WDATA_B1[8] (RS_TDP36K at (28,23))                                                    0.000     1.150
data arrival time                                                                                                   1.150

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.150
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.130


#Path 32
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[3] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3].C[0] (dffre at (29,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3].Q[0] (dffre at (29,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524694 side: (TOP,) (29,24,0))                                                                    0.000     0.808
| (CHANX:1098716 L1 length:1 (29,24,0-> (29,24,0))                                                        0.061     0.869
| (CHANY:1268187 L1 length:1 (29,24,0-> (29,24,0))                                                        0.061     0.930
| (CHANX:1094487 L4 length:4 (29,23,0-> (26,23,0))                                                        0.119     1.049
| (IPIN:508198 side: (TOP,) (28,23,0))                                                                    0.101     1.150
| (intra 'bram' routing)                                                                                  0.000     1.150
$delete_wire$131784.WDATA_B1[3] (RS_TDP36K at (28,23))                                                    0.000     1.150
data arrival time                                                                                                   1.150

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.150
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.130


#Path 33
Startpoint: d_in3[28].Q[0] (dffre at (29,22) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28].D[0] (dffre at (29,22) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[28].C[0] (dffre at (29,22))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[28].Q[0] (dffre at (29,22)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6765_.in[0] (.names at (29,22))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6765_.out[0] (.names at (29,22))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28].D[0] (dffre at (29,22))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28].C[0] (dffre at (29,22))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 34
Startpoint: design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5].Q[0] (dffre at (31,23) clocked by clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance326.data_out[5].D[0] (dffre at (31,23) clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5].C[0] (dffre at (31,23))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                  0.029     0.808
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5].Q[0] (dffre at (31,23)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                        0.066     0.874
$abc$128410$abc$64559$li644_li644.in[4] (.names at (31,23))                                                    0.000     0.874
| (primitive '.names' combinational delay)                                                                     0.017     0.892
$abc$128410$abc$64559$li644_li644.out[0] (.names at (31,23))                                                   0.000     0.892
| (intra 'clb' routing)                                                                                        0.000     0.892
design195_5_10_inst.mod_n_counter_instance326.data_out[5].D[0] (dffre at (31,23))                              0.000     0.892
data arrival time                                                                                                        0.892

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.mod_n_counter_instance326.data_out[5].C[0] (dffre at (31,23))                              0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        0.892
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.141


#Path 35
Startpoint: d_in3[4].Q[0] (dffre at (27,29) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4].D[0] (dffre at (27,29) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
d_in3[4].C[0] (dffre at (27,29))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
d_in3[4].Q[0] (dffre at (27,29)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                   0.066     0.874
$abc$128410$abc$64559$new_n6813_.in[0] (.names at (27,29))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                                0.017     0.892
$abc$128410$abc$64559$new_n6813_.out[0] (.names at (27,29))                                               0.000     0.892
| (intra 'clb' routing)                                                                                   0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4].D[0] (dffre at (27,29))                       0.000     0.892
data arrival time                                                                                                   0.892

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4].C[0] (dffre at (27,29))                       0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                           -0.028     0.751
data required time                                                                                                  0.751
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.751
data arrival time                                                                                                   0.892
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.141


#Path 36
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4].Q[0] (dffre at (19,23) clocked by clk)
Endpoint  : design195_5_10_inst.large_mux_instance542.data_out_reg[4].D[0] (dffre at (19,23) clocked by clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                               0.779     0.779
| (inter-block routing:global net)                                                                                   0.000     0.779
| (intra 'clb' routing)                                                                                              0.000     0.779
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4].C[0] (dffre at (19,23))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                        0.029     0.808
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4].Q[0] (dffre at (19,23)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                              0.066     0.874
$abc$128410$abc$70562$li044_li044.in[0] (.names at (19,23))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                                                           0.017     0.892
$abc$128410$abc$70562$li044_li044.out[0] (.names at (19,23))                                                         0.000     0.892
| (intra 'clb' routing)                                                                                              0.000     0.892
design195_5_10_inst.large_mux_instance542.data_out_reg[4].D[0] (dffre at (19,23))                                    0.000     0.892
data arrival time                                                                                                              0.892

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                               0.779     0.779
| (inter-block routing:global net)                                                                                   0.000     0.779
| (intra 'clb' routing)                                                                                              0.000     0.779
design195_5_10_inst.large_mux_instance542.data_out_reg[4].C[0] (dffre at (19,23))                                    0.000     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.892
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.141


#Path 37
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].Q[0] (dffre at (18,22) clocked by clk)
Endpoint  : design195_5_10_inst.large_mux_instance542.data_out_reg[11].D[0] (dffre at (18,22) clocked by clk)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                0.779     0.779
| (inter-block routing:global net)                                                                                    0.000     0.779
| (intra 'clb' routing)                                                                                               0.000     0.779
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].C[0] (dffre at (18,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                         0.029     0.808
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].Q[0] (dffre at (18,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                               0.066     0.874
$abc$128410$abc$70562$li058_li058.in[0] (.names at (18,22))                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                            0.017     0.892
$abc$128410$abc$70562$li058_li058.out[0] (.names at (18,22))                                                          0.000     0.892
| (intra 'clb' routing)                                                                                               0.000     0.892
design195_5_10_inst.large_mux_instance542.data_out_reg[11].D[0] (dffre at (18,22))                                    0.000     0.892
data arrival time                                                                                                               0.892

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                0.779     0.779
| (inter-block routing:global net)                                                                                    0.000     0.779
| (intra 'clb' routing)                                                                                               0.000     0.779
design195_5_10_inst.large_mux_instance542.data_out_reg[11].C[0] (dffre at (18,22))                                    0.000     0.779
clock uncertainty                                                                                                     0.000     0.779
cell hold time                                                                                                       -0.028     0.751
data required time                                                                                                              0.751
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.751
data arrival time                                                                                                               0.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     0.141


#Path 38
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[2].Q[0] (dffre at (29,26) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance108.rd_addr[3].D[0] (dffre at (29,26) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[2].C[0] (dffre at (29,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[2].Q[0] (dffre at (29,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.066     0.874
$abc$128410$abc$64559$li085_li085.in[3] (.names at (29,26))                                           0.000     0.874
| (primitive '.names' combinational delay)                                                            0.017     0.892
$abc$128410$abc$64559$li085_li085.out[0] (.names at (29,26))                                          0.000     0.892
| (intra 'clb' routing)                                                                               0.000     0.892
design195_5_10_inst.memory_cntrl_instance108.rd_addr[3].D[0] (dffre at (29,26))                       0.000     0.892
data arrival time                                                                                               0.892

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[3].C[0] (dffre at (29,26))                       0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                       -0.028     0.751
data required time                                                                                              0.751
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.751
data arrival time                                                                                               0.892
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.141


#Path 39
Startpoint: d_in3[29].Q[0] (dffre at (26,21) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29].D[0] (dffre at (26,21) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[29].C[0] (dffre at (26,21))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[29].Q[0] (dffre at (26,21)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6763_.in[0] (.names at (26,21))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6763_.out[0] (.names at (26,21))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29].D[0] (dffre at (26,21))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29].C[0] (dffre at (26,21))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 40
Startpoint: d_in3[20].Q[0] (dffre at (27,20) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].D[0] (dffre at (27,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[20].C[0] (dffre at (27,20))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[20].Q[0] (dffre at (27,20)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6781_.in[0] (.names at (27,20))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6781_.out[0] (.names at (27,20))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].D[0] (dffre at (27,20))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].C[0] (dffre at (27,20))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 41
Startpoint: d_in3[16].Q[0] (dffre at (24,19) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16].D[0] (dffre at (24,19) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[16].C[0] (dffre at (24,19))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[16].Q[0] (dffre at (24,19)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6789_.in[0] (.names at (24,19))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6789_.out[0] (.names at (24,19))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16].D[0] (dffre at (24,19))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16].C[0] (dffre at (24,19))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 42
Startpoint: design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre at (26,22) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1].D[0] (dffre at (26,22) clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].C[0] (dffre at (26,22))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                  0.029     0.808
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre at (26,22)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                                        0.066     0.874
$abc$128410$auto_86780.in[3] (.names at (26,22))                                                               0.000     0.874
| (primitive '.names' combinational delay)                                                                     0.017     0.892
$abc$128410$auto_86780.out[0] (.names at (26,22))                                                              0.000     0.892
| (intra 'clb' routing)                                                                                        0.000     0.892
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1].D[0] (dffre at (26,22))                       0.000     0.892
data arrival time                                                                                                        0.892

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1].C[0] (dffre at (26,22))                       0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        0.892
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.141


#Path 43
Startpoint: d_in3[17].Q[0] (dffre at (29,19) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17].D[0] (dffre at (29,19) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[17].C[0] (dffre at (29,19))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[17].Q[0] (dffre at (29,19)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6787_.in[0] (.names at (29,19))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6787_.out[0] (.names at (29,19))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17].D[0] (dffre at (29,19))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17].C[0] (dffre at (29,19))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 44
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[7].Q[0] (dffre at (27,29) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0].D[0] (dffre at (27,29) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[7].C[0] (dffre at (27,29))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[7].Q[0] (dffre at (27,29)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                                   0.066     0.874
$abc$128410$abc$64559$new_n6821_.in[1] (.names at (27,29))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                                0.017     0.892
$abc$128410$abc$64559$new_n6821_.out[0] (.names at (27,29))                                               0.000     0.892
| (intra 'clb' routing)                                                                                   0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0].D[0] (dffre at (27,29))                       0.000     0.892
data arrival time                                                                                                   0.892

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0].C[0] (dffre at (27,29))                       0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                           -0.028     0.751
data required time                                                                                                  0.751
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.751
data arrival time                                                                                                   0.892
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.141


#Path 45
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2].Q[0] (dffre at (22,22) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance322.data_out[11].D[0] (dffre at (22,22) clocked by clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                               0.779     0.779
| (inter-block routing:global net)                                                                                   0.000     0.779
| (intra 'clb' routing)                                                                                              0.000     0.779
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2].C[0] (dffre at (22,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                        0.029     0.808
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2].Q[0] (dffre at (22,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                              0.066     0.874
$abc$128410$abc$64559$li279_li279.in[5] (.names at (22,22))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                                                           0.017     0.892
$abc$128410$abc$64559$li279_li279.out[0] (.names at (22,22))                                                         0.000     0.892
| (intra 'clb' routing)                                                                                              0.000     0.892
design195_5_10_inst.encoder_instance322.data_out[11].D[0] (dffre at (22,22))                                         0.000     0.892
data arrival time                                                                                                              0.892

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                               0.779     0.779
| (inter-block routing:global net)                                                                                   0.000     0.779
| (intra 'clb' routing)                                                                                              0.000     0.779
design195_5_10_inst.encoder_instance322.data_out[11].C[0] (dffre at (22,22))                                         0.000     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.892
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.141


#Path 46
Startpoint: d_in3[24].Q[0] (dffre at (27,21) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].D[0] (dffre at (27,21) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[24].C[0] (dffre at (27,21))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[24].Q[0] (dffre at (27,21)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6773_.in[0] (.names at (27,21))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6773_.out[0] (.names at (27,21))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].D[0] (dffre at (27,21))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].C[0] (dffre at (27,21))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 47
Startpoint: d_in3[11].Q[0] (dffre at (26,20) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].D[0] (dffre at (26,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[11].C[0] (dffre at (26,20))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[11].Q[0] (dffre at (26,20)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6799_.in[0] (.names at (26,20))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.017     0.892
$abc$128410$abc$64559$new_n6799_.out[0] (.names at (26,20))                                                0.000     0.892
| (intra 'clb' routing)                                                                                    0.000     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].D[0] (dffre at (26,20))                       0.000     0.892
data arrival time                                                                                                    0.892

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].C[0] (dffre at (26,20))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 48
Startpoint: design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre at (26,22) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3].D[0] (dffre at (26,22) clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].C[0] (dffre at (26,22))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                  0.029     0.808
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre at (26,22)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                                        0.066     0.874
$abc$128410$auto_86784.in[1] (.names at (26,22))                                                               0.000     0.874
| (primitive '.names' combinational delay)                                                                     0.017     0.892
$abc$128410$auto_86784.out[0] (.names at (26,22))                                                              0.000     0.892
| (intra 'clb' routing)                                                                                        0.000     0.892
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3].D[0] (dffre at (26,22))                       0.000     0.892
data arrival time                                                                                                        0.892

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3].C[0] (dffre at (26,22))                       0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        0.892
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.141


#Path 49
Startpoint: design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre at (26,22) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4].D[0] (dffre at (26,22) clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].C[0] (dffre at (26,22))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                  0.029     0.808
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre at (26,22)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                                        0.066     0.874
$abc$128410$auto_86786.in[2] (.names at (26,22))                                                               0.000     0.874
| (primitive '.names' combinational delay)                                                                     0.017     0.892
$abc$128410$auto_86786.out[0] (.names at (26,22))                                                              0.000     0.892
| (intra 'clb' routing)                                                                                        0.000     0.892
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4].D[0] (dffre at (26,22))                       0.000     0.892
data arrival time                                                                                                        0.892

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4].C[0] (dffre at (26,22))                       0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        0.892
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.141


#Path 50
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16].Q[0] (dffre at (27,25) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B2[0] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16].C[0] (dffre at (27,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16].Q[0] (dffre at (27,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538155 side: (TOP,) (27,25,0))                                                                     0.000     0.808
| (CHANX:1102668 L4 length:4 (27,25,0-> (30,25,0))                                                         0.119     0.927
| (CHANY:1265398 L1 length:1 (28,26,0-> (28,26,0))                                                         0.061     0.988
| (IPIN:554087 side: (RIGHT,) (28,26,0))                                                                   0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131904.WDATA_B2[0] (RS_TDP36K at (28,26))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131904.CLK_B2[0] (RS_TDP36K at (28,26))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 51
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18].Q[0] (dffre at (30,24) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B2[2] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18].C[0] (dffre at (30,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18].Q[0] (dffre at (30,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:524857 side: (RIGHT,) (30,24,0))                                                                   0.000     0.808
| (CHANY:1271101 L1 length:1 (30,24,0-> (30,24,0))                                                         0.061     0.869
| (CHANX:1094549 L4 length:4 (30,23,0-> (27,23,0))                                                         0.119     0.988
| (IPIN:508187 side: (TOP,) (28,23,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131784.WDATA_B2[2] (RS_TDP36K at (28,23))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B2[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 52
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24].Q[0] (dffre at (30,26) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B2[8] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24].C[0] (dffre at (30,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24].Q[0] (dffre at (30,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:554588 side: (RIGHT,) (30,26,0))                                                                   0.000     0.808
| (CHANY:1271211 L1 length:1 (30,26,0-> (30,26,0))                                                         0.061     0.869
| (CHANX:1102695 L4 length:4 (30,25,0-> (27,25,0))                                                         0.119     0.988
| (IPIN:508383 side: (TOP,) (28,25,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131784.WDATA_B2[8] (RS_TDP36K at (28,23))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B2[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 53
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].Q[0] (dffre at (27,21) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B2[8] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].C[0] (dffre at (27,21))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].Q[0] (dffre at (27,21)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:478678 side: (RIGHT,) (27,21,0))                                                                   0.000     0.808
| (CHANY:1262186 L4 length:4 (27,21,0-> (27,24,0))                                                         0.119     0.927
| (CHANX:1090512 L1 length:1 (28,22,0-> (28,22,0))                                                         0.061     0.988
| (IPIN:462513 side: (TOP,) (28,22,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131864.WDATA_B2[8] (RS_TDP36K at (28,20))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 54
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20].Q[0] (dffre at (31,25) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B2[4] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20].C[0] (dffre at (31,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20].Q[0] (dffre at (31,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538611 side: (RIGHT,) (31,25,0))                                                                   0.000     0.808
| (CHANY:1274059 L1 length:1 (31,25,0-> (31,25,0))                                                         0.061     0.869
| (CHANX:1098695 L4 length:4 (31,24,0-> (28,24,0))                                                         0.119     0.988
| (IPIN:508310 side: (TOP,) (28,24,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131784.WDATA_B2[4] (RS_TDP36K at (28,23))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B2[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 55
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].Q[0] (dffre at (27,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B2[4] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].C[0] (dffre at (27,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].Q[0] (dffre at (27,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:461669 side: (RIGHT,) (27,20,0))                                                                   0.000     0.808
| (CHANY:1262122 L4 length:4 (27,20,0-> (27,23,0))                                                         0.119     0.927
| (CHANX:1086448 L1 length:1 (28,21,0-> (28,21,0))                                                         0.061     0.988
| (IPIN:462439 side: (TOP,) (28,21,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131864.WDATA_B2[4] (RS_TDP36K at (28,20))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 56
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].Q[0] (dffre at (27,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B2[3] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].C[0] (dffre at (27,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].Q[0] (dffre at (27,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:461672 side: (RIGHT,) (27,20,0))                                                                   0.000     0.808
| (CHANY:1262128 L4 length:4 (27,20,0-> (27,23,0))                                                         0.119     0.927
| (CHANX:1082400 L1 length:1 (28,20,0-> (28,20,0))                                                         0.061     0.988
| (IPIN:462329 side: (TOP,) (28,20,0))                                                                     0.101     1.089
| (intra 'bram' routing)                                                                                   0.000     1.089
$delete_wire$131864.WDATA_B2[3] (RS_TDP36K at (28,20))                                                     0.000     1.089
data arrival time                                                                                                    1.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.168     0.947
data required time                                                                                                   0.947
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.947
data arrival time                                                                                                    1.089
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.142


#Path 57
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre at (29,26) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_A1[9] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].C[0] (dffre at (29,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre at (29,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:554436 side: (RIGHT,) (29,26,0))                                                              0.000     0.808
| (CHANY:1268137 L4 length:4 (29,26,0-> (29,23,0))                                                    0.119     0.927
| (CHANX:1090409 L4 length:4 (29,22,0-> (26,22,0))                                                    0.119     1.046
| (IPIN:462526 side: (TOP,) (28,22,0))                                                                0.101     1.147
| (intra 'bram' routing)                                                                              0.000     1.147
$delete_wire$131864.ADDR_A1[9] (RS_TDP36K at (28,20))                                                 0.000     1.147
data arrival time                                                                                               1.147

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_A1[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               1.147
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.156


#Path 58
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre at (29,26) clocked by clk)
Endpoint  : $delete_wire$131904.ADDR_A1[9] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].C[0] (dffre at (29,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre at (29,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:554436 side: (RIGHT,) (29,26,0))                                                              0.000     0.808
| (CHANY:1268344 L4 length:4 (29,26,0-> (29,29,0))                                                    0.119     0.927
| (CHANX:1114813 L4 length:4 (29,28,0-> (26,28,0))                                                    0.119     1.046
| (IPIN:554262 side: (TOP,) (28,28,0))                                                                0.101     1.147
| (intra 'bram' routing)                                                                              0.000     1.147
$delete_wire$131904.ADDR_A1[9] (RS_TDP36K at (28,26))                                                 0.000     1.147
data arrival time                                                                                               1.147

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               1.147
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.156


#Path 59
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[5].Q[0] (dffre at (29,26) clocked by clk)
Endpoint  : $delete_wire$131904.ADDR_A1[10] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[5].C[0] (dffre at (29,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[5].Q[0] (dffre at (29,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:554437 side: (RIGHT,) (29,26,0))                                                              0.000     0.808
| (CHANY:1268346 L4 length:4 (29,26,0-> (29,29,0))                                                    0.119     0.927
| (CHANX:1114819 L4 length:4 (29,28,0-> (26,28,0))                                                    0.119     1.046
| (IPIN:554250 side: (TOP,) (28,28,0))                                                                0.101     1.147
| (intra 'bram' routing)                                                                              0.000     1.147
$delete_wire$131904.ADDR_A1[10] (RS_TDP36K at (28,26))                                                0.000     1.147
data arrival time                                                                                               1.147

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               1.147
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.156


#Path 60
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[1].Q[0] (dffre at (29,26) clocked by clk)
Endpoint  : $delete_wire$131904.ADDR_A1[6] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[1].C[0] (dffre at (29,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[1].Q[0] (dffre at (29,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:554445 side: (RIGHT,) (29,26,0))                                                              0.000     0.808
| (CHANY:1268314 L1 length:1 (29,26,0-> (29,26,0))                                                    0.061     0.869
| (CHANX:1106845 L1 length:1 (29,26,0-> (29,26,0))                                                    0.061     0.930
| (CHANY:1265466 L1 length:1 (28,27,0-> (28,27,0))                                                    0.061     0.991
| (CHANX:1110845 L1 length:1 (28,27,0-> (28,27,0))                                                    0.061     1.052
| (IPIN:554181 side: (TOP,) (28,27,0))                                                                0.101     1.153
| (intra 'bram' routing)                                                                              0.000     1.153
$delete_wire$131904.ADDR_A1[6] (RS_TDP36K at (28,26))                                                 0.000     1.153
data arrival time                                                                                               1.153

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               1.153
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.162


#Path 61
Startpoint: d_in3[23].Q[0] (dffre at (27,21) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23].D[0] (dffre at (27,21) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[23].C[0] (dffre at (27,21))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[23].Q[0] (dffre at (27,21)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6775_.in[0] (.names at (27,21))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6775_.out[0] (.names at (27,21))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23].D[0] (dffre at (27,21))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23].C[0] (dffre at (27,21))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 62
Startpoint: design195_5_10_inst.mod_n_counter_instance545.data_out[22].Q[0] (dffre at (21,25) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22].D[0] (dffre at (21,25) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.mod_n_counter_instance545.data_out[22].C[0] (dffre at (21,25))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.mod_n_counter_instance545.data_out[22].Q[0] (dffre at (21,25)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6608_.in[0] (.names at (21,25))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6608_.out[0] (.names at (21,25))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22].D[0] (dffre at (21,25))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22].C[0] (dffre at (21,25))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 63
Startpoint: design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26].Q[0] (dffre at (21,26) clocked by clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance545.data_out[27].D[0] (dffre at (21,26) clocked by clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                             0.000     0.779
design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26].C[0] (dffre at (21,26))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                       0.029     0.808
design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26].Q[0] (dffre at (21,26)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                             0.066     0.874
$abc$128410$abc$64559$li680_li680.in[4] (.names at (21,26))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                                                          0.039     0.913
$abc$128410$abc$64559$li680_li680.out[0] (.names at (21,26))                                                        0.000     0.913
| (intra 'clb' routing)                                                                                             0.000     0.913
design195_5_10_inst.mod_n_counter_instance545.data_out[27].D[0] (dffre at (21,26))                                  0.000     0.913
data arrival time                                                                                                             0.913

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                             0.000     0.779
design195_5_10_inst.mod_n_counter_instance545.data_out[27].C[0] (dffre at (21,26))                                  0.000     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             0.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.162


#Path 64
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre at (30,22) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].D[0] (dffre at (30,22) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre at (30,22))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre at (30,22)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                                   0.066     0.874
$abc$128410$abc$64559$new_n6803_.in[4] (.names at (30,22))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                                0.039     0.913
$abc$128410$abc$64559$new_n6803_.out[0] (.names at (30,22))                                               0.000     0.913
| (intra 'clb' routing)                                                                                   0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].D[0] (dffre at (30,22))                       0.000     0.913
data arrival time                                                                                                   0.913

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].C[0] (dffre at (30,22))                       0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                           -0.028     0.751
data required time                                                                                                  0.751
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.751
data arrival time                                                                                                   0.913
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.162


#Path 65
Startpoint: d_in3[27].Q[0] (dffre at (29,22) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27].D[0] (dffre at (29,22) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[27].C[0] (dffre at (29,22))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[27].Q[0] (dffre at (29,22)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6767_.in[0] (.names at (29,22))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6767_.out[0] (.names at (29,22))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27].D[0] (dffre at (29,22))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27].C[0] (dffre at (29,22))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 66
Startpoint: d_in3[15].Q[0] (dffre at (24,19) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15].D[0] (dffre at (24,19) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[15].C[0] (dffre at (24,19))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[15].Q[0] (dffre at (24,19)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6791_.in[0] (.names at (24,19))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6791_.out[0] (.names at (24,19))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15].D[0] (dffre at (24,19))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15].C[0] (dffre at (24,19))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 67
Startpoint: d_in3[21].Q[0] (dffre at (29,19) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21].D[0] (dffre at (29,19) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[21].C[0] (dffre at (29,19))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[21].Q[0] (dffre at (29,19)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6779_.in[0] (.names at (29,19))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6779_.out[0] (.names at (29,19))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21].D[0] (dffre at (29,19))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21].C[0] (dffre at (29,19))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 68
Startpoint: d_in3[19].Q[0] (dffre at (27,20) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].D[0] (dffre at (27,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[19].C[0] (dffre at (27,20))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[19].Q[0] (dffre at (27,20)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6783_.in[0] (.names at (27,20))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6783_.out[0] (.names at (27,20))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].D[0] (dffre at (27,20))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].C[0] (dffre at (27,20))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 69
Startpoint: d_in3[31].Q[0] (dffre at (26,21) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31].D[0] (dffre at (26,21) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
d_in3[31].C[0] (dffre at (26,21))                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
d_in3[31].Q[0] (dffre at (26,21)) [clock-to-output]                                                        0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6759_.in[0] (.names at (26,21))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6759_.out[0] (.names at (26,21))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31].D[0] (dffre at (26,21))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31].C[0] (dffre at (26,21))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 70
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre at (30,22) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].D[0] (dffre at (30,22) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre at (30,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre at (30,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.066     0.874
$abc$128410$abc$64559$li122_li122.in[1] (.names at (30,22))                                           0.000     0.874
| (primitive '.names' combinational delay)                                                            0.039     0.913
$abc$128410$abc$64559$li122_li122.out[0] (.names at (30,22))                                          0.000     0.913
| (intra 'clb' routing)                                                                               0.000     0.913
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].D[0] (dffre at (30,22))                       0.000     0.913
data arrival time                                                                                               0.913

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre at (30,22))                       0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                       -0.028     0.751
data required time                                                                                              0.751
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.751
data arrival time                                                                                               0.913
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.162


#Path 71
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre at (30,22) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].D[0] (dffre at (30,22) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre at (30,22))                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre at (30,22)) [clock-to-output]          0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$new_n6795_.in[4] (.names at (30,22))                                                 0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.039     0.913
$abc$128410$abc$64559$new_n6795_.out[0] (.names at (30,22))                                                0.000     0.913
| (intra 'clb' routing)                                                                                    0.000     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].D[0] (dffre at (30,22))                       0.000     0.913
data arrival time                                                                                                    0.913

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].C[0] (dffre at (30,22))                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.913
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.162


#Path 72
Startpoint: design195_5_10_inst.mod_n_counter_instance545.data_out[3].Q[0] (dffre at (25,24) clocked by clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3].D[0] (dffre at (25,24) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.mod_n_counter_instance545.data_out[3].C[0] (dffre at (25,24))                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.mod_n_counter_instance545.data_out[3].Q[0] (dffre at (25,24)) [clock-to-output]       0.000     0.808
| (intra 'clb' routing)                                                                                   0.066     0.874
$abc$128410$abc$64559$new_n6646_.in[0] (.names at (25,24))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                                0.039     0.913
$abc$128410$abc$64559$new_n6646_.out[0] (.names at (25,24))                                               0.000     0.913
| (intra 'clb' routing)                                                                                   0.000     0.913
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3].D[0] (dffre at (25,24))                       0.000     0.913
data arrival time                                                                                                   0.913

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3].C[0] (dffre at (25,24))                       0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                           -0.028     0.751
data required time                                                                                                  0.751
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.751
data arrival time                                                                                                   0.913
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.162


#Path 73
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre at (27,22) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_B2[10] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].C[0] (dffre at (27,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre at (27,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:492278 side: (TOP,) (27,22,0))                                                                0.000     0.808
| (CHANX:1090474 L4 length:4 (27,22,0-> (30,22,0))                                                    0.119     0.927
| (CHANX:1090510 L1 length:1 (28,22,0-> (28,22,0))                                                    0.061     0.988
| (IPIN:462512 side: (TOP,) (28,22,0))                                                                0.101     1.089
| (intra 'bram' routing)                                                                              0.000     1.089
$delete_wire$131864.ADDR_B2[10] (RS_TDP36K at (28,20))                                                0.000     1.089
data arrival time                                                                                               1.089

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               1.089
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.176


#Path 74
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre at (27,22) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_B2[6] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].C[0] (dffre at (27,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre at (27,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:492287 side: (TOP,) (27,22,0))                                                                0.000     0.808
| (CHANX:1090460 L1 length:1 (27,22,0-> (27,22,0))                                                    0.061     0.869
| (CHANY:1262235 L1 length:1 (27,22,0-> (27,22,0))                                                    0.061     0.930
| (CHANX:1086460 L1 length:1 (28,21,0-> (28,21,0))                                                    0.061     0.991
| (IPIN:462445 side: (TOP,) (28,21,0))                                                                0.101     1.092
| (intra 'bram' routing)                                                                              0.000     1.092
$delete_wire$131864.ADDR_B2[6] (RS_TDP36K at (28,20))                                                -0.000     1.092
data arrival time                                                                                               1.092

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_B2[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               1.092
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.179


#Path 75
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre at (27,22) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_B1[10] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].C[0] (dffre at (27,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre at (27,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:492278 side: (TOP,) (27,22,0))                                                                0.000     0.808
| (CHANX:1090474 L4 length:4 (27,22,0-> (30,22,0))                                                    0.119     0.927
| (CHANX:1090510 L1 length:1 (28,22,0-> (28,22,0))                                                    0.061     0.988
| (IPIN:462512 side: (TOP,) (28,22,0))                                                                0.101     1.089
| (intra 'bram' routing)                                                                              0.000     1.089
$delete_wire$131864.ADDR_B1[10] (RS_TDP36K at (28,20))                                                0.000     1.089
data arrival time                                                                                               1.089

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               1.089
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.179


#Path 76
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre at (27,22) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_B1[6] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].C[0] (dffre at (27,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre at (27,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:492287 side: (TOP,) (27,22,0))                                                                0.000     0.808
| (CHANX:1090460 L1 length:1 (27,22,0-> (27,22,0))                                                    0.061     0.869
| (CHANY:1262235 L1 length:1 (27,22,0-> (27,22,0))                                                    0.061     0.930
| (CHANX:1086460 L1 length:1 (28,21,0-> (28,21,0))                                                    0.061     0.991
| (IPIN:462445 side: (TOP,) (28,21,0))                                                                0.101     1.092
| (intra 'bram' routing)                                                                              0.000     1.092
$delete_wire$131864.ADDR_B1[6] (RS_TDP36K at (28,20))                                                -0.000     1.092
data arrival time                                                                                               1.092

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               1.092
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.182


#Path 77
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre at (27,22) clocked by clk)
Endpoint  : $delete_wire$131864.ADDR_A2[5] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'clb' routing)                                                                               0.000     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].C[0] (dffre at (27,22))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                         0.029     0.808
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre at (27,22)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                               0.000     0.808
| (OPIN:492293 side: (RIGHT,) (27,22,0))                                                              0.000     0.808
| (CHANY:1262225 L1 length:1 (27,22,0-> (27,22,0))                                                    0.061     0.869
| (CHANX:1086450 L1 length:1 (28,21,0-> (28,21,0))                                                    0.061     0.930
| (CHANY:1265073 L1 length:1 (28,21,0-> (28,21,0))                                                    0.061     0.991
| (IPIN:462466 side: (RIGHT,) (28,21,0))                                                              0.101     1.092
| (intra 'bram' routing)                                                                              0.000     1.092
$delete_wire$131864.ADDR_A2[5] (RS_TDP36K at (28,20))                                                -0.000     1.092
data arrival time                                                                                               1.092

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.779     0.779
| (inter-block routing:global net)                                                                    0.000     0.779
| (intra 'bram' routing)                                                                              0.000     0.779
$delete_wire$131864.CLK_A2[0] (RS_TDP36K at (28,20))                                                  0.000     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               1.092
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.187


#Path 78
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2].Q[0] (dffre at (25,24) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[2] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2].C[0] (dffre at (25,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2].Q[0] (dffre at (25,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524247 side: (RIGHT,) (25,24,0))                                                                  0.000     0.808
| (CHANY:1256560 L4 length:4 (25,24,0-> (25,27,0))                                                        0.119     0.927
| (CHANY:1256674 L1 length:1 (25,26,0-> (25,26,0))                                                        0.061     0.988
| (CHANX:1106666 L4 length:4 (26,26,0-> (29,26,0))                                                        0.119     1.107
| (IPIN:554059 side: (TOP,) (28,26,0))                                                                    0.101     1.208
| (intra 'bram' routing)                                                                                  0.000     1.208
$delete_wire$131904.WDATA_B1[2] (RS_TDP36K at (28,26))                                                    0.000     1.208
data arrival time                                                                                                   1.208

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.208
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.188


#Path 79
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0].Q[0] (dffre at (25,24) clocked by clk)
Endpoint  : $delete_wire$131904.WDATA_B1[0] (RS_TDP36K at (28,26) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0].C[0] (dffre at (25,24))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0].Q[0] (dffre at (25,24)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:524232 side: (TOP,) (25,24,0))                                                                    0.000     0.808
| (CHANX:1098474 L4 length:4 (25,24,0-> (28,24,0))                                                        0.119     0.927
| (CHANX:1098642 L1 length:1 (28,24,0-> (28,24,0))                                                        0.061     0.988
| (CHANY:1265374 L4 length:4 (28,25,0-> (28,28,0))                                                        0.119     1.107
| (IPIN:554085 side: (RIGHT,) (28,26,0))                                                                  0.101     1.208
| (intra 'bram' routing)                                                                                  0.000     1.208
$delete_wire$131904.WDATA_B1[0] (RS_TDP36K at (28,26))                                                    0.000     1.208
data arrival time                                                                                                   1.208

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131904.CLK_B1[0] (RS_TDP36K at (28,26))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.208
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.188


#Path 80
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14].Q[0] (dffre at (30,25) clocked by clk)
Endpoint  : $delete_wire$131784.WDATA_B1[14] (RS_TDP36K at (28,23) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14].C[0] (dffre at (30,25))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14].Q[0] (dffre at (30,25)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:538460 side: (RIGHT,) (30,25,0))                                                                   0.000     0.808
| (CHANY:1270987 L4 length:4 (30,25,0-> (30,22,0))                                                         0.119     0.927
| (CHANY:1271087 L1 length:1 (30,24,0-> (30,24,0))                                                         0.061     0.988
| (CHANX:1094563 L4 length:4 (30,23,0-> (27,23,0))                                                         0.119     1.107
| (IPIN:508191 side: (TOP,) (28,23,0))                                                                     0.101     1.208
| (intra 'bram' routing)                                                                                   0.000     1.208
$delete_wire$131784.WDATA_B1[14] (RS_TDP36K at (28,23))                                                    0.000     1.208
data arrival time                                                                                                    1.208

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131784.CLK_B1[0] (RS_TDP36K at (28,23))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.208
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.188


#Path 81
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12].Q[0] (dffre at (26,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[12] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12].C[0] (dffre at (26,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12].Q[0] (dffre at (26,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:461521 side: (RIGHT,) (26,20,0))                                                                   0.000     0.808
| (CHANY:1259184 L1 length:1 (26,20,0-> (26,20,0))                                                         0.061     0.869
| (CHANX:1082364 L4 length:4 (27,20,0-> (30,20,0))                                                         0.119     0.988
| (CHANY:1264871 L4 length:4 (28,20,0-> (28,17,0))                                                         0.119     1.107
| (IPIN:462348 side: (RIGHT,) (28,20,0))                                                                   0.101     1.208
| (intra 'bram' routing)                                                                                   0.000     1.208
$delete_wire$131864.WDATA_B1[12] (RS_TDP36K at (28,20))                                                    0.000     1.208
data arrival time                                                                                                    1.208

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.208
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.188


#Path 82
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8].Q[0] (dffre at (29,19) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[8] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8].C[0] (dffre at (29,19))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8].Q[0] (dffre at (29,19)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:446561 side: (TOP,) (29,19,0))                                                                    0.000     0.808
| (CHANX:1078235 L4 length:4 (29,19,0-> (26,19,0))                                                        0.119     0.927
| (CHANY:1262144 L4 length:4 (27,20,0-> (27,23,0))                                                        0.119     1.046
| (CHANX:1090516 L1 length:1 (28,22,0-> (28,22,0))                                                        0.061     1.107
| (IPIN:462515 side: (TOP,) (28,22,0))                                                                    0.101     1.208
| (intra 'bram' routing)                                                                                  0.000     1.208
$delete_wire$131864.WDATA_B1[8] (RS_TDP36K at (28,20))                                                    0.000     1.208
data arrival time                                                                                                   1.208

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.208
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.188


#Path 83
Startpoint: design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0].Q[0] (dffre at (24,28) clocked by clk)
Endpoint  : $delete_wire$131824.WDATA_B1[0] (RS_TDP36K at (28,29) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0].C[0] (dffre at (24,28))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0].Q[0] (dffre at (24,28)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:583561 side: (TOP,) (24,28,0))                                                                    0.000     0.808
| (CHANX:1114682 L4 length:4 (24,28,0-> (27,28,0))                                                        0.119     0.927
| (CHANX:1114882 L4 length:4 (27,28,0-> (30,28,0))                                                        0.119     1.046
| (CHANY:1265592 L1 length:1 (28,29,0-> (28,29,0))                                                        0.061     1.107
| (IPIN:599956 side: (RIGHT,) (28,29,0))                                                                  0.101     1.208
| (intra 'bram' routing)                                                                                  0.000     1.208
$delete_wire$131824.WDATA_B1[0] (RS_TDP36K at (28,29))                                                    0.000     1.208
data arrival time                                                                                                   1.208

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131824.CLK_B1[0] (RS_TDP36K at (28,29))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.208
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.188


#Path 84
Startpoint: design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6].Q[0] (dffre at (25,29) clocked by clk)
Endpoint  : $delete_wire$131824.WDATA_B1[6] (RS_TDP36K at (28,29) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6].C[0] (dffre at (25,29))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6].Q[0] (dffre at (25,29)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:598962 side: (TOP,) (25,29,0))                                                                    0.000     0.808
| (CHANX:1118816 L4 length:4 (25,29,0-> (28,29,0))                                                        0.119     0.927
| (CHANY:1262740 L1 length:1 (27,30,0-> (27,30,0))                                                        0.061     0.988
| (CHANX:1123064 L4 length:4 (28,30,0-> (31,30,0))                                                        0.119     1.107
| (IPIN:600039 side: (TOP,) (28,30,0))                                                                    0.101     1.208
| (intra 'bram' routing)                                                                                  0.000     1.208
$delete_wire$131824.WDATA_B1[6] (RS_TDP36K at (28,29))                                                    0.000     1.208
data arrival time                                                                                                   1.208

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131824.CLK_B1[0] (RS_TDP36K at (28,29))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.208
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.188


#Path 85
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2].Q[0] (dffre at (24,19) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[2] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                   0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2].C[0] (dffre at (24,19))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                             0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2].Q[0] (dffre at (24,19)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                   0.000     0.808
| (OPIN:445957 side: (TOP,) (24,19,0))                                                                    0.000     0.808
| (CHANX:1078090 L4 length:4 (24,19,0-> (27,19,0))                                                        0.119     0.927
| (CHANY:1253358 L1 length:1 (24,20,0-> (24,20,0))                                                        0.061     0.988
| (CHANX:1082238 L4 length:4 (25,20,0-> (28,20,0))                                                        0.119     1.107
| (IPIN:462324 side: (TOP,) (28,20,0))                                                                    0.101     1.208
| (intra 'bram' routing)                                                                                  0.000     1.208
$delete_wire$131864.WDATA_B1[2] (RS_TDP36K at (28,20))                                                    0.000     1.208
data arrival time                                                                                                   1.208

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                  0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                      0.000     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                            0.241     1.020
data required time                                                                                                  1.020
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -1.020
data arrival time                                                                                                   1.208
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.188


#Path 86
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14].Q[0] (dffre at (24,19) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[14] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14].C[0] (dffre at (24,19))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14].Q[0] (dffre at (24,19)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:445963 side: (TOP,) (24,19,0))                                                                     0.000     0.808
| (CHANX:1078118 L4 length:4 (24,19,0-> (27,19,0))                                                         0.119     0.927
| (CHANY:1262090 L1 length:1 (27,20,0-> (27,20,0))                                                         0.061     0.988
| (CHANX:1082434 L4 length:4 (28,20,0-> (31,20,0))                                                         0.119     1.107
| (IPIN:462321 side: (TOP,) (28,20,0))                                                                     0.101     1.208
| (intra 'bram' routing)                                                                                   0.000     1.208
$delete_wire$131864.WDATA_B1[14] (RS_TDP36K at (28,20))                                                    0.000     1.208
data arrival time                                                                                                    1.208

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.208
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.188


#Path 87
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10].Q[0] (dffre at (26,20) clocked by clk)
Endpoint  : $delete_wire$131864.WDATA_B1[10] (RS_TDP36K at (28,20) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10].C[0] (dffre at (26,20))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10].Q[0] (dffre at (26,20)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.000     0.808
| (OPIN:461512 side: (TOP,) (26,20,0))                                                                     0.000     0.808
| (CHANX:1082262 L1 length:1 (26,20,0-> (26,20,0))                                                         0.061     0.869
| (CHANY:1259290 L4 length:4 (26,21,0-> (26,24,0))                                                         0.119     0.988
| (CHANX:1090496 L4 length:4 (27,22,0-> (30,22,0))                                                         0.119     1.107
| (IPIN:462510 side: (TOP,) (28,22,0))                                                                     0.101     1.208
| (intra 'bram' routing)                                                                                   0.000     1.208
$delete_wire$131864.WDATA_B1[10] (RS_TDP36K at (28,20))                                                    0.000     1.208
data arrival time                                                                                                    1.208

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                   0.000     0.779
$delete_wire$131864.CLK_B1[0] (RS_TDP36K at (28,20))                                                       0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                             0.241     1.020
data required time                                                                                                   1.020
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -1.020
data arrival time                                                                                                    1.208
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.188


#Path 88
Startpoint: tmp[53].Q[0] (dffre at (32,19) clocked by clk)
Endpoint  : tmp[85].D[0] (dffre at (32,19) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[53].C[0] (dffre at (32,19))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
tmp[53].Q[0] (dffre at (32,19)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
tmp[85].D[0] (dffre at (32,19))                                       0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[85].C[0] (dffre at (32,19))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 89
Startpoint: design195_5_10_inst.parity_generator_instance214.data_out[1].Q[0] (dffre at (31,27) clocked by clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance215.data_out[2].D[0] (dffre at (31,27) clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.parity_generator_instance214.data_out[1].C[0] (dffre at (31,27))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                              0.029     0.808
design195_5_10_inst.parity_generator_instance214.data_out[1].Q[0] (dffre at (31,27)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                    0.066     0.874
$abc$128410$abc$64559$li609_li609.in[3] (.names at (31,27))                                                0.000     0.874
| (primitive '.names' combinational delay)                                                                 0.065     0.939
$abc$128410$abc$64559$li609_li609.out[0] (.names at (31,27))                                               0.000     0.939
| (intra 'clb' routing)                                                                                    0.000     0.939
design195_5_10_inst.mod_n_counter_instance215.data_out[2].D[0] (dffre at (31,27))                          0.000     0.939
data arrival time                                                                                                    0.939

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                    0.000     0.779
design195_5_10_inst.mod_n_counter_instance215.data_out[2].C[0] (dffre at (31,27))                          0.000     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.939
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.188


#Path 90
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2].Q[0] (dffre at (21,18) clocked by clk)
Endpoint  : design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19].D[0] (dffre at (21,18) clocked by clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                             0.000     0.779
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2].C[0] (dffre at (21,18))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                       0.029     0.808
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2].Q[0] (dffre at (21,18)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                                             0.066     0.874
$abc$128410$abc$64559$li900_li900.in[1] (.names at (21,18))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                                                          0.065     0.939
$abc$128410$abc$64559$li900_li900.out[0] (.names at (21,18))                                                        0.000     0.939
| (intra 'clb' routing)                                                                                             0.000     0.939
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19].D[0] (dffre at (21,18))                       0.000     0.939
data arrival time                                                                                                             0.939

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                             0.000     0.779
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19].C[0] (dffre at (21,18))                       0.000     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             0.939
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.188


#Path 91
Startpoint: tmp[48].Q[0] (dffre at (19,19) clocked by clk)
Endpoint  : tmp[80].D[0] (dffre at (19,19) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[48].C[0] (dffre at (19,19))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
tmp[48].Q[0] (dffre at (19,19)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
tmp[80].D[0] (dffre at (19,19))                                       0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[80].C[0] (dffre at (19,19))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 92
Startpoint: tmp[82].Q[0] (dffre at (25,20) clocked by clk)
Endpoint  : tmp[114].D[0] (dffre at (25,20) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[82].C[0] (dffre at (25,20))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
tmp[82].Q[0] (dffre at (25,20)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
tmp[114].D[0] (dffre at (25,20))                                      0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[114].C[0] (dffre at (25,20))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 93
Startpoint: design195_5_10_inst.invertion_instance217.data_out[2].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2].D[0] (dffre at (29,24) clocked by clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.779     0.779
| (inter-block routing:global net)                                                                                 0.000     0.779
| (intra 'clb' routing)                                                                                            0.000     0.779
design195_5_10_inst.invertion_instance217.data_out[2].C[0] (dffre at (29,24))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                      0.029     0.808
design195_5_10_inst.invertion_instance217.data_out[2].Q[0] (dffre at (29,24)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                                                            0.066     0.874
$abc$128410$abc$64559$li915_li915.in[0] (.names at (29,24))                                                        0.000     0.874
| (primitive '.names' combinational delay)                                                                         0.065     0.939
$abc$128410$abc$64559$li915_li915.out[0] (.names at (29,24))                                                       0.000     0.939
| (intra 'clb' routing)                                                                                            0.000     0.939
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2].D[0] (dffre at (29,24))                       0.000     0.939
data arrival time                                                                                                            0.939

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.779     0.779
| (inter-block routing:global net)                                                                                 0.000     0.779
| (intra 'clb' routing)                                                                                            0.000     0.779
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2].C[0] (dffre at (29,24))                       0.000     0.779
clock uncertainty                                                                                                  0.000     0.779
cell hold time                                                                                                    -0.028     0.751
data required time                                                                                                           0.751
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.751
data arrival time                                                                                                            0.939
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  0.188


#Path 94
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre at (20,18) clocked by clk)
Endpoint  : design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17].D[0] (dffre at (20,18) clocked by clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                             0.000     0.779
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre at (20,18))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                       0.029     0.808
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre at (20,18)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                                             0.066     0.874
$abc$128410$abc$64559$li898_li898.in[1] (.names at (20,18))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                                                          0.065     0.939
$abc$128410$abc$64559$li898_li898.out[0] (.names at (20,18))                                                        0.000     0.939
| (intra 'clb' routing)                                                                                             0.000     0.939
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17].D[0] (dffre at (20,18))                       0.000     0.939
data arrival time                                                                                                             0.939

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                             0.000     0.779
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17].C[0] (dffre at (20,18))                       0.000     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             0.939
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.188


#Path 95
Startpoint: d_in2[25].Q[0] (dffre at (21,20) clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9].D[0] (dffre at (21,20) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (51,44))                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                       0.000     0.779
d_in2[25].C[0] (dffre at (21,20))                                                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                 0.029     0.808
d_in2[25].Q[0] (dffre at (21,20)) [clock-to-output]                                                           0.000     0.808
| (intra 'clb' routing)                                                                                       0.066     0.874
$abc$128410$abc$64559$li341_li341.in[1] (.names at (21,20))                                                   0.000     0.874
| (primitive '.names' combinational delay)                                                                    0.065     0.939
$abc$128410$abc$64559$li341_li341.out[0] (.names at (21,20))                                                  0.000     0.939
| (intra 'clb' routing)                                                                                       0.000     0.939
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9].D[0] (dffre at (21,20))                       0.000     0.939
data arrival time                                                                                                       0.939

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (51,44))                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                       0.000     0.779
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9].C[0] (dffre at (21,20))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                               -0.028     0.751
data required time                                                                                                      0.751
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.751
data arrival time                                                                                                       0.939
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.188


#Path 96
Startpoint: tmp[72].Q[0] (dffre at (17,20) clocked by clk)
Endpoint  : tmp[104].D[0] (dffre at (17,20) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[72].C[0] (dffre at (17,20))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
tmp[72].Q[0] (dffre at (17,20)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
tmp[104].D[0] (dffre at (17,20))                                      0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[104].C[0] (dffre at (17,20))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 97
Startpoint: design195_5_10_inst.invertion_instance217.data_out[4].Q[0] (dffre at (27,23) clocked by clk)
Endpoint  : design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4].D[0] (dffre at (27,23) clocked by clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.779     0.779
| (inter-block routing:global net)                                                                                 0.000     0.779
| (intra 'clb' routing)                                                                                            0.000     0.779
design195_5_10_inst.invertion_instance217.data_out[4].C[0] (dffre at (27,23))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                      0.029     0.808
design195_5_10_inst.invertion_instance217.data_out[4].Q[0] (dffre at (27,23)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                                                            0.066     0.874
$abc$128410$abc$64559$li917_li917.in[0] (.names at (27,23))                                                        0.000     0.874
| (primitive '.names' combinational delay)                                                                         0.065     0.939
$abc$128410$abc$64559$li917_li917.out[0] (.names at (27,23))                                                       0.000     0.939
| (intra 'clb' routing)                                                                                            0.000     0.939
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4].D[0] (dffre at (27,23))                       0.000     0.939
data arrival time                                                                                                            0.939

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.779     0.779
| (inter-block routing:global net)                                                                                 0.000     0.779
| (intra 'clb' routing)                                                                                            0.000     0.779
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4].C[0] (dffre at (27,23))                       0.000     0.779
clock uncertainty                                                                                                  0.000     0.779
cell hold time                                                                                                    -0.028     0.751
data required time                                                                                                           0.751
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.751
data arrival time                                                                                                            0.939
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  0.188


#Path 98
Startpoint: tmp[61].Q[0] (dffre at (21,21) clocked by clk)
Endpoint  : tmp[93].D[0] (dffre at (21,21) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[61].C[0] (dffre at (21,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
tmp[61].Q[0] (dffre at (21,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
tmp[93].D[0] (dffre at (21,21))                                       0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[93].C[0] (dffre at (21,21))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 99
Startpoint: d_in1[1].Q[0] (dffre at (33,30) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6].D[0] (dffre at (33,30) clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
d_in1[1].C[0] (dffre at (33,30))                                                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                  0.029     0.808
d_in1[1].Q[0] (dffre at (33,30)) [clock-to-output]                                                             0.000     0.808
| (intra 'clb' routing)                                                                                        0.066     0.874
$abc$128410$auto_86774.in[3] (.names at (33,30))                                                               0.000     0.874
| (primitive '.names' combinational delay)                                                                     0.065     0.939
$abc$128410$auto_86774.out[0] (.names at (33,30))                                                              0.000     0.939
| (intra 'clb' routing)                                                                                        0.000     0.939
design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6].D[0] (dffre at (33,30))                       0.000     0.939
data arrival time                                                                                                        0.939

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6].C[0] (dffre at (33,30))                       0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        0.939
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.188


#Path 100
Startpoint: tmp[55].Q[0] (dffre at (31,25) clocked by clk)
Endpoint  : tmp[87].D[0] (dffre at (31,25) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[55].C[0] (dffre at (31,25))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
tmp[55].Q[0] (dffre at (31,25)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
tmp[87].D[0] (dffre at (31,25))                                       0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
tmp[87].C[0] (dffre at (31,25))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#End of timing report
