#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Thu Feb 08 10:42:03 2018
# Process ID: 12120
# Current directory: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed
# Command line: vivado.exe -mode batch -source system_project.tcl
# Log file: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/vivado.log
# Journal file: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed\vivado.jou
#-----------------------------------------------------------
source system_project.tcl

*** Running vivado
    with args -log system_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 421.367 ; gain = 250.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'system_top' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:42]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21923]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (2#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21923]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (3#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (3#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized1' (3#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (4#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'system' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:2190]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9122_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/synth/system_axi_ad9122_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9122' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter MMCM_OR_BUFIO_N bound to: 1 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_ad9122_if' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_if.v:42]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter MMCM_OR_BUFIO_N bound to: 1 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dac_if_delay_group - type: string 
INFO: [Synth 8-638] synthesizing module 'ad_serdes_out' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_out.v:43]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_6SERIES bound to: 1 - type: integer 
	Parameter DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter DW bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (5#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'ad_serdes_out' (6#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_out.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_serdes_out__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_out.v:43]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DEVICE_6SERIES bound to: 1 - type: integer 
	Parameter DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_serdes_out__parameterized0' (6#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_out.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_serdes_out__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_out.v:43]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DEVICE_6SERIES bound to: 1 - type: integer 
	Parameter DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_serdes_out__parameterized1' (6#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_out.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_serdes_clk' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_clk.v:41]
	Parameter SERDES_OR_DDR_N bound to: 1 - type: integer 
	Parameter MMCM_OR_BUFR_N bound to: 1 - type: integer 
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 1.667000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 6 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 12 - type: integer 
	Parameter MMCM_CLK0_DIV bound to: 2 - type: integer 
	Parameter MMCM_CLK1_DIV bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mmcm_drp.v:41]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 1.667000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 1.667000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 6 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 12 - type: integer 
	Parameter MMCM_CLK0_DIV bound to: 2 - type: integer 
	Parameter MMCM_CLK1_DIV bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 1.667000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 1.667000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (7#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (8#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp' (9#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mmcm_drp.v:41]
WARNING: [Synth 8-350] instance 'i_mmcm_drp' of module 'ad_mmcm_drp' requires 15 connections, but only 13 given [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_clk.v:116]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (10#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-256] done synthesizing module 'ad_serdes_clk' (11#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_clk.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9122_if' (12#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_if.v:42]
INFO: [Synth 8-638] synthesizing module 'axi_ad9122_core' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_core.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9122_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:42]
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_dds_1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_1.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_dds_sine' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [D:/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3312]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (13#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3312]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (14#1) [D:/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_mul' (15#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized0' (15#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized1' (15#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized2' (15#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 's7_data_reg' and it is trimmed from '34' to '31' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:204]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_p_reg' and it is trimmed from '34' to '32' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:159]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_n_reg' and it is trimmed from '34' to '32' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:160]
WARNING: [Synth 8-3936] Found unconnected internal register 's3_data_reg' and it is trimmed from '19' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:142]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_0_reg' and it is trimmed from '19' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:134]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_p_reg' and it is trimmed from '34' to '32' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_n_reg' and it is trimmed from '34' to '32' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_1_reg' and it is trimmed from '19' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:135]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_sine' (16#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized3' (16#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_1' (17#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_1.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_dds' (18#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds.v:42]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_dac_channel.v:42]
	Parameter DAC_CHANNEL_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 165 - type: integer 
	Parameter DW bound to: 164 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (19#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel' (20#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_dac_channel.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9122_channel' (21#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:42]
INFO: [Synth 8-638] synthesizing module 'axi_ad9122_channel__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:42]
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_dac_channel.v:42]
	Parameter DAC_CHANNEL_ID bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized0' (21#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_dac_channel.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9122_channel__parameterized0' (21#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:42]
INFO: [Synth 8-638] synthesizing module 'up_dac_common' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_dac_common.v:40]
	Parameter PCORE_VERSION bound to: 524386 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_rst.v:40]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (22#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_rst.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized0' (22#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (23#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clock_mon.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (24#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clock_mon.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_dac_common' (25#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_dac_common.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9122_core' (26#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_core.v:40]
INFO: [Synth 8-638] synthesizing module 'up_axi' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (27#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9122' (28#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9122_0' (29#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/synth/system_axi_ad9122_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9122' of module 'system_axi_ad9122_0' requires 38 connections, but only 37 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:2928]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9122_dma_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/synth/system_axi_ad9122_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AW bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized0' (29#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
WARNING: [Synth 8-689] width (14) of port connection 'up_axi_awaddr' does not match port width (32) of module 'up_axi__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:308]
WARNING: [Synth 8-689] width (14) of port connection 'up_axi_araddr' does not match port width (32) of module 'up_axi__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:318]
INFO: [Synth 8-155] case statement is not full and has no default [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:386]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 28 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_fifo_inf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_fifo_inf.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover' (30#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_response_generator' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_generator.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_generator' (31#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_generator.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_fifo_inf' (32#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_fifo_inf.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_src_mm_axi' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_axi_mm.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'splitter' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
	Parameter NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (33#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/address_generator.v:38]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator' (34#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/address_generator.v:38]
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 1 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized0' (34#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_mm_axi' (35#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_axi_mm.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 5 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits' (36#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice' (37#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
	Parameter MASTER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize' (38#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_address_gray_pipelined' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/address_gray_pipelined.v:39]
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_gray' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_gray.v:45]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_gray' (39#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_gray.v:45]
INFO: [Synth 8-256] done synthesizing module 'fifo_address_gray_pipelined' (40#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/address_gray_pipelined.v:39]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
	Parameter MASTER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize__parameterized0' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized0' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized1' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'splitter__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter__parameterized0' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized0' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized1' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized0' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized2' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized3' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized1' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized4' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized5' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized5' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized2' (41#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_request_generator' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_generator.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_request_generator' (42#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_generator.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized6' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized6' (42#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized7' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized7' (42#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized8' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized8' (42#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized9' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized9' (42#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb' (43#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awlen' does not match port width (8) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:557]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arlen' does not match port width (8) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:581]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_request_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:626]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_address_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:627]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_data_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:628]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_response_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:629]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_request_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:630]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_address_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:631]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_data_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:632]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_response_id' does not match port width (5) of module 'dmac_request_arb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:633]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac' (44#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9122_dma_0' (45#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/synth/system_axi_ad9122_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9122_dma' of module 'system_axi_ad9122_dma_0' requires 42 connections, but only 40 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:2966]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9643_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/synth/system_axi_ad9643_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9643' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: adc_if_delay_group - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_ad9643_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_channel.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_datafmt' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_datafmt.v:43]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_datafmt' (46#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_datafmt.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_dcfilter' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dcfilter.v:43]
INFO: [Synth 8-638] synthesizing module 'DSP48E1' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3429]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E1' (47#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3429]
INFO: [Synth 8-256] done synthesizing module 'ad_dcfilter' (48#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dcfilter.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized4' (48#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_iqcor.v:136]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor' (49#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_ad9643_pnmon' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_pnmon' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_pnmon.v:43]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter DW bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_pnmon' (50#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_pnmon.v:43]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9643_pnmon' (51#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_adc_channel.v:42]
	Parameter ADC_CHANNEL_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DW bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized1' (51#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel' (52#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_adc_channel.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9643_channel' (53#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_channel.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_ad9643_channel__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_channel.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized5' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized5' (53#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_iqcor.v:136]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized0' (53#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_adc_channel.v:42]
	Parameter ADC_CHANNEL_ID bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DW bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized2' (53#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized0' (53#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_adc_channel.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9643_channel__parameterized0' (53#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_channel.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_ad9643_if' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_if.v:45]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: adc_if_delay_group - type: string 
INFO: [Synth 8-638] synthesizing module 'ad_lvds_in' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_lvds_in.v:42]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: adc_if_delay_group - type: string 
	Parameter SERIES7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14160]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (54#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:16194]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (55#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:16194]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:16059]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (56#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:16059]
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_in' (57#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_lvds_in.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_lvds_in__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_lvds_in.v:42]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: adc_if_delay_group - type: string 
	Parameter SERIES7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:16181]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (58#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:16181]
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_in__parameterized0' (58#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_lvds_in.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_lvds_clk' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_lvds_clk.v:42]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERIES7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_clk' (59#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_lvds_clk.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9643_if' (60#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643_if.v:45]
INFO: [Synth 8-638] synthesizing module 'up_adc_common' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_adc_common.v:40]
	Parameter PCORE_VERSION bound to: 589922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized3' (60#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (60#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_common' (61#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_adc_common.v:40]
INFO: [Synth 8-638] synthesizing module 'up_delay_cntrl' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_delay_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-256] done synthesizing module 'up_delay_cntrl' (62#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_delay_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9643' (63#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9643_v1_0/axi_ad9643.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9643_0' (64#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/synth/system_axi_ad9643_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9643' of module 'system_axi_ad9643_0' requires 38 connections, but only 37 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3007]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9643_dma_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/synth/system_axi_ad9643_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AW bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized1' (64#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
WARNING: [Synth 8-689] width (14) of port connection 'up_axi_awaddr' does not match port width (32) of module 'up_axi__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:308]
WARNING: [Synth 8-689] width (14) of port connection 'up_axi_araddr' does not match port width (32) of module 'up_axi__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:318]
INFO: [Synth 8-155] case statement is not full and has no default [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:386]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 29 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_mm_axi' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_axi_mm.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 1 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized1' (64#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_response_handler' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_handler.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_handler' (65#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_handler.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_mm_axi' (66#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_axi_mm.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_src_fifo_inf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_fifo_inf.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized2' (66#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_fifo_inf' (67#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_fifo_inf.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized10' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 5 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized10' (67#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
	Parameter MASTER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize__parameterized1' (67#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_address_sync' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/address_sync.v:39]
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_address_sync' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/address_sync.v:39]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized3' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
	Parameter MASTER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize__parameterized2' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized2' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'splitter__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter__parameterized1' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized11' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized11' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized12' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized12' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized4' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized5' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized13' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized13' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized14' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized14' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized5' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized6' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized15' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized15' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized16' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized16' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized6' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized17' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized17' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized18' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized18' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized19' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized19' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized20' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized20' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb__parameterized0' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awlen' does not match port width (8) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:557]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arlen' does not match port width (8) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:581]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_request_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:626]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_address_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:627]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_data_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:628]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_dest_response_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:629]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_request_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:630]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_address_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:631]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_data_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:632]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_src_response_id' does not match port width (5) of module 'dmac_request_arb__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:633]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac__parameterized0' (68#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9643_dma_0' (69#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/synth/system_axi_ad9643_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9643_dma' of module 'system_axi_ad9643_dma_0' requires 46 connections, but only 45 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3045]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3986]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (70#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (71#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (72#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:401]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (73#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:401]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:547]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (74#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:547]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:679]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (75#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:679]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:811]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (76#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:811]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:943]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (77#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:943]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_E05M9W' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1075]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_E05M9W' (78#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1075]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_17AVPN9' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1207]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_17AVPN9' (79#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1207]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1J5SI6G' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1353]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1J5SI6G' (80#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1353]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1884]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (81#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (82#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (83#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (84#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (85#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (86#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (86#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (87#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (88#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (89#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (89#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (89#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (90#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (91#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (92#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (92#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (92#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (92#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (93#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (94#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (95#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (96#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (97#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (98#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1884]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000000000000000000000000000000000000011101000010000000000000000000000000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 352'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000000000000000000000000000000000000011101000010000000000000000000000000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 704'b00000000000000000000000000000000011111000100001011111111111111110000000000000000000000000000000001111100010000001111111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000011101000010000011111111111111110000000000000000000000000000000001000001011000100000111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000111111111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 12 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 11'b00000000000 
	Parameter P_M_AXILITE_MASK bound to: 11'b00000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 11 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 704'b00000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000000000000000000000000000000000000011101000010000000000000000000000000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 704'b00000000000000000000000000000000011111000100001011111111111111110000000000000000000000000000000001111100010000001111111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000011101000010000011111111111111110000000000000000000000000000000001000001011000100000111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000111111111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 12'b011111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (99#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011100001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101110110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101000010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (100#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (101#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (102#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (103#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (104#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (104#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (105#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (105#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (105#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (105#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (105#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (105#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (106#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (107#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (108#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (109#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3986]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_clkgen_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clkgen' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_clkgen_v1_0/axi_clkgen.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5 - type: integer 
	Parameter CLKIN2_PERIOD bound to: 5 - type: integer 
	Parameter VCO_DIV bound to: 11 - type: integer 
	Parameter VCO_MUL bound to: 49 - type: integer 
	Parameter CLK0_DIV bound to: 6 - type: integer 
	Parameter CLK1_DIV bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_clkgen' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clkgen.v:40]
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clkgen' (110#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clkgen.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mmcm_drp.v:41]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 5 - type: integer 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5 - type: integer 
	Parameter MMCM_VCO_DIV bound to: 11 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 49 - type: integer 
	Parameter MMCM_CLK0_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (110#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp__parameterized0' (110#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mmcm_drp.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_clkgen' (111#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_clkgen_v1_0/axi_clkgen.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_clkgen_0' (112#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_clkgen' of module 'system_axi_hdmi_clkgen_0' requires 23 connections, but only 22 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3348]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_core_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
	Parameter OUT_CLK_POLARITY bound to: 0 - type: integer 
	Parameter XILINX_7SERIES bound to: 0 - type: integer 
	Parameter XILINX_ULTRASCALE bound to: 1 - type: integer 
	Parameter ALTERA_5SERIES bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (112#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-638] synthesizing module 'up_hdmi_tx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_hdmi_tx.v:40]
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 237 - type: integer 
	Parameter DW bound to: 236 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized4' (112#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized1' (112#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_hdmi_tx' (113#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_hdmi_tx.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_max' does not match port width (24) of module 'up_hdmi_tx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:276]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_min' does not match port width (24) of module 'up_hdmi_tx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:277]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_vdma' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_vdma.v:39]
	Parameter BUF_THRESHOLD_LO bound to: 9'b000000011 
	Parameter BUF_THRESHOLD_HI bound to: 9'b111111101 
	Parameter RDY_THRESHOLD_LO bound to: 9'b111000010 
	Parameter RDY_THRESHOLD_HI bound to: 9'b111110100 
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_vdma' (114#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_vdma.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_core' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_core.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mem.v:42]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DW bound to: 47 - type: integer 
	Parameter AW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (115#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mem.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_csc_RGB2CrYCb' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_RGB2CrYCb.v:46]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO__parameterized0' [D:/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 9 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO__parameterized0' (115#1) [D:/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul' (116#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO__parameterized1' [D:/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 9 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO__parameterized1' (116#1) [D:/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul__parameterized0' (116#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add' (117#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1' (118#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add__parameterized0' (118#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1__parameterized0' (118#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add__parameterized1' (118#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1__parameterized1' (118#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_RGB2CrYCb' (119#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_RGB2CrYCb.v:46]
INFO: [Synth 8-638] synthesizing module 'ad_ss_444to422' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_ss_444to422.v:41]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_ss_444to422' (120#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_ss_444to422.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_es' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_es.v:41]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_es' (121#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_es.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_core' (122#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_core.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_max' does not match port width (24) of module 'axi_hdmi_tx_core' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_min' does not match port width (24) of module 'axi_hdmi_tx_core' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:365]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx' (123#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_core_0' (124#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_core' of module 'system_axi_hdmi_core_0' requires 42 connections, but only 33 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3371]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_dma_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (125#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (126#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
	Parameter C_MM2S_IS bound to: 1 - type: integer 
	Parameter C_S2MM_IS bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (127#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (128#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (129#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 8 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (130#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (131#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (132#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (133#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (134#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (135#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (136#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (137#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (138#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (139#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (140#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
	Parameter C_DWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (141#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (141#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (142#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (143#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (144#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (145#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (146#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 8 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1537]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1538]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 66 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (147#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (147#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (148#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 66 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 66 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (149#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_USER_WIDTH bound to: 66 - type: integer 
	Parameter C_USER_DEPTH bound to: 512 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b000000000000000000000000010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 66 - type: integer 
	Parameter C_USER_DEPTH bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 66 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 66 - type: integer 
	Parameter C_USER_DEPTH bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 66 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (150#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (151#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (152#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 66 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 66 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (153#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (154#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (155#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (156#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory' (157#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (158#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare' (159#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (160#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (161#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (162#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (163#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (164#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (165#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (166#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (167#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (168#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (169#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (170#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (171#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (172#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (173#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (174#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (175#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (176#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (177#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (178#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (179#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (180#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (181#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (181#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (181#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (181#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (181#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (182#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (183#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (184#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (184#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (185#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (185#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (185#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (185#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (185#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (186#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (187#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (187#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (187#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (187#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (187#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (188#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (189#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (190#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (191#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (192#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_dma_0' (193#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
WARNING: [Synth 8-350] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' requires 43 connections, but only 39 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3405]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp0_interconnect_0' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:5723]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_372X83' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1499]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (193#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (193#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (193#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (194#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (195#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (196#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (197#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (198#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_7_axi3_conv does not have driver. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (199#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (199#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (200#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_372X83' (201#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1499]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp0_interconnect_0' (202#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:5723]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp1_interconnect_0' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:5893]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_H1ZQRK' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1662]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_H1ZQRK' (203#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1662]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp1_interconnect_0' (204#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:5893]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp2_interconnect_0' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:6083]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SELTG5' [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1787]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SELTG5' (205#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:1787]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp2_interconnect_0' (206#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:6083]
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/axi_i2s_adi.vhd:108]
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (207#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (208#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
	Parameter FIFO_DIRECTION bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (208#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_controller.vhd:83]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/fifo_synchronizer.vhd:62]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (209#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/fifo_synchronizer.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_clkgen.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (210#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_clkgen.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_tx.vhd:63]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (211#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_tx.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_rx.vhd:64]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (212#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (213#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
	Parameter C_NUM_REG bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (214#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (215#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/axi_i2s_adi.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (216#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_fmc_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (217#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (218#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (219#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (220#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (221#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (222#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (223#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (224#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (225#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (226#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (227#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n' (228#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (229#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' (229#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (230#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (231#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (232#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (233#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (234#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (235#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (236#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (237#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (237#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (238#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (239#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_fmc_0' (240#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_fmc' of module 'system_axi_iic_fmc_0' requires 27 connections, but only 26 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3593]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (241#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3620]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx.vhd:108]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo__parameterized0' (241#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized1' (241#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tx_encoder' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx.vhd:233]
INFO: [Synth 8-638] synthesizing module 'tx_encoder' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:77]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder' (242#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif__parameterized0' (242#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx' (243#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (244#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_refclk_clkgen_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_refclk_clkgen_0_clk_wiz' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (245#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 59.625000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 39.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 10 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (245#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'system_refclk_clkgen_0_clk_wiz' (246#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_refclk_clkgen_0' (247#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized2' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized2' (247#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (248#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0' (249#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (250#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (251#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_i2c_mixer_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'util_i2c_mixer' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_i2c_mixer_v1_0/util_i2c_mixer.vhd:14' bound to instance 'U0' of component 'util_i2c_mixer' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_i2c_mixer' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_i2c_mixer_v1_0/util_i2c_mixer.vhd:36]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_i2c_mixer' (252#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_i2c_mixer_v1_0/util_i2c_mixer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_sys_i2c_mixer_0' (253#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'system_sys_logic_inv_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (254#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_sys_logic_inv_0' (255#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (256#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (257#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (258#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (259#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:889]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_0' (260#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 258 connections, but only 213 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3719]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (261#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (261#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (261#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (262#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' (263#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (264#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (265#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (266#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3933]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9643_adc_fifo_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/synth/system_util_ad9643_adc_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_wfifo' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/util_wfifo.v:44]
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 2 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mem.v:42]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DW bound to: 63 - type: integer 
	Parameter AW bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized0' (266#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mem.v:42]
INFO: [Synth 8-256] done synthesizing module 'util_wfifo' (267#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/util_wfifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9643_adc_fifo_0' (268#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/synth/system_util_ad9643_adc_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_cpack_ad9643_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/synth/system_util_cpack_ad9643_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_mux' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_mux.v:40]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_mux' (269#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_mux.v:40]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:161]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf' (270#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized0' (270#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
INFO: [Synth 8-256] done synthesizing module 'util_cpack' (271#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_util_cpack_ad9643_0' (272#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/synth/system_util_cpack_ad9643_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_upack_ad9122_0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/synth/system_util_upack_ad9122_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_upack' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_SCNT bound to: 4 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_O bound to: 1 - type: integer 
	Parameter CH_SCNT bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
	Parameter O_WIDTH bound to: 64 - type: integer 
	Parameter E_WIDTH bound to: 576 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:207]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf' (273#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized0' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_O bound to: 2 - type: integer 
	Parameter CH_SCNT bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
	Parameter O_WIDTH bound to: 128 - type: integer 
	Parameter E_WIDTH bound to: 576 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_reg' into 'dac_dsf_valid_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:127]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized0' (273#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_upack_dmx' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:40]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:959]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:960]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:1152]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:1642]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:1834]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:2494]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dmx' (274#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:40]
INFO: [Synth 8-256] done synthesizing module 'util_upack' (275#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_util_upack_ad9122_0' (276#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/synth/system_util_upack_ad9122_0.v:56]
WARNING: [Synth 8-350] instance 'util_upack_ad9122' of module 'system_util_upack_ad9122_0' requires 14 connections, but only 11 given [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:3972]
INFO: [Synth 8-256] done synthesizing module 'system' (277#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v:2190]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (278#1) [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3848] Net spi0_miso in module/entity system_top does not have driver. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:182]
INFO: [Synth 8-256] done synthesizing module 'system_top' (279#1) [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:07 ; elapsed = 00:05:13 . Memory (MB): peak = 712.906 ; gain = 541.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_mmcm_drp:clk2 to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_clk.v:116]
WARNING: [Synth 8-3295] tying undriven pin i_mmcm_drp:clk_sel to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_serdes_clk.v:116]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[63] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[62] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[61] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[60] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[59] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[58] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[57] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[56] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[55] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[54] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[53] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[52] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[51] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[50] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[49] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[48] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[47] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[46] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[45] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[44] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[43] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[42] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[41] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[40] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[39] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[38] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[37] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[36] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[35] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[34] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[33] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[32] to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:spi0_sdi_i to constant 0 [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_top.v:242]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:09 ; elapsed = 00:05:15 . Memory (MB): peak = 712.906 ; gain = 541.641
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_system_wrapper/system_i/refclk_clkgen/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_clk_wiz.v:76]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:78]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_constr.xdc]
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Finished Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Finished Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/axi_ad9122_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/axi_ad9122_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122_dma'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance -quiet {fifo_rd_clk m_axis_aclk m_dest_axi_aclk}]'. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc:4]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc:4]
WARNING: [Vivado 12-508] No pins matched '*ram_reg*/REGCEB'. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc:129]
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122_dma'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_upack_ad9122'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_upack_ad9122'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/axi_ad9643_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/axi_ad9643_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643_dma'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643_dma'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_cpack_ad9643'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_cpack_ad9643'
Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9643_adc_fifo'
Finished Parsing XDC File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9643_adc_fifo'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  DSP48E => DSP48E1: 93 instances
  FDR => FDRE: 42 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 19 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1070.785 ; gain = 0.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma/U0. (constraint file  C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen/inst. (constraint file  C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/refclk_clkgen/inst. (constraint file  C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/synth_1/dont_touch.xdc, line 177).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/cdc_sync_stage1_tick_counter_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/cdc_sync_stage2_tick_counter_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage1_tick_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage2_tick_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/d_count_toggle0_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/d_count_toggle_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/d_count_toggle_m2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/d_count_toggle_m3_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/d_count_toggle_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/d_count_toggle_s_i. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_ovf_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_ovf_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_ovf_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg. (constraint file  c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9122. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9122_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9643. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9643_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_i2s_adi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_fmc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/refclk_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_i2c_mixer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9643_adc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_cpack_ad9643. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_upack_ad9122. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:46 ; elapsed = 00:05:53 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9122_v1_0/axi_ad9122_channel.v:158]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "adc_pn_match_z_s" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_axis_xlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5546] ROM "sts_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5546] ROM "channel_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_RESET_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_CLK_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PERIOD_LEN_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder'
INFO: [Synth 8-5546] ROM "inv_preamble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bufctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '2' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:247]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_dsf_data_int_reg' and it is trimmed from '512' to '64' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:208]
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_7_0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
                   start |                             0001 |                             0001
              start_edge |                             0010 |                             0010
            scl_low_edge |                             0011 |                             0011
                 scl_low |                             0100 |                             0100
           scl_high_edge |                             0101 |                             0101
                scl_high |                             0110 |                             0110
               stop_edge |                             0111 |                             0111
               stop_wait |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                read_cha |                              001 |                              001
                 cha_rdy |                              010 |                              011
                read_chb |                              011 |                              010
                 chb_rdy |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:09 ; elapsed = 00:06:19 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |ad_serdes_out__GC0                     |           1|        16|
|2     |ad_mmcm_drp                            |           1|        42|
|3     |axi_ad9122_if__GC0                     |           1|         2|
|4     |axi_ad9122_core__GB0                   |           1|     19971|
|5     |axi_ad9122_channel__parameterized0     |           1|     18180|
|6     |up_axi__1__GU                          |           1|       608|
|7     |ad_lvds_in__parameterized0__GC0        |           1|         4|
|8     |ad_lvds_in__GC0                        |           1|         3|
|9     |axi_ad9643_if__GC0                     |           1|       164|
|10    |axi_ad9643__GC0                        |           1|      9369|
|11    |system_refclk_clkgen_0_clk_wiz__GC0    |           1|         2|
|12    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|13    |util_cpack_mux                         |           2|     25052|
|14    |util_cpack__GC0                        |           1|      3706|
|15    |util_upack_dmx                         |           4|     45305|
|16    |util_upack__GC0                        |           1|      3510|
|17    |system__GCB0                           |           1|     32909|
|18    |system__GCB1                           |           1|      7473|
|19    |system_top__GC0                        |           1|        73|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:255]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 16    
	   2 Input     30 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 21    
	   2 Input     17 Bit       Adders := 48    
	   2 Input     16 Bit       Adders := 27    
	   3 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 20    
	   2 Input      5 Bit       Adders := 33    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 18    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 15    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 398   
	   3 Input      1 Bit         XORs := 22    
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	             2528 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              256 Bit    Registers := 1     
	              237 Bit    Registers := 2     
	              165 Bit    Registers := 4     
	              128 Bit    Registers := 9     
	              112 Bit    Registers := 4     
	               96 Bit    Registers := 6     
	               80 Bit    Registers := 10    
	               78 Bit    Registers := 4     
	               72 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 34    
	               48 Bit    Registers := 17    
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 5     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 151   
	               31 Bit    Registers := 16    
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 21    
	               24 Bit    Registers := 14    
	               18 Bit    Registers := 48    
	               17 Bit    Registers := 214   
	               16 Bit    Registers := 1104  
	               14 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 78    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 71    
	                4 Bit    Registers := 64    
	                3 Bit    Registers := 57    
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 1824  
+---RAMs : 
	              24K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	               20 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 4     
	   9 Input    112 Bit        Muxes := 2     
	  13 Input     96 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 2     
	  17 Input     96 Bit        Muxes := 2     
	  17 Input     80 Bit        Muxes := 6     
	   2 Input     80 Bit        Muxes := 6     
	   9 Input     80 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 20    
	   3 Input     64 Bit        Muxes := 2     
	  17 Input     64 Bit        Muxes := 8     
	   7 Input     64 Bit        Muxes := 2     
	  17 Input     48 Bit        Muxes := 6     
	   2 Input     48 Bit        Muxes := 6     
	   9 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 62    
	  17 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 2     
	  24 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 6     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 388   
	  17 Input     16 Bit        Muxes := 152   
	   7 Input     16 Bit        Muxes := 28    
	   9 Input     16 Bit        Muxes := 48    
	  13 Input     16 Bit        Muxes := 20    
	   3 Input     16 Bit        Muxes := 197   
	   4 Input     16 Bit        Muxes := 28    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 5     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 33    
	   8 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	  20 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 41    
	  17 Input      5 Bit        Muxes := 14    
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 39    
	  13 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 4     
	  20 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 168   
	  13 Input      2 Bit        Muxes := 16    
	   9 Input      2 Bit        Muxes := 36    
	   7 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 43    
	   4 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 973   
	   9 Input      1 Bit        Muxes := 42    
	  13 Input      1 Bit        Muxes := 12    
	  17 Input      1 Bit        Muxes := 72    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 31    
	  11 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:255]
Hierarchical RTL Component report 
Module ad_mmcm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_ad9122_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ad_mul__11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__10 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__13 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__12 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__15 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__14 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__16 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              165 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9122_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__8 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              165 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9122_channel 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_ad9122_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module up_axi__1__GU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module ad_lvds_in__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ad_lvds_in 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_ad9643_if 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ad_datafmt 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module ad_dcfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module axi_ad9643_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 55    
	   3 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module ad_dcfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module axi_ad9643_pnmon__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 55    
	   3 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ad_rst__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ad_rst__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_delay_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 77    
Module up_axi__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module axi_ad9643 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             2528 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module util_upack_dmx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 226   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 38    
	   2 Input     16 Bit        Muxes := 89    
	   7 Input     16 Bit        Muxes := 7     
	   9 Input     16 Bit        Muxes := 12    
	  13 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 49    
	   4 Input     16 Bit        Muxes := 7     
	  17 Input      2 Bit        Muxes := 42    
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_upack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module util_upack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module util_upack 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_data_mover__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sync_bits__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_bits__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_bits__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module util_axis_resize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sync_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 4     
Module sync_gray__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 4     
Module fifo_address_gray_pipelined 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync_bits__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dmac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_data_mover__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dmac_data_mover__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_src_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sync_bits 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_bits__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module axi_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module splitter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync_bits__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dmac__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_8_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module axi_crossbar_v2_1_8_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_8_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_8_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ad_mmcm_drp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module up_axi__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              237 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_hdmi_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module axi_hdmi_tx_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module ad_csc_1_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ad_csc_1_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_csc_1_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_csc_1_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_add__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_ss_444to422 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_hdmi_tx_es 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
Module axi_hdmi_tx_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module axi_vdma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 6     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_vdma_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_mm2s_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_greycoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_greycoder__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_7_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module util_wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_8_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module xlnx_axi_wrshim_unwrap__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module tx_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
Module axi_ctrlif__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_spdif_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_10_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_10_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_10_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  20 Input      7 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module interrupt_control__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_10_upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_10_upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_10_upcnt_n__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  20 Input      7 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module SRL_FIFO__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module fifo_synchronizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module i2s_clkgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module i2s_tx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module i2s_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module fifo_synchronizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module i2s_controller 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dma_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_i2s_adi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:11 ; elapsed = 00:06:21 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor/i_mul_i/ddata_out_reg' and it is trimmed from '17' to '16' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor/i_mul_i/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor/i_mul_i/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-5545] ROM "i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "i_clock_mon/up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'inst/TENC/bit_cnt_reg[4:0]' into 'inst/TENC/bit_cnt_reg[4:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:244]
INFO: [Synth 8-4471] merging register 'inst/TENC/bit_cnt_reg[4:0]' into 'inst/TENC/bit_cnt_reg[4:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:244]
INFO: [Synth 8-5546] ROM "inst/ctrl/clkgen/channel_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-5546] ROM "i_up_dac_common/i_clock_mon/up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_dds_sine.v:125]
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '36' to '8' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:98]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '34' to '5' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:98]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/sign_p_reg' into 'i_csc_1_Cr/i_mul_c2/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/ddata_out_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:93]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/sign_p_reg' into 'i_csc_1_Cr/i_mul_c2/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/sign_p_reg' into 'i_csc_1_Cr/i_mul_c2/sign_p_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:99]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:91]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:92]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:97]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:98]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:06:50 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:28 ; elapsed = 00:06:50 . Memory (MB): peak = 1071.707 ; gain = 900.441

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |ad_serdes_out__GC0                     |           1|        16|
|2     |ad_mmcm_drp                            |           1|        42|
|3     |axi_ad9122_if__GC0                     |           1|         2|
|4     |axi_ad9122_core__GB0                   |           1|     20645|
|5     |axi_ad9122_channel__parameterized0     |           1|     18806|
|6     |up_axi__1__GU                          |           1|       607|
|7     |ad_lvds_in__parameterized0__GC0        |           1|         4|
|8     |ad_lvds_in__GC0                        |          14|         3|
|9     |axi_ad9643_if__GC0                     |           1|       276|
|10    |axi_ad9643__GC0                        |           1|      9505|
|11    |system_refclk_clkgen_0_clk_wiz__GC0    |           1|         2|
|12    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|13    |util_cpack_mux                         |           2|     27170|
|14    |util_cpack__GC0                        |           1|      3933|
|15    |util_upack_dmx                         |           4|     45325|
|16    |util_upack__GC0                        |           1|      3781|
|17    |system__GCB0                           |           1|     33336|
|18    |system__GCB1                           |           1|      6686|
|19    |system_top__GC0                        |           1|        71|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------+-----------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------------------+
|Module Name  | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                              | 
+-------------+-----------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------------------+
|system__GCB0 | inst/i_request_arb/i_fifo/ram_reg | 128 x 128              | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | system_axi_ad9122_dma_0/extram__7                              | 
|system__GCB0 | inst/i_request_arb/i_fifo/ram_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | system_axi_ad9643_dma_0/extram__9                              | 
|system__GCB0 | i_mem/m_ram_reg                   | 512 x 48               | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | system_axi_hdmi_core_0/axi_hdmi_tx/axi_hdmi_tx_core/extram__11 | 
|system__GCB0 | inst/i_mem/m_ram_reg              | 16 x 64                | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | system_util_ad9643_adc_fifo_0/extram__13                       | 
+-------------+-----------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-------------+------------------------------------------------------------------------+----------------+----------------------+----------------+-------------------------------------------------------------------------------+
|Module Name  | RTL Object                                                             | Inference      | Size (Depth x Width) | Primitives     | Hierarchical Name                                                             | 
+-------------+------------------------------------------------------------------------+----------------+----------------------+----------------+-------------------------------------------------------------------------------+
|system__GCB0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | system_axi_hp0_interconnect_0/system_auto_pc_1/fifo_generator_v13_0_1/ram__10 | 
|system__GCB1 | inst/pl330_dma_gen.fifo/fifo/data_fifo_reg                             | Implied        | 8 x 32               | RAM32M x 6     | system_axi_spdif_tx_core_0/ram__12                                            | 
|system__GCB1 | inst/ctrl/tx_sync/fifo_reg                                             | Implied        | 4 x 5                | RAM32M x 1     | system_axi_i2s_adi_0/ram__13                                                  | 
|system__GCB1 | inst/ctrl/rx_gen.rx_sync/fifo_reg                                      | Implied        | 4 x 5                | RAM32M x 1     | system_axi_i2s_adi_0/ram__14                                                  | 
|system__GCB1 | inst/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg                       | Implied        | 8 x 24               | RAM32M x 4     | system_axi_i2s_adi_0/ram__16                                                  | 
|system__GCB1 | inst/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg                       | Implied        | 8 x 24               | RAM32M x 4     | system_axi_i2s_adi_0/ram__18                                                  | 
+-------------+------------------------------------------------------------------------+----------------+----------------------+----------------+-------------------------------------------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[12] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[12] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[11] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[11] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[10] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[10] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[9] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[9] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[8] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[8] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[7] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[6] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[6] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[5] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[5] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[4] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[4] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[3] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[3] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[2] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[2] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[1] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[1] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_pnmon/adc_pn_data_in_reg[0] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[12] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[12] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[11] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[11] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[10] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[10] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[9] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[9] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[8] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[8] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[7] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[6] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[6] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[5] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[5] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[4] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[4] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[3] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[3] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[2] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[2] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[1] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[1] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_pnmon/adc_pn_data_in_reg[0] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[14] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_0/i_ad_datafmt/data_out_reg[15] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[14] ' (FD) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_channel_1/i_ad_datafmt/data_out_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_up_adc_common/up_drp_rdata_hold_reg[15] )
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[5] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[6] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[6] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[7] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[7] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[8] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[8] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[9] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[9] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[10] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[10] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[11] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[11] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[12] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[12] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[13] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[13] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[14] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[14] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[15] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[15] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[16] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[16] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[17] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[17] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[18] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[18] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[19] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[19] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[20] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[20] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[21] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[21] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[22] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[22] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[23] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[23] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[24] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[24] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[25] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[25] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[26] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[26] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[27] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[27] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[28] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[28] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[29] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[29] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[30] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[30] ' (FDC) to '\i_system_wrapper/system_i /axi_ad9643/insti_16/\i_delay_cntrl/up_rdata_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[0].i_dsf/dac_dsf_data_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /util_upack_ad9122/insti_0/\g_dsf[1].i_dsf/dac_dsf_data_reg[65] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_rdack_d1_reg ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/REG_INTERFACE_I/adr_i_reg[7] ) is unused and will be removed from module system_axi_iic_main_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_rdack_d1_reg ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/REG_INTERFACE_I/adr_i_reg[7] ) is unused and will be removed from module system_axi_iic_fmc_0.
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[64] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[65] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[66] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[67] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[68] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[69] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[70] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[71] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[72] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[73] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[74] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[75] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[76] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[77] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[78] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[79] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[80] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[81] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[82] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[83] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[84] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[85] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[86] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[87] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[88] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[89] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[90] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[91] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[92] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[93] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[94] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[2].adc_data_d_reg[95] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[96] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[97] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[98] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[99] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[100] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[101] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[102] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[103] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[104] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[105] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[106] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[107] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[108] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Synth 8-3886] merging instance '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[109] ' (FDRE) to '\i_system_wrapper/system_i /util_cpack_ad9643/insti_0/\g_in[3].adc_data_d_reg[127] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/p1_ddata_reg[16] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/p2_ddata_reg[16] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[16] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[12] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[11] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[10] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[9] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[8] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[7] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[6] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[5] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[4] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[3] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[2] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[1] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg[0] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[12] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[11] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[10] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[9] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[8] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[7] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[6] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[5] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[4] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[3] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[2] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[1] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[0] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[14] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[13] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[12] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[11] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[10] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[9] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[8] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[7] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[6] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[5] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[4] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[3] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[2] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[1] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s7_data_reg[0] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[14] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[13] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[12] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[11] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[10] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[9] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[8] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[7] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[6] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[5] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[4] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[3] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[2] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[1] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_p_reg[0] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\i_dds_0/i_dds_1_0/i_dds_sine/s4_data2_n_reg[14] ) is unused and will be removed from module axi_ad9122_channel__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:00 ; elapsed = 00:07:23 . Memory (MB): peak = 1071.707 ; gain = 900.441
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:00 ; elapsed = 00:07:23 . Memory (MB): peak = 1071.707 ; gain = 900.441

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |ad_serdes_out__GC0                     |           1|        16|
|2     |ad_mmcm_drp                            |           1|        24|
|3     |axi_ad9122_if__GC0                     |           1|         2|
|4     |axi_ad9122_core__GB0                   |           1|     14643|
|5     |axi_ad9122_channel__parameterized0     |           1|     13689|
|6     |up_axi__1__GU                          |           1|       273|
|7     |ad_lvds_in__parameterized0__GC0        |           1|         4|
|8     |ad_lvds_in__GC0                        |          14|         3|
|9     |axi_ad9643_if__GC0                     |           1|       276|
|10    |axi_ad9643__GC0                        |           1|      5498|
|11    |system_refclk_clkgen_0_clk_wiz__GC0    |           1|         2|
|12    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|13    |util_cpack_mux                         |           2|     13666|
|14    |util_cpack__GC0                        |           1|      1262|
|15    |util_upack_dmx                         |           4|     16371|
|16    |util_upack__GC0                        |           1|      1643|
|17    |system__GCB0                           |           1|     26635|
|18    |system__GCB1                           |           1|      5417|
|19    |system_top__GC0                        |           1|        71|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1' to pin 'sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1' to pin 'sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:24 ; elapsed = 00:07:47 . Memory (MB): peak = 1188.961 ; gain = 1017.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:31 ; elapsed = 00:07:55 . Memory (MB): peak = 1209.520 ; gain = 1038.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |ad_serdes_out__GC0                     |           1|        16|
|2     |ad_mmcm_drp                            |           1|        24|
|3     |axi_ad9122_if__GC0                     |           1|         2|
|4     |axi_ad9122_core__GB0                   |           1|     14643|
|5     |axi_ad9122_channel__parameterized0     |           1|     13689|
|6     |up_axi__1__GU                          |           1|       273|
|7     |ad_lvds_in__parameterized0__GC0        |           1|         4|
|8     |ad_lvds_in__GC0                        |          14|         3|
|9     |axi_ad9643_if__GC0                     |           1|       276|
|10    |axi_ad9643__GC0                        |           1|      5498|
|11    |system_refclk_clkgen_0_clk_wiz__GC0    |           1|         2|
|12    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|13    |util_cpack_mux                         |           2|       293|
|14    |util_cpack__GC0                        |           1|      1262|
|15    |util_upack_dmx                         |           4|       304|
|16    |util_upack__GC0                        |           1|      1643|
|17    |system__GCB0                           |           1|     26635|
|18    |system__GCB1                           |           1|      5417|
|19    |system_top__GC0                        |           1|        71|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:48 ; elapsed = 00:08:13 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:07:48 ; elapsed = 00:08:13 . Memory (MB): peak = 1234.152 ; gain = 1062.887

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:48 ; elapsed = 00:08:13 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/adc_mux_enable_reg[0] is being inverted and renamed to inst/adc_mux_enable_reg[0]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/i_tx_core/hdmi_enable_reg is being inverted and renamed to inst/i_tx_core/hdmi_enable_reg_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:51 ; elapsed = 00:08:16 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:52 ; elapsed = 00:08:17 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_1_synth' to reference 'reset_blk_ramfifo' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:56 ; elapsed = 00:08:22 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:57 ; elapsed = 00:08:22 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:58 ; elapsed = 00:08:23 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:59 ; elapsed = 00:08:24 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[15]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]          | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|system_axi_ad9122_0        | inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data1_reg[15]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|system_axi_ad9643_0        | inst/i_channel_0/i_ad_iqcor/p1_data_i_reg[15]                                   | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|system_axi_ad9643_0        | inst/i_channel_1/i_ad_iqcor/p1_data_q_reg[15]                                   | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|system_util_upack_ad9122_0 | inst/g_dmx[0].i_dmx/dac_dmx_enable_reg[1]                                       | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|system_util_upack_ad9122_0 | inst/xfer_valid_d4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_clkgen_0   | inst/i_up_clkgen/i_mmcm_rst_reg/rst_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/sign_p_reg                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/ddata_out_reg[4]             | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]                                   | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/i_es/hdmi_data_5d_reg[15]                                        | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/i_es/hdmi_data_5d_reg[14]                                        | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/hdmi_vsync_data_e_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/hdmi_hsync_data_e_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/hdmi_vsync_reg                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_hdmi_core_0     | inst/i_tx_core/hdmi_hsync_reg                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_i2s_adi_0       | inst/ctrl/rx_gen.rx/gen[0].data_int_reg[0][8]                                   | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+---------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                 | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]            | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]            | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]           | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]           | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3] | 4      | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3] | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3] | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3] | 4      | 38         | 38     | 0       | 0      | 0      | 0      | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        93|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__10 |     1|
|4     |DSP48E__11 |     1|
|5     |DSP48E__12 |     1|
|6     |DSP48E__13 |     1|
|7     |DSP48E__14 |     1|
|8     |DSP48E__15 |     1|
|9     |DSP48E__16 |     1|
|10    |DSP48E__17 |     1|
|11    |DSP48E__18 |     1|
|12    |DSP48E__19 |     1|
|13    |DSP48E__2  |     1|
|14    |DSP48E__20 |     1|
|15    |DSP48E__21 |     1|
|16    |DSP48E__22 |     1|
|17    |DSP48E__23 |     1|
|18    |DSP48E__24 |     1|
|19    |DSP48E__25 |     1|
|20    |DSP48E__26 |     1|
|21    |DSP48E__27 |     1|
|22    |DSP48E__28 |     1|
|23    |DSP48E__29 |     1|
|24    |DSP48E__3  |     1|
|25    |DSP48E__30 |     1|
|26    |DSP48E__31 |     1|
|27    |DSP48E__32 |     1|
|28    |DSP48E__33 |     1|
|29    |DSP48E__34 |     1|
|30    |DSP48E__35 |     1|
|31    |DSP48E__36 |     1|
|32    |DSP48E__37 |     1|
|33    |DSP48E__38 |     1|
|34    |DSP48E__39 |     1|
|35    |DSP48E__4  |     1|
|36    |DSP48E__40 |     1|
|37    |DSP48E__41 |     1|
|38    |DSP48E__42 |     1|
|39    |DSP48E__43 |     1|
|40    |DSP48E__44 |     1|
|41    |DSP48E__45 |     1|
|42    |DSP48E__46 |     1|
|43    |DSP48E__47 |     1|
|44    |DSP48E__48 |     1|
|45    |DSP48E__49 |     1|
|46    |DSP48E__5  |     1|
|47    |DSP48E__50 |     1|
|48    |DSP48E__51 |     1|
|49    |DSP48E__52 |     1|
|50    |DSP48E__53 |     1|
|51    |DSP48E__54 |     1|
|52    |DSP48E__55 |     1|
|53    |DSP48E__56 |     1|
|54    |DSP48E__57 |     1|
|55    |DSP48E__58 |     1|
|56    |DSP48E__59 |     1|
|57    |DSP48E__6  |     1|
|58    |DSP48E__60 |     1|
|59    |DSP48E__61 |     1|
|60    |DSP48E__62 |     1|
|61    |DSP48E__63 |     1|
|62    |DSP48E__64 |     1|
|63    |DSP48E__65 |     1|
|64    |DSP48E__66 |     1|
|65    |DSP48E__67 |     1|
|66    |DSP48E__68 |     1|
|67    |DSP48E__69 |     1|
|68    |DSP48E__7  |     1|
|69    |DSP48E__70 |     1|
|70    |DSP48E__71 |     1|
|71    |DSP48E__72 |     1|
|72    |DSP48E__73 |     1|
|73    |DSP48E__74 |     1|
|74    |DSP48E__75 |     1|
|75    |DSP48E__76 |     1|
|76    |DSP48E__77 |     1|
|77    |DSP48E__78 |     1|
|78    |DSP48E__79 |     1|
|79    |DSP48E__8  |     1|
|80    |DSP48E__80 |     1|
|81    |DSP48E__81 |     1|
|82    |DSP48E__82 |     1|
|83    |DSP48E__83 |     1|
|84    |DSP48E__84 |     1|
|85    |DSP48E__85 |     1|
|86    |DSP48E__86 |     1|
|87    |DSP48E__87 |     1|
|88    |DSP48E__88 |     1|
|89    |DSP48E__89 |     1|
|90    |DSP48E__9  |     1|
|91    |DSP48E__90 |     1|
|92    |DSP48E__91 |     1|
|93    |DSP48E__92 |     1|
|94    |BIBUF      |   130|
|95    |BUFG       |    12|
|96    |CARRY4     |  1097|
|97    |DSP48E1    |     2|
|98    |IDDR       |    15|
|99    |IDELAYCTRL |     1|
|100   |IDELAYE2   |    15|
|101   |LUT1       |  2516|
|102   |LUT2       |  2625|
|103   |LUT3       |  2755|
|104   |LUT4       |  1323|
|105   |LUT5       |  1545|
|106   |LUT6       |  2772|
|107   |MMCME2_ADV |     4|
|108   |MUXCY      |    20|
|109   |MUXCY_L    |    18|
|110   |MUXF7      |   199|
|111   |MUXF8      |    12|
|112   |ODDR       |     1|
|113   |ODDR_1     |     1|
|114   |OSERDESE2  |    18|
|115   |PS7        |     1|
|116   |RAM32M     |    16|
|117   |RAM32X1D   |     1|
|118   |RAMB36E1   |     5|
|119   |RAMB36E1_1 |     1|
|120   |SRL16      |     1|
|121   |SRL16E     |  1011|
|122   |SRLC32E    |    47|
|123   |XORCY      |    24|
|124   |FDCE       |  4289|
|125   |FDPE       |    69|
|126   |FDR        |    30|
|127   |FDRE       | 14299|
|128   |FDSE       |   239|
|129   |IBUF       |     4|
|130   |IBUFDS     |    15|
|131   |IBUFGDS    |     2|
|132   |IOBUF      |    38|
|133   |OBUF       |    25|
|134   |OBUFDS     |    19|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
|      |Instance                                                                           |Module                                                               |Cells |
+------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
|1     |top                                                                                |                                                                     | 49539|
|2     |  i_system_wrapper                                                                 |system_wrapper                                                       | 49474|
|3     |    system_i                                                                       |system                                                               | 49472|
|4     |      axi_ad9122                                                                   |system_axi_ad9122_0                                                  | 24992|
|5     |        inst                                                                       |axi_ad9122                                                           | 24992|
|6     |          i_core                                                                   |axi_ad9122_core                                                      | 24406|
|7     |            i_channel_0                                                            |axi_ad9122_channel                                                   | 11920|
|8     |              i_dds_0                                                              |ad_dds_181                                                           |  2659|
|9     |                i_dds_1_0                                                          |ad_dds_1_257                                                         |  1303|
|10    |                  i_dds_scale                                                      |ad_mul__parameterized3_270                                           |   154|
|11    |                    i_mult_macro                                                   |MULT_MACRO_280                                                       |   154|
|12    |                  i_dds_sine                                                       |ad_dds_sine_271                                                      |  1133|
|13    |                    i_mul_s1                                                       |ad_mul_272                                                           |   157|
|14    |                      i_mult_macro                                                 |MULT_MACRO_279                                                       |   156|
|15    |                    i_mul_s2                                                       |ad_mul__parameterized0_273                                           |   189|
|16    |                      i_mult_macro                                                 |MULT_MACRO_278                                                       |   155|
|17    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_274                                           |   154|
|18    |                      i_mult_macro                                                 |MULT_MACRO_277                                                       |   154|
|19    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_275                                           |   154|
|20    |                      i_mult_macro                                                 |MULT_MACRO_276                                                       |   154|
|21    |                i_dds_1_1                                                          |ad_dds_1_258                                                         |  1303|
|22    |                  i_dds_scale                                                      |ad_mul__parameterized3_259                                           |   154|
|23    |                    i_mult_macro                                                   |MULT_MACRO_269                                                       |   154|
|24    |                  i_dds_sine                                                       |ad_dds_sine_260                                                      |  1133|
|25    |                    i_mul_s1                                                       |ad_mul_261                                                           |   157|
|26    |                      i_mult_macro                                                 |MULT_MACRO_268                                                       |   156|
|27    |                    i_mul_s2                                                       |ad_mul__parameterized0_262                                           |   189|
|28    |                      i_mult_macro                                                 |MULT_MACRO_267                                                       |   155|
|29    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_263                                           |   154|
|30    |                      i_mult_macro                                                 |MULT_MACRO_266                                                       |   154|
|31    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_264                                           |   154|
|32    |                      i_mult_macro                                                 |MULT_MACRO_265                                                       |   154|
|33    |              i_dds_1                                                              |ad_dds_182                                                           |  2659|
|34    |                i_dds_1_0                                                          |ad_dds_1_233                                                         |  1303|
|35    |                  i_dds_scale                                                      |ad_mul__parameterized3_246                                           |   154|
|36    |                    i_mult_macro                                                   |MULT_MACRO_256                                                       |   154|
|37    |                  i_dds_sine                                                       |ad_dds_sine_247                                                      |  1133|
|38    |                    i_mul_s1                                                       |ad_mul_248                                                           |   157|
|39    |                      i_mult_macro                                                 |MULT_MACRO_255                                                       |   156|
|40    |                    i_mul_s2                                                       |ad_mul__parameterized0_249                                           |   189|
|41    |                      i_mult_macro                                                 |MULT_MACRO_254                                                       |   155|
|42    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_250                                           |   154|
|43    |                      i_mult_macro                                                 |MULT_MACRO_253                                                       |   154|
|44    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_251                                           |   154|
|45    |                      i_mult_macro                                                 |MULT_MACRO_252                                                       |   154|
|46    |                i_dds_1_1                                                          |ad_dds_1_234                                                         |  1303|
|47    |                  i_dds_scale                                                      |ad_mul__parameterized3_235                                           |   154|
|48    |                    i_mult_macro                                                   |MULT_MACRO_245                                                       |   154|
|49    |                  i_dds_sine                                                       |ad_dds_sine_236                                                      |  1133|
|50    |                    i_mul_s1                                                       |ad_mul_237                                                           |   157|
|51    |                      i_mult_macro                                                 |MULT_MACRO_244                                                       |   156|
|52    |                    i_mul_s2                                                       |ad_mul__parameterized0_238                                           |   189|
|53    |                      i_mult_macro                                                 |MULT_MACRO_243                                                       |   155|
|54    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_239                                           |   154|
|55    |                      i_mult_macro                                                 |MULT_MACRO_242                                                       |   154|
|56    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_240                                           |   154|
|57    |                      i_mult_macro                                                 |MULT_MACRO_241                                                       |   154|
|58    |              i_dds_2                                                              |ad_dds_183                                                           |  2659|
|59    |                i_dds_1_0                                                          |ad_dds_1_209                                                         |  1303|
|60    |                  i_dds_scale                                                      |ad_mul__parameterized3_222                                           |   154|
|61    |                    i_mult_macro                                                   |MULT_MACRO_232                                                       |   154|
|62    |                  i_dds_sine                                                       |ad_dds_sine_223                                                      |  1133|
|63    |                    i_mul_s1                                                       |ad_mul_224                                                           |   157|
|64    |                      i_mult_macro                                                 |MULT_MACRO_231                                                       |   156|
|65    |                    i_mul_s2                                                       |ad_mul__parameterized0_225                                           |   189|
|66    |                      i_mult_macro                                                 |MULT_MACRO_230                                                       |   155|
|67    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_226                                           |   154|
|68    |                      i_mult_macro                                                 |MULT_MACRO_229                                                       |   154|
|69    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_227                                           |   154|
|70    |                      i_mult_macro                                                 |MULT_MACRO_228                                                       |   154|
|71    |                i_dds_1_1                                                          |ad_dds_1_210                                                         |  1303|
|72    |                  i_dds_scale                                                      |ad_mul__parameterized3_211                                           |   154|
|73    |                    i_mult_macro                                                   |MULT_MACRO_221                                                       |   154|
|74    |                  i_dds_sine                                                       |ad_dds_sine_212                                                      |  1133|
|75    |                    i_mul_s1                                                       |ad_mul_213                                                           |   157|
|76    |                      i_mult_macro                                                 |MULT_MACRO_220                                                       |   156|
|77    |                    i_mul_s2                                                       |ad_mul__parameterized0_214                                           |   189|
|78    |                      i_mult_macro                                                 |MULT_MACRO_219                                                       |   155|
|79    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_215                                           |   154|
|80    |                      i_mult_macro                                                 |MULT_MACRO_218                                                       |   154|
|81    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_216                                           |   154|
|82    |                      i_mult_macro                                                 |MULT_MACRO_217                                                       |   154|
|83    |              i_dds_3                                                              |ad_dds_184                                                           |  2691|
|84    |                i_dds_1_0                                                          |ad_dds_1_185                                                         |  1303|
|85    |                  i_dds_scale                                                      |ad_mul__parameterized3_198                                           |   154|
|86    |                    i_mult_macro                                                   |MULT_MACRO_208                                                       |   154|
|87    |                  i_dds_sine                                                       |ad_dds_sine_199                                                      |  1133|
|88    |                    i_mul_s1                                                       |ad_mul_200                                                           |   157|
|89    |                      i_mult_macro                                                 |MULT_MACRO_207                                                       |   156|
|90    |                    i_mul_s2                                                       |ad_mul__parameterized0_201                                           |   189|
|91    |                      i_mult_macro                                                 |MULT_MACRO_206                                                       |   155|
|92    |                    i_mul_s3_1                                                     |ad_mul__parameterized2_202                                           |   154|
|93    |                      i_mult_macro                                                 |MULT_MACRO_205                                                       |   154|
|94    |                    i_mul_s3_2                                                     |ad_mul__parameterized1_203                                           |   154|
|95    |                      i_mult_macro                                                 |MULT_MACRO_204                                                       |   154|
|96    |                i_dds_1_1                                                          |ad_dds_1_186                                                         |  1303|
|97    |                  i_dds_scale                                                      |ad_mul__parameterized3_187                                           |   154|
|98    |                    i_mult_macro                                                   |MULT_MACRO_197                                                       |   154|
|99    |                  i_dds_sine                                                       |ad_dds_sine_188                                                      |  1133|
|100   |                    i_mul_s1                                                       |ad_mul_189                                                           |   157|
|101   |                      i_mult_macro                                                 |MULT_MACRO_196                                                       |   156|
|102   |                    i_mul_s2                                                       |ad_mul__parameterized0_190                                           |   189|
|103   |                      i_mult_macro                                                 |MULT_MACRO_195                                                       |   155|
|104   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_191                                           |   154|
|105   |                      i_mult_macro                                                 |MULT_MACRO_194                                                       |   154|
|106   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_192                                           |   154|
|107   |                      i_mult_macro                                                 |MULT_MACRO_193                                                       |   154|
|108   |              i_up_dac_channel                                                     |up_dac_channel                                                       |   939|
|109   |                i_xfer_cntrl                                                       |up_xfer_cntrl__xdcDup__1                                             |   606|
|110   |            i_channel_1                                                            |axi_ad9122_channel__parameterized0                                   | 11950|
|111   |              i_dds_0                                                              |ad_dds                                                               |  2659|
|112   |                i_dds_1_0                                                          |ad_dds_1_157                                                         |  1303|
|113   |                  i_dds_scale                                                      |ad_mul__parameterized3_170                                           |   154|
|114   |                    i_mult_macro                                                   |MULT_MACRO_180                                                       |   154|
|115   |                  i_dds_sine                                                       |ad_dds_sine_171                                                      |  1133|
|116   |                    i_mul_s1                                                       |ad_mul_172                                                           |   157|
|117   |                      i_mult_macro                                                 |MULT_MACRO_179                                                       |   156|
|118   |                    i_mul_s2                                                       |ad_mul__parameterized0_173                                           |   189|
|119   |                      i_mult_macro                                                 |MULT_MACRO_178                                                       |   155|
|120   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_174                                           |   154|
|121   |                      i_mult_macro                                                 |MULT_MACRO_177                                                       |   154|
|122   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_175                                           |   154|
|123   |                      i_mult_macro                                                 |MULT_MACRO_176                                                       |   154|
|124   |                i_dds_1_1                                                          |ad_dds_1_158                                                         |  1303|
|125   |                  i_dds_scale                                                      |ad_mul__parameterized3_159                                           |   154|
|126   |                    i_mult_macro                                                   |MULT_MACRO_169                                                       |   154|
|127   |                  i_dds_sine                                                       |ad_dds_sine_160                                                      |  1133|
|128   |                    i_mul_s1                                                       |ad_mul_161                                                           |   157|
|129   |                      i_mult_macro                                                 |MULT_MACRO_168                                                       |   156|
|130   |                    i_mul_s2                                                       |ad_mul__parameterized0_162                                           |   189|
|131   |                      i_mult_macro                                                 |MULT_MACRO_167                                                       |   155|
|132   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_163                                           |   154|
|133   |                      i_mult_macro                                                 |MULT_MACRO_166                                                       |   154|
|134   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_164                                           |   154|
|135   |                      i_mult_macro                                                 |MULT_MACRO_165                                                       |   154|
|136   |              i_dds_1                                                              |ad_dds_88                                                            |  2659|
|137   |                i_dds_1_0                                                          |ad_dds_1_133                                                         |  1303|
|138   |                  i_dds_scale                                                      |ad_mul__parameterized3_146                                           |   154|
|139   |                    i_mult_macro                                                   |MULT_MACRO_156                                                       |   154|
|140   |                  i_dds_sine                                                       |ad_dds_sine_147                                                      |  1133|
|141   |                    i_mul_s1                                                       |ad_mul_148                                                           |   157|
|142   |                      i_mult_macro                                                 |MULT_MACRO_155                                                       |   156|
|143   |                    i_mul_s2                                                       |ad_mul__parameterized0_149                                           |   189|
|144   |                      i_mult_macro                                                 |MULT_MACRO_154                                                       |   155|
|145   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_150                                           |   154|
|146   |                      i_mult_macro                                                 |MULT_MACRO_153                                                       |   154|
|147   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_151                                           |   154|
|148   |                      i_mult_macro                                                 |MULT_MACRO_152                                                       |   154|
|149   |                i_dds_1_1                                                          |ad_dds_1_134                                                         |  1303|
|150   |                  i_dds_scale                                                      |ad_mul__parameterized3_135                                           |   154|
|151   |                    i_mult_macro                                                   |MULT_MACRO_145                                                       |   154|
|152   |                  i_dds_sine                                                       |ad_dds_sine_136                                                      |  1133|
|153   |                    i_mul_s1                                                       |ad_mul_137                                                           |   157|
|154   |                      i_mult_macro                                                 |MULT_MACRO_144                                                       |   156|
|155   |                    i_mul_s2                                                       |ad_mul__parameterized0_138                                           |   189|
|156   |                      i_mult_macro                                                 |MULT_MACRO_143                                                       |   155|
|157   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_139                                           |   154|
|158   |                      i_mult_macro                                                 |MULT_MACRO_142                                                       |   154|
|159   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_140                                           |   154|
|160   |                      i_mult_macro                                                 |MULT_MACRO_141                                                       |   154|
|161   |              i_dds_2                                                              |ad_dds_89                                                            |  2659|
|162   |                i_dds_1_0                                                          |ad_dds_1_109                                                         |  1303|
|163   |                  i_dds_scale                                                      |ad_mul__parameterized3_122                                           |   154|
|164   |                    i_mult_macro                                                   |MULT_MACRO_132                                                       |   154|
|165   |                  i_dds_sine                                                       |ad_dds_sine_123                                                      |  1133|
|166   |                    i_mul_s1                                                       |ad_mul_124                                                           |   157|
|167   |                      i_mult_macro                                                 |MULT_MACRO_131                                                       |   156|
|168   |                    i_mul_s2                                                       |ad_mul__parameterized0_125                                           |   189|
|169   |                      i_mult_macro                                                 |MULT_MACRO_130                                                       |   155|
|170   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_126                                           |   154|
|171   |                      i_mult_macro                                                 |MULT_MACRO_129                                                       |   154|
|172   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_127                                           |   154|
|173   |                      i_mult_macro                                                 |MULT_MACRO_128                                                       |   154|
|174   |                i_dds_1_1                                                          |ad_dds_1_110                                                         |  1303|
|175   |                  i_dds_scale                                                      |ad_mul__parameterized3_111                                           |   154|
|176   |                    i_mult_macro                                                   |MULT_MACRO_121                                                       |   154|
|177   |                  i_dds_sine                                                       |ad_dds_sine_112                                                      |  1133|
|178   |                    i_mul_s1                                                       |ad_mul_113                                                           |   157|
|179   |                      i_mult_macro                                                 |MULT_MACRO_120                                                       |   156|
|180   |                    i_mul_s2                                                       |ad_mul__parameterized0_114                                           |   189|
|181   |                      i_mult_macro                                                 |MULT_MACRO_119                                                       |   155|
|182   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_115                                           |   154|
|183   |                      i_mult_macro                                                 |MULT_MACRO_118                                                       |   154|
|184   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_116                                           |   154|
|185   |                      i_mult_macro                                                 |MULT_MACRO_117                                                       |   154|
|186   |              i_dds_3                                                              |ad_dds_90                                                            |  2691|
|187   |                i_dds_1_0                                                          |ad_dds_1                                                             |  1303|
|188   |                  i_dds_scale                                                      |ad_mul__parameterized3_98                                            |   154|
|189   |                    i_mult_macro                                                   |MULT_MACRO_108                                                       |   154|
|190   |                  i_dds_sine                                                       |ad_dds_sine_99                                                       |  1133|
|191   |                    i_mul_s1                                                       |ad_mul_100                                                           |   157|
|192   |                      i_mult_macro                                                 |MULT_MACRO_107                                                       |   156|
|193   |                    i_mul_s2                                                       |ad_mul__parameterized0_101                                           |   189|
|194   |                      i_mult_macro                                                 |MULT_MACRO_106                                                       |   155|
|195   |                    i_mul_s3_1                                                     |ad_mul__parameterized2_102                                           |   154|
|196   |                      i_mult_macro                                                 |MULT_MACRO_105                                                       |   154|
|197   |                    i_mul_s3_2                                                     |ad_mul__parameterized1_103                                           |   154|
|198   |                      i_mult_macro                                                 |MULT_MACRO_104                                                       |   154|
|199   |                i_dds_1_1                                                          |ad_dds_1_91                                                          |  1303|
|200   |                  i_dds_scale                                                      |ad_mul__parameterized3                                               |   154|
|201   |                    i_mult_macro                                                   |MULT_MACRO_97                                                        |   154|
|202   |                  i_dds_sine                                                       |ad_dds_sine                                                          |  1133|
|203   |                    i_mul_s1                                                       |ad_mul_92                                                            |   157|
|204   |                      i_mult_macro                                                 |MULT_MACRO_96                                                        |   156|
|205   |                    i_mul_s2                                                       |ad_mul__parameterized0                                               |   189|
|206   |                      i_mult_macro                                                 |MULT_MACRO_95                                                        |   155|
|207   |                    i_mul_s3_1                                                     |ad_mul__parameterized2                                               |   154|
|208   |                      i_mult_macro                                                 |MULT_MACRO_94                                                        |   154|
|209   |                    i_mul_s3_2                                                     |ad_mul__parameterized1                                               |   154|
|210   |                      i_mult_macro                                                 |MULT_MACRO_93                                                        |   154|
|211   |              i_up_dac_channel                                                     |up_dac_channel__parameterized0                                       |   969|
|212   |                i_xfer_cntrl                                                       |up_xfer_cntrl                                                        |   594|
|213   |            i_up_dac_common                                                        |up_dac_common                                                        |   502|
|214   |              i_clock_mon                                                          |up_clock_mon__xdcDup__2                                              |   204|
|215   |              i_core_rst_reg                                                       |ad_rst__xdcDup__3                                                    |     5|
|216   |              i_mmcm_rst_reg                                                       |ad_rst__xdcDup__4                                                    |     3|
|217   |              i_xfer_cntrl                                                         |up_xfer_cntrl__parameterized0                                        |    34|
|218   |              i_xfer_status                                                        |up_xfer_status__xdcDup__2                                            |    38|
|219   |          i_if                                                                     |axi_ad9122_if                                                        |    64|
|220   |            i_serdes_clk                                                           |ad_serdes_clk                                                        |    25|
|221   |              i_mmcm_drp                                                           |ad_mmcm_drp                                                          |    24|
|222   |            i_serdes_out_clk                                                       |ad_serdes_out__parameterized1                                        |     2|
|223   |            i_serdes_out_data                                                      |ad_serdes_out                                                        |    32|
|224   |            i_serdes_out_frame                                                     |ad_serdes_out__parameterized0                                        |     2|
|225   |          i_up_axi                                                                 |up_axi_87                                                            |   522|
|226   |      axi_ad9643                                                                   |system_axi_ad9643_0                                                  |  4032|
|227   |        inst                                                                       |axi_ad9643                                                           |  4032|
|228   |          i_channel_0                                                              |axi_ad9643_channel                                                   |  1315|
|229   |            i_ad_datafmt                                                           |ad_datafmt_80                                                        |    23|
|230   |            i_ad_dcfilter                                                          |ad_dcfilter_81                                                       |   233|
|231   |            i_ad_iqcor                                                             |ad_iqcor                                                             |   458|
|232   |              i_mul_i                                                              |ad_mul_84                                                            |   170|
|233   |                i_mult_macro                                                       |MULT_MACRO_86                                                        |   154|
|234   |              i_mul_q                                                              |ad_mul__parameterized4                                               |   154|
|235   |                i_mult_macro                                                       |MULT_MACRO_85                                                        |   154|
|236   |            i_pnmon                                                                |axi_ad9643_pnmon_82                                                  |   142|
|237   |              i_pnmon                                                              |ad_pnmon_83                                                          |    95|
|238   |            i_up_adc_channel                                                       |up_adc_channel                                                       |   459|
|239   |              i_xfer_cntrl                                                         |up_xfer_cntrl__parameterized1                                        |   177|
|240   |              i_xfer_status                                                        |up_xfer_status__xdcDup__3                                            |    38|
|241   |          i_channel_1                                                              |axi_ad9643_channel__parameterized0                                   |  1346|
|242   |            i_ad_datafmt                                                           |ad_datafmt                                                           |    23|
|243   |            i_ad_dcfilter                                                          |ad_dcfilter                                                          |   233|
|244   |            i_ad_iqcor                                                             |ad_iqcor__parameterized0                                             |   458|
|245   |              i_mul_i                                                              |ad_mul                                                               |   154|
|246   |                i_mult_macro                                                       |MULT_MACRO_79                                                        |   154|
|247   |              i_mul_q                                                              |ad_mul__parameterized5                                               |   170|
|248   |                i_mult_macro                                                       |MULT_MACRO                                                           |   154|
|249   |            i_pnmon                                                                |axi_ad9643_pnmon                                                     |   142|
|250   |              i_pnmon                                                              |ad_pnmon                                                             |    95|
|251   |            i_up_adc_channel                                                       |up_adc_channel__parameterized0                                       |   490|
|252   |              i_xfer_cntrl                                                         |up_xfer_cntrl__parameterized2                                        |   177|
|253   |              i_xfer_status                                                        |up_xfer_status                                                       |    38|
|254   |          i_delay_cntrl                                                            |up_delay_cntrl                                                       |   104|
|255   |            i_delay_rst_reg                                                        |ad_rst__xdcDup__5                                                    |     3|
|256   |          i_if                                                                     |axi_ad9643_if                                                        |   229|
|257   |            \g_adc_if[0].i_adc_data                                                |ad_lvds_in                                                           |     4|
|258   |            \g_adc_if[10].i_adc_data                                               |ad_lvds_in_66                                                        |     4|
|259   |            \g_adc_if[11].i_adc_data                                               |ad_lvds_in_67                                                        |     4|
|260   |            \g_adc_if[12].i_adc_data                                               |ad_lvds_in_68                                                        |     4|
|261   |            \g_adc_if[13].i_adc_data                                               |ad_lvds_in_69                                                        |     4|
|262   |            \g_adc_if[1].i_adc_data                                                |ad_lvds_in_70                                                        |     4|
|263   |            \g_adc_if[2].i_adc_data                                                |ad_lvds_in_71                                                        |     4|
|264   |            \g_adc_if[3].i_adc_data                                                |ad_lvds_in_72                                                        |     4|
|265   |            \g_adc_if[4].i_adc_data                                                |ad_lvds_in_73                                                        |     4|
|266   |            \g_adc_if[5].i_adc_data                                                |ad_lvds_in_74                                                        |     4|
|267   |            \g_adc_if[6].i_adc_data                                                |ad_lvds_in_75                                                        |     4|
|268   |            \g_adc_if[7].i_adc_data                                                |ad_lvds_in_76                                                        |     4|
|269   |            \g_adc_if[8].i_adc_data                                                |ad_lvds_in_77                                                        |     4|
|270   |            \g_adc_if[9].i_adc_data                                                |ad_lvds_in_78                                                        |     4|
|271   |            i_adc_clk                                                              |ad_lvds_clk                                                          |     2|
|272   |            i_adc_or                                                               |ad_lvds_in__parameterized0                                           |     5|
|273   |          i_up_adc_common                                                          |up_adc_common                                                        |   438|
|274   |            i_clock_mon                                                            |up_clock_mon                                                         |   193|
|275   |            i_core_rst_reg                                                         |ad_rst__xdcDup__6                                                    |     4|
|276   |            i_xfer_cntrl                                                           |up_xfer_cntrl__parameterized3                                        |    32|
|277   |            i_xfer_status                                                          |up_xfer_status__parameterized0                                       |    38|
|278   |          i_up_axi                                                                 |up_axi_65                                                            |   563|
|279   |      refclk_clkgen                                                                |system_refclk_clkgen_0                                               |     3|
|280   |        inst                                                                       |system_refclk_clkgen_0_clk_wiz                                       |     3|
|281   |      sys_audio_clkgen                                                             |system_sys_audio_clkgen_0                                            |     5|
|282   |        inst                                                                       |system_sys_audio_clkgen_0_clk_wiz                                    |     5|
|283   |      util_cpack_ad9643                                                            |system_util_cpack_ad9643_0                                           |  1169|
|284   |        inst                                                                       |util_cpack                                                           |  1169|
|285   |          \g_dsf[0].i_dsf                                                          |util_cpack_dsf                                                       |   556|
|286   |          \g_dsf[1].i_dsf                                                          |util_cpack_dsf__parameterized0                                       |   133|
|287   |          \g_mux[0].i_mux                                                          |util_cpack_mux                                                       |   125|
|288   |          \g_mux[1].i_mux                                                          |util_cpack_mux_64                                                    |   122|
|289   |      util_upack_ad9122                                                            |system_util_upack_ad9122_0                                           |  2002|
|290   |        inst                                                                       |util_upack                                                           |  2002|
|291   |          \g_dmx[0].i_dmx                                                          |util_upack_dmx                                                       |   217|
|292   |          \g_dmx[1].i_dmx                                                          |util_upack_dmx_61                                                    |   219|
|293   |          \g_dmx[2].i_dmx                                                          |util_upack_dmx_62                                                    |   218|
|294   |          \g_dmx[3].i_dmx                                                          |util_upack_dmx_63                                                    |   217|
|295   |          \g_dsf[0].i_dsf                                                          |util_upack_dsf                                                       |   854|
|296   |          \g_dsf[1].i_dsf                                                          |util_upack_dsf__parameterized0                                       |   130|
|297   |      axi_ad9122_dma                                                               |system_axi_ad9122_dma_0                                              |  1982|
|298   |        inst                                                                       |axi_dmac                                                             |  1982|
|299   |          i_request_arb                                                            |dmac_request_arb                                                     |  1453|
|300   |            i_dest_dma_fifo                                                        |dmac_dest_fifo_inf                                                   |    98|
|301   |              i_data_mover                                                         |dmac_data_mover                                                      |    67|
|302   |              i_response_generator                                                 |dmac_response_generator                                              |    30|
|303   |            i_dest_req_fifo                                                        |util_axis_fifo__parameterized0                                       |    18|
|304   |              i_raddr_sync                                                         |sync_bits__parameterized1                                            |     6|
|305   |              i_waddr_sync                                                         |sync_bits__parameterized0                                            |     3|
|306   |            i_dest_response_fifo                                                   |util_axis_fifo__parameterized2                                       |    10|
|307   |              i_raddr_sync                                                         |sync_bits__parameterized5                                            |     4|
|308   |              i_waddr_sync                                                         |sync_bits__parameterized4                                            |     3|
|309   |            i_dest_slice                                                           |axi_register_slice__parameterized1                                   |   391|
|310   |            i_dest_slice2                                                          |axi_register_slice__parameterized0                                   |     1|
|311   |            i_fifo                                                                 |util_axis_fifo                                                       |   148|
|312   |              i_address_gray                                                       |fifo_address_gray_pipelined                                          |   145|
|313   |                i_raddr_sync                                                       |sync_gray__xdcDup__1                                                 |    51|
|314   |                i_waddr_sync                                                       |sync_gray                                                            |    52|
|315   |            i_req_gen                                                              |dmac_request_generator_57                                            |    82|
|316   |            i_req_splitter                                                         |splitter__parameterized0                                             |    10|
|317   |            i_src_dma_mm                                                           |dmac_src_mm_axi                                                      |   187|
|318   |              i_addr_gen                                                           |dmac_address_generator_59                                            |   116|
|319   |              i_data_mover                                                         |dmac_data_mover__parameterized0                                      |    66|
|320   |              i_req_splitter                                                       |splitter_60                                                          |     5|
|321   |            i_src_repack                                                           |util_axis_resize                                                     |   132|
|322   |            i_src_req_fifo                                                         |util_axis_fifo__parameterized1                                       |    43|
|323   |              i_raddr_sync                                                         |sync_bits__parameterized3                                            |     4|
|324   |              i_waddr_sync                                                         |sync_bits__parameterized2                                            |     3|
|325   |            i_src_slice                                                            |axi_register_slice_58                                                |   198|
|326   |            i_sync_control_dest                                                    |sync_bits__parameterized6                                            |     4|
|327   |            i_sync_control_src                                                     |sync_bits__parameterized8                                            |     4|
|328   |            i_sync_dest_request_id                                                 |sync_bits__xdcDup__1                                                 |    10|
|329   |            i_sync_req_response_id                                                 |sync_bits__xdcDup__2                                                 |    13|
|330   |            i_sync_src_request_id                                                  |sync_bits__xdcDup__3                                                 |    12|
|331   |            i_sync_status_dest                                                     |sync_bits__parameterized7                                            |     4|
|332   |            i_sync_status_src                                                      |sync_bits__parameterized9                                            |     7|
|333   |          i_up_axi                                                                 |up_axi__parameterized0                                               |   380|
|334   |      axi_ad9643_dma                                                               |system_axi_ad9643_dma_0                                              |  1589|
|335   |        inst                                                                       |axi_dmac__parameterized0                                             |  1589|
|336   |          i_request_arb                                                            |dmac_request_arb__parameterized0                                     |  1061|
|337   |            i_dest_dma_mm                                                          |dmac_dest_mm_axi                                                     |   219|
|338   |              i_addr_gen                                                           |dmac_address_generator                                               |   116|
|339   |              i_data_mover                                                         |dmac_data_mover__parameterized1                                      |    68|
|340   |              i_req_splitter                                                       |splitter                                                             |     5|
|341   |              i_response_handler                                                   |dmac_response_handler                                                |    30|
|342   |            i_dest_req_fifo                                                        |util_axis_fifo__parameterized4                                       |    56|
|343   |              i_raddr_sync                                                         |sync_bits__parameterized12                                           |     6|
|344   |              i_waddr_sync                                                         |sync_bits__parameterized11                                           |     4|
|345   |            i_dest_response_fifo                                                   |util_axis_fifo__parameterized6                                       |    11|
|346   |              i_raddr_sync                                                         |sync_bits__parameterized16                                           |     5|
|347   |              i_waddr_sync                                                         |sync_bits__parameterized15                                           |     3|
|348   |            i_dest_slice                                                           |axi_register_slice                                                   |   199|
|349   |            i_dest_slice2                                                          |axi_register_slice__parameterized2                                   |     1|
|350   |            i_fifo                                                                 |util_axis_fifo__parameterized3                                       |    82|
|351   |              i_address_sync                                                       |fifo_address_sync                                                    |    80|
|352   |            i_req_gen                                                              |dmac_request_generator                                               |    82|
|353   |            i_req_splitter                                                         |splitter__parameterized1                                             |    10|
|354   |            i_src_dma_fifo                                                         |dmac_src_fifo_inf                                                    |    67|
|355   |              i_data_mover                                                         |dmac_data_mover__parameterized2                                      |    65|
|356   |            i_src_req_fifo                                                         |util_axis_fifo__parameterized5                                       |    15|
|357   |              i_raddr_sync                                                         |sync_bits__parameterized14                                           |     4|
|358   |              i_waddr_sync                                                         |sync_bits__parameterized13                                           |     4|
|359   |            i_src_slice                                                            |axi_register_slice_56                                                |   196|
|360   |            i_sync_control_dest                                                    |sync_bits__parameterized17                                           |     4|
|361   |            i_sync_control_src                                                     |sync_bits__parameterized19                                           |     4|
|362   |            i_sync_req_response_id                                                 |sync_bits__xdcDup__4                                                 |    13|
|363   |            i_sync_src_request_id                                                  |sync_bits                                                            |    10|
|364   |            i_sync_status_dest                                                     |sync_bits__parameterized18                                           |     4|
|365   |            i_sync_status_src                                                      |sync_bits__parameterized20                                           |     7|
|366   |          i_up_axi                                                                 |up_axi__parameterized1                                               |   380|
|367   |      axi_cpu_interconnect                                                         |system_axi_cpu_interconnect_0                                        |  1790|
|368   |        xbar                                                                       |system_xbar_0                                                        |   584|
|369   |          inst                                                                     |axi_crossbar_v2_1_8_axi_crossbar                                     |   584|
|370   |            \gen_sasd.crossbar_sasd_0                                              |axi_crossbar_v2_1_8_crossbar_sasd                                    |   584|
|371   |              addr_arbiter_inst                                                    |axi_crossbar_v2_1_8_addr_arbiter_sasd                                |   193|
|372   |              \gen_decerr.decerr_slave_inst                                        |axi_crossbar_v2_1_8_decerr_slave                                     |    18|
|373   |              reg_slice_r                                                          |axi_register_slice_v2_1_7_axic_register_slice__parameterized8        |   312|
|374   |              splitter_ar                                                          |axi_crossbar_v2_1_8_splitter__parameterized0                         |     8|
|375   |              splitter_aw                                                          |axi_crossbar_v2_1_8_splitter                                         |    24|
|376   |        s00_couplers                                                               |s00_couplers_imp_WZLZH6                                              |  1206|
|377   |          auto_pc                                                                  |system_auto_pc_0                                                     |  1206|
|378   |            inst                                                                   |axi_protocol_converter_v2_1_7_axi_protocol_converter                 |  1206|
|379   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                |axi_protocol_converter_v2_1_7_b2s                                    |  1206|
|380   |                \RD.ar_channel_0                                                   |axi_protocol_converter_v2_1_7_b2s_ar_channel                         |   195|
|381   |                  ar_cmd_fsm_0                                                     |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                         |    33|
|382   |                  cmd_translator_0                                                 |axi_protocol_converter_v2_1_7_b2s_cmd_translator_53                  |   150|
|383   |                    incr_cmd_0                                                     |axi_protocol_converter_v2_1_7_b2s_incr_cmd_54                        |    56|
|384   |                    wrap_cmd_0                                                     |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_55                        |    89|
|385   |                \RD.r_channel_0                                                    |axi_protocol_converter_v2_1_7_b2s_r_channel                          |   124|
|386   |                  rd_data_fifo_0                                                   |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1        |    72|
|387   |                  transaction_fifo_0                                               |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2        |    38|
|388   |                SI_REG                                                             |axi_register_slice_v2_1_7_axi_register_slice                         |   615|
|389   |                  ar_pipe                                                          |axi_register_slice_v2_1_7_axic_register_slice                        |   208|
|390   |                  aw_pipe                                                          |axi_register_slice_v2_1_7_axic_register_slice_52                     |   208|
|391   |                  b_pipe                                                           |axi_register_slice_v2_1_7_axic_register_slice__parameterized1        |    50|
|392   |                  r_pipe                                                           |axi_register_slice_v2_1_7_axic_register_slice__parameterized2        |   149|
|393   |                \WR.aw_channel_0                                                   |axi_protocol_converter_v2_1_7_b2s_aw_channel                         |   199|
|394   |                  aw_cmd_fsm_0                                                     |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                         |    36|
|395   |                  cmd_translator_0                                                 |axi_protocol_converter_v2_1_7_b2s_cmd_translator                     |   147|
|396   |                    incr_cmd_0                                                     |axi_protocol_converter_v2_1_7_b2s_incr_cmd                           |    54|
|397   |                    wrap_cmd_0                                                     |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                           |    89|
|398   |                \WR.b_channel_0                                                    |axi_protocol_converter_v2_1_7_b2s_b_channel                          |    72|
|399   |                  bid_fifo_0                                                       |axi_protocol_converter_v2_1_7_b2s_simple_fifo                        |    37|
|400   |                  bresp_fifo_0                                                     |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0        |    10|
|401   |      axi_hdmi_clkgen                                                              |system_axi_hdmi_clkgen_0                                             |   500|
|402   |        inst                                                                       |axi_clkgen                                                           |   500|
|403   |          i_mmcm_drp                                                               |ad_mmcm_drp__parameterized0                                          |    23|
|404   |          i_up_axi                                                                 |up_axi_51                                                            |   351|
|405   |          i_up_clkgen                                                              |up_clkgen                                                            |   126|
|406   |            i_mmcm_rst_reg                                                         |ad_rst                                                               |     2|
|407   |      axi_hdmi_core                                                                |system_axi_hdmi_core_0                                               |  5387|
|408   |        inst                                                                       |axi_hdmi_tx                                                          |  5387|
|409   |          i_tx_core                                                                |axi_hdmi_tx_core                                                     |  3367|
|410   |            i_csc_RGB2CrYCb                                                        |ad_csc_RGB2CrYCb                                                     |  2565|
|411   |              i_csc_1_Cb                                                           |ad_csc_1__parameterized1                                             |   794|
|412   |                i_add_c4                                                           |ad_csc_1_add__parameterized1                                         |   329|
|413   |                i_mul_c1                                                           |ad_csc_1_mul_45                                                      |   155|
|414   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_50                                        |   155|
|415   |                i_mul_c2                                                           |ad_csc_1_mul_46                                                      |   155|
|416   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_49                                        |   155|
|417   |                i_mul_c3                                                           |ad_csc_1_mul_47                                                      |   155|
|418   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_48                                        |   155|
|419   |              i_csc_1_Cr                                                           |ad_csc_1                                                             |   810|
|420   |                i_add_c4                                                           |ad_csc_1_add                                                         |   343|
|421   |                i_mul_c1                                                           |ad_csc_1_mul_41                                                      |   155|
|422   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_44                                        |   155|
|423   |                i_mul_c2                                                           |ad_csc_1_mul_42                                                      |   157|
|424   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_43                                        |   155|
|425   |                i_mul_c3                                                           |ad_csc_1_mul__parameterized0                                         |   155|
|426   |                  i_mult_macro                                                     |MULT_MACRO__parameterized1                                           |   155|
|427   |              i_csc_1_Y                                                            |ad_csc_1__parameterized0                                             |   745|
|428   |                i_add_c4                                                           |ad_csc_1_add__parameterized0                                         |   280|
|429   |                i_mul_c1                                                           |ad_csc_1_mul                                                         |   155|
|430   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_40                                        |   155|
|431   |                i_mul_c2                                                           |ad_csc_1_mul_37                                                      |   155|
|432   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0_39                                        |   155|
|433   |                i_mul_c3                                                           |ad_csc_1_mul_38                                                      |   155|
|434   |                  i_mult_macro                                                     |MULT_MACRO__parameterized0                                           |   155|
|435   |            i_es                                                                   |axi_hdmi_tx_es                                                       |    95|
|436   |            i_mem                                                                  |ad_mem                                                               |    36|
|437   |            i_ss_444to422                                                          |ad_ss_444to422                                                       |   185|
|438   |          i_up                                                                     |up_hdmi_tx                                                           |  1274|
|439   |            i_clock_mon                                                            |up_clock_mon__xdcDup__1                                              |   192|
|440   |            i_core_rst_reg                                                         |ad_rst__xdcDup__1                                                    |     4|
|441   |            i_vdma_rst_reg                                                         |ad_rst__xdcDup__2                                                    |     4|
|442   |            i_vdma_xfer_status                                                     |up_xfer_status__xdcDup__1                                            |    39|
|443   |            i_xfer_cntrl                                                           |up_xfer_cntrl__parameterized4                                        |   608|
|444   |            i_xfer_status                                                          |up_xfer_status__parameterized1                                       |    34|
|445   |          i_up_axi                                                                 |up_axi                                                               |   516|
|446   |          i_vdma                                                                   |axi_hdmi_tx_vdma                                                     |   229|
|447   |      axi_hdmi_dma                                                                 |system_axi_hdmi_dma_0                                                |  2658|
|448   |        U0                                                                         |axi_vdma                                                             |  2658|
|449   |          AXI_LITE_REG_INTERFACE_I                                                 |axi_vdma_reg_if                                                      |   516|
|450   |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                         |axi_vdma_lite_if                                                     |   447|
|451   |          \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                |axi_vdma_mngr                                                        |   614|
|452   |            I_CMDSTS                                                               |axi_vdma_cmdsts_if                                                   |    61|
|453   |            I_SM                                                                   |axi_vdma_sm                                                          |   262|
|454   |            I_STS_MNGR                                                             |axi_vdma_sts_mngr                                                    |     4|
|455   |            VIDEO_GENLOCK_I                                                        |axi_vdma_genlock_mngr                                                |    41|
|456   |              \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                             |axi_vdma_genlock_mux                                                 |     6|
|457   |            VIDEO_REG_I                                                            |axi_vdma_vidreg_module                                               |   221|
|458   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                |axi_vdma_vregister                                                   |   217|
|459   |          \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                          |axi_vdma_fsync_gen                                                   |     6|
|460   |          \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                     |axi_vdma_mm2s_linebuf                                                |   444|
|461   |            \GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO  |axi_vdma_sfifo                                                       |   121|
|462   |              fg_inst                                                              |fifo_generator_v13_0_1                                               |   121|
|463   |                inst_fifo_gen                                                      |fifo_generator_v13_0_1_synth                                         |   121|
|464   |                  \gconvfifo.rf                                                    |fifo_generator_top                                                   |   114|
|465   |                    \grf.rf                                                        |fifo_generator_ramfifo                                               |   114|
|466   |                      \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                                             |    65|
|467   |                        \gr1.rfwft                                                 |rd_fwft                                                              |    12|
|468   |                        \grss.rsts                                                 |rd_status_flags_ss                                                   |    12|
|469   |                          c1                                                       |compare_35                                                           |     5|
|470   |                          c2                                                       |compare_36                                                           |     6|
|471   |                        rpntr                                                      |rd_bin_cntr                                                          |    41|
|472   |                      \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                                             |    48|
|473   |                        \gwss.wsts                                                 |wr_status_flags_ss                                                   |    13|
|474   |                          c0                                                       |compare                                                              |     5|
|475   |                          c1                                                       |compare_34                                                           |     6|
|476   |                        wpntr                                                      |wr_bin_cntr                                                          |    35|
|477   |                      \gntv_or_sync_fifo.mem                                       |memory                                                               |     1|
|478   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                  |blk_mem_gen_v8_3_1                                                   |     1|
|479   |                          inst_blk_mem_gen                                         |blk_mem_gen_v8_3_1_synth                                             |     1|
|480   |                            \gnativebmg.native_blk_mem_gen                         |blk_mem_gen_top                                                      |     1|
|481   |                              \valid.cstr                                          |blk_mem_gen_generic_cstr                                             |     1|
|482   |                                \ramloop[0].ram.r                                  |blk_mem_gen_prim_width                                               |     1|
|483   |                                  \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper                                             |     1|
|484   |                  \reset_gen_cc.rstblk_cc                                          |reset_blk_ramfifo                                                    |     7|
|485   |            \GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                      |axi_vdma_skid_buf                                                    |   210|
|486   |          \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                |axi_vdma_reg_module                                                  |   235|
|487   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                       |axi_vdma_regdirect                                                   |   156|
|488   |            I_DMA_REGISTER                                                         |axi_vdma_register                                                    |    74|
|489   |            LITE_READ_MUX_I                                                        |axi_vdma_reg_mux                                                     |     0|
|490   |          \GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                            |axi_vdma_sof_gen                                                     |     6|
|491   |          \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                        |axi_vdma_vid_cdc                                                     |    46|
|492   |          I_AXI_DMA_INTRPT                                                         |axi_vdma_intrpt                                                      |    79|
|493   |          I_PRMRY_DATAMOVER                                                        |axi_datamover                                                        |   664|
|494   |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                     |axi_datamover_mm2s_full_wrap                                         |   664|
|495   |              I_ADDR_CNTL                                                          |axi_datamover_addr_cntl                                              |   117|
|496   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                    |axi_datamover_fifo__parameterized1                                   |    64|
|497   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f__parameterized1                                           |    59|
|498   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f__parameterized1                                       |    59|
|499   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f_33                                             |    10|
|500   |                      DYNSHREG_F_I                                                 |dynshreg_f__parameterized1                                           |    48|
|501   |              I_CMD_STATUS                                                         |axi_datamover_cmd_status                                             |    89|
|502   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                |axi_datamover_fifo__parameterized0                                   |    20|
|503   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f__parameterized0                                           |    16|
|504   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f__parameterized0                                       |    16|
|505   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f_32                                             |     7|
|506   |                      DYNSHREG_F_I                                                 |dynshreg_f__parameterized0                                           |     7|
|507   |                I_CMD_FIFO                                                         |axi_datamover_fifo                                                   |    69|
|508   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f                                                           |    65|
|509   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f                                                       |    65|
|510   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f_31                                             |     7|
|511   |                      DYNSHREG_F_I                                                 |dynshreg_f                                                           |    56|
|512   |              I_MSTR_PCC                                                           |axi_datamover_pcc                                                    |   344|
|513   |              I_RD_DATA_CNTL                                                       |axi_datamover_rddata_cntl                                            |   101|
|514   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                               |axi_datamover_fifo__parameterized2                                   |    45|
|515   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                        |srl_fifo_f__parameterized2                                           |    41|
|516   |                    I_SRL_FIFO_RBU_F                                               |srl_fifo_rbu_f__parameterized2                                       |    41|
|517   |                      CNTR_INCR_DECR_ADDN_F_I                                      |cntr_incr_decr_addn_f                                                |    16|
|518   |                      DYNSHREG_F_I                                                 |dynshreg_f__parameterized2                                           |    24|
|519   |              I_RD_STATUS_CNTLR                                                    |axi_datamover_rd_status_cntl                                         |     7|
|520   |              I_RESET                                                              |axi_datamover_reset                                                  |     6|
|521   |          I_RST_MODULE                                                             |axi_vdma_rst_module                                                  |    46|
|522   |            \GEN_RESET_FOR_MM2S.RESET_I                                            |axi_vdma_reset                                                       |    41|
|523   |      axi_hp0_interconnect                                                         |system_axi_hp0_interconnect_0                                        |   375|
|524   |        s00_couplers                                                               |s00_couplers_imp_372X83                                              |   375|
|525   |          auto_pc                                                                  |system_auto_pc_1                                                     |   375|
|526   |            inst                                                                   |axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0 |   375|
|527   |              \gen_axi4_axi3.axi3_conv_inst                                        |axi_protocol_converter_v2_1_7_axi3_conv                              |   375|
|528   |                \USE_READ.USE_SPLIT_R.read_addr_inst                               |axi_protocol_converter_v2_1_7_a_axi3_conv                            |   375|
|529   |                  \USE_R_CHANNEL.cmd_queue                                         |axi_data_fifo_v2_1_6_axic_fifo                                       |    98|
|530   |                    inst                                                           |axi_data_fifo_v2_1_6_fifo_gen                                        |    98|
|531   |                      fifo_gen_inst                                                |fifo_generator_v13_0_1__parameterized0                               |    84|
|532   |                        inst_fifo_gen                                              |fifo_generator_v13_0_1_synth__parameterized0                         |    84|
|533   |                          \gconvfifo.rf                                            |fifo_generator_top__parameterized0                                   |    76|
|534   |                            \grf.rf                                                |fifo_generator_ramfifo__parameterized0                               |    76|
|535   |                              \gntv_or_sync_fifo.gl0.rd                            |rd_logic__parameterized0                                             |    31|
|536   |                                \gr1.rfwft                                         |rd_fwft__parameterized0                                              |    11|
|537   |                                \grss.rsts                                         |rd_status_flags_ss__parameterized0                                   |     1|
|538   |                                rpntr                                              |rd_bin_cntr__parameterized0                                          |    19|
|539   |                              \gntv_or_sync_fifo.gl0.wr                            |wr_logic__parameterized0                                             |    23|
|540   |                                \gwss.wsts                                         |wr_status_flags_ss__parameterized0                                   |     4|
|541   |                                wpntr                                              |wr_bin_cntr__parameterized0                                          |    19|
|542   |                              \gntv_or_sync_fifo.mem                               |memory__parameterized0                                               |     4|
|543   |                                \gdm.dm                                            |dmem                                                                 |     3|
|544   |                              rstblk                                               |reset_blk_ramfifo__parameterized2                                    |    18|
|545   |                          \reset_gen_cc.rstblk_cc                                  |reset_blk_ramfifo__parameterized1                                    |     8|
|546   |      axi_hp1_interconnect                                                         |system_axi_hp1_interconnect_0                                        |     0|
|547   |      axi_hp2_interconnect                                                         |system_axi_hp2_interconnect_0                                        |     0|
|548   |      util_ad9643_adc_fifo                                                         |system_util_ad9643_adc_fifo_0                                        |   119|
|549   |        inst                                                                       |util_wfifo                                                           |   119|
|550   |          i_mem                                                                    |ad_mem__parameterized0                                               |     1|
|551   |      sys_rstgen                                                                   |system_sys_rstgen_0                                                  |    64|
|552   |        U0                                                                         |proc_sys_reset                                                       |    64|
|553   |          EXT_LPF                                                                  |lpf                                                                  |    19|
|554   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                             |cdc_sync__parameterized1                                             |     5|
|555   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                             |cdc_sync__parameterized0                                             |     5|
|556   |          SEQ                                                                      |sequence_psr                                                         |    40|
|557   |            SEQ_COUNTER                                                            |proc_sys_reset_v5_0_8_upcnt_n                                        |    14|
|558   |      sys_ps7                                                                      |system_sys_ps7_0                                                     |   291|
|559   |        inst                                                                       |processing_system7_v5_5_processing_system7                           |   291|
|560   |          xlnx_axi_wrshim_unwrap_inst_gp0                                          |xlnx_axi_wrshim_unwrap                                               |    18|
|561   |          xlnx_axi_wrshim_unwrap_inst_gp1                                          |xlnx_axi_wrshim_unwrap_30                                            |    18|
|562   |      sys_logic_inv                                                                |system_sys_logic_inv_0                                               |     1|
|563   |      sys_concat_intc                                                              |system_sys_concat_intc_0                                             |     0|
|564   |      sys_i2c_mixer                                                                |system_sys_i2c_mixer_0                                               |     2|
|565   |      axi_spdif_tx_core                                                            |system_axi_spdif_tx_core_0                                           |   326|
|566   |        inst                                                                       |axi_spdif_tx                                                         |   326|
|567   |          TENC                                                                     |tx_encoder                                                           |   155|
|568   |          ctrlif                                                                   |axi_ctrlif__parameterized0                                           |    50|
|569   |          \pl330_dma_gen.fifo                                                      |pl330_dma_fifo__parameterized1                                       |    56|
|570   |            fifo                                                                   |dma_fifo__parameterized0                                             |    48|
|571   |      axi_iic_main                                                                 |system_axi_iic_main_0                                                |   865|
|572   |        U0                                                                         |axi_iic_6                                                            |   865|
|573   |          X_IIC                                                                    |iic_7                                                                |   865|
|574   |            DYN_MASTER_I                                                           |dynamic_master_8                                                     |    34|
|575   |            FILTER_I                                                               |filter_9                                                             |    10|
|576   |              SCL_DEBOUNCE                                                         |debounce_26                                                          |     6|
|577   |                INPUT_DOUBLE_REGS                                                  |cdc_sync_29                                                          |     6|
|578   |              SDA_DEBOUNCE                                                         |debounce_27                                                          |     4|
|579   |                INPUT_DOUBLE_REGS                                                  |cdc_sync_28                                                          |     4|
|580   |            IIC_CONTROL_I                                                          |iic_control_10                                                       |   261|
|581   |              BITCNT                                                               |axi_iic_v2_0_10_upcnt_n__parameterized0_21                           |    15|
|582   |              CLKCNT                                                               |axi_iic_v2_0_10_upcnt_n_22                                           |    31|
|583   |              I2CDATA_REG                                                          |shift8_23                                                            |    18|
|584   |              I2CHEADER_REG                                                        |shift8_24                                                            |    14|
|585   |              SETUP_CNT                                                            |axi_iic_v2_0_10_upcnt_n_25                                           |    26|
|586   |            READ_FIFO_I                                                            |SRL_FIFO_11                                                          |    32|
|587   |            REG_INTERFACE_I                                                        |reg_interface_12                                                     |   205|
|588   |            WRITE_FIFO_CTRL_I                                                      |SRL_FIFO__parameterized0_13                                          |    21|
|589   |            WRITE_FIFO_I                                                           |SRL_FIFO_14                                                          |    33|
|590   |            X_AXI_IPIF_SSP1                                                        |axi_ipif_ssp1_15                                                     |   265|
|591   |              AXI_LITE_IPIF_I                                                      |axi_lite_ipif_16                                                     |   225|
|592   |                I_SLAVE_ATTACHMENT                                                 |slave_attachment_19                                                  |   225|
|593   |                  I_DECODER                                                        |address_decoder_20                                                   |   120|
|594   |              X_INTERRUPT_CONTROL                                                  |interrupt_control_17                                                 |    23|
|595   |              X_SOFT_RESET                                                         |soft_reset_18                                                        |    13|
|596   |      axi_iic_fmc                                                                  |system_axi_iic_fmc_0                                                 |   865|
|597   |        U0                                                                         |axi_iic                                                              |   865|
|598   |          X_IIC                                                                    |iic                                                                  |   865|
|599   |            DYN_MASTER_I                                                           |dynamic_master                                                       |    34|
|600   |            FILTER_I                                                               |filter                                                               |    10|
|601   |              SCL_DEBOUNCE                                                         |debounce                                                             |     6|
|602   |                INPUT_DOUBLE_REGS                                                  |cdc_sync_5                                                           |     6|
|603   |              SDA_DEBOUNCE                                                         |debounce_4                                                           |     4|
|604   |                INPUT_DOUBLE_REGS                                                  |cdc_sync                                                             |     4|
|605   |            IIC_CONTROL_I                                                          |iic_control                                                          |   261|
|606   |              BITCNT                                                               |axi_iic_v2_0_10_upcnt_n__parameterized0                              |    15|
|607   |              CLKCNT                                                               |axi_iic_v2_0_10_upcnt_n                                              |    31|
|608   |              I2CDATA_REG                                                          |shift8                                                               |    18|
|609   |              I2CHEADER_REG                                                        |shift8_2                                                             |    14|
|610   |              SETUP_CNT                                                            |axi_iic_v2_0_10_upcnt_n_3                                            |    26|
|611   |            READ_FIFO_I                                                            |SRL_FIFO                                                             |    32|
|612   |            REG_INTERFACE_I                                                        |reg_interface                                                        |   205|
|613   |            WRITE_FIFO_CTRL_I                                                      |SRL_FIFO__parameterized0                                             |    21|
|614   |            WRITE_FIFO_I                                                           |SRL_FIFO_1                                                           |    33|
|615   |            X_AXI_IPIF_SSP1                                                        |axi_ipif_ssp1                                                        |   265|
|616   |              AXI_LITE_IPIF_I                                                      |axi_lite_ipif                                                        |   225|
|617   |                I_SLAVE_ATTACHMENT                                                 |slave_attachment                                                     |   225|
|618   |                  I_DECODER                                                        |address_decoder                                                      |   120|
|619   |              X_INTERRUPT_CONTROL                                                  |interrupt_control                                                    |    23|
|620   |              X_SOFT_RESET                                                         |soft_reset                                                           |    13|
|621   |      axi_i2s_adi                                                                  |system_axi_i2s_adi_0                                                 |   455|
|622   |        inst                                                                       |axi_i2s_adi                                                          |   455|
|623   |          ctrl                                                                     |i2s_controller                                                       |   259|
|624   |            clkgen                                                                 |i2s_clkgen                                                           |    84|
|625   |            \rx_gen.rx                                                             |i2s_rx                                                               |    69|
|626   |            \rx_gen.rx_sync                                                        |fifo_synchronizer__xdcDup__1                                         |    21|
|627   |            \tx_gen.tx                                                             |i2s_tx                                                               |    47|
|628   |            tx_sync                                                                |fifo_synchronizer                                                    |    20|
|629   |          ctrlif                                                                   |axi_ctrlif                                                           |    62|
|630   |          \pl330_dma_rx_gen.rx_fifo                                                |pl330_dma_fifo__parameterized0                                       |    38|
|631   |            fifo                                                                   |dma_fifo_0                                                           |    29|
|632   |          \pl330_dma_tx_gen.tx_fifo                                                |pl330_dma_fifo                                                       |    38|
|633   |            fifo                                                                   |dma_fifo                                                             |    29|
+------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:59 ; elapsed = 00:08:24 . Memory (MB): peak = 1234.152 ; gain = 1062.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5527 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:07:48 . Memory (MB): peak = 1234.152 ; gain = 537.340
Synthesis Optimization Complete : Time (s): cpu = 00:07:59 ; elapsed = 00:08:27 . Memory (MB): peak = 1234.152 ; gain = 1062.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/refclk_clkgen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Finished Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Finished Sourcing Tcl File [c:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 14 instances
  DSP48E => DSP48E1: 93 instances
  FDR => FDRE: 30 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 19 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1732 Infos, 274 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:07 ; elapsed = 00:08:34 . Memory (MB): peak = 1234.152 ; gain = 916.738
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.152 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1234.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 08 10:52:09 2018...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top.dcp
INFO: [Netlist 29-17] Analyzing 1314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_board.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_board.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.941 ; gain = 506.684
INFO: [Timing 38-2] Deriving generated clocks [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc:56]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_early.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_late.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1088.188 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1088.188 ; gain = 0.000
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4.2 (64-bit) build 1494164
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1088.188 ; gain = 900.020
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1088.188 ; gain = 0.000

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e655483c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26544eb98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 123 cells.
Phase 2 Constant Propagation | Checksum: 1555d6a0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4284 unconnected nets.
INFO: [Opt 31-11] Eliminated 537 unconnected cells.
Phase 3 Sweep | Checksum: 1b4eff2b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1b4eff2b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 18f1399f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.188 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1088.188 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18f1399f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 5 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1508ce04a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1263.910 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1508ce04a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.910 ; gain = 175.723
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1263.910 ; gain = 175.723
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1263.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 7be62130

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1263.910 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 7be62130

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 7be62130

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 77846634

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b1e81e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1dfeb7c61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 217187ebe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 217187ebe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 173b5f48c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1abdf2c5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1abdf2c5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13feccc67

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12808ed6c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 21c84312f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 21c84312f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21c84312f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21c84312f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 21c84312f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1acbcf9f0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1acbcf9f0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 12a815211

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 12a815211

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 12a815211

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 196413c99

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 196413c99

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 196413c99

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:21 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.108. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17a8456bf

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a8456bf

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1263.910 ; gain = 0.000
Ending Placer Task | Checksum: c38399dd

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 1263.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.910 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1263.910 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1263.910 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1263.910 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 225a57a6d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.108 | TNS=-0.194 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 2a33a7cbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/active_reg_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[27].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[26].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_9_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_9
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[23].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[23]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[18]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[31].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[31]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[29].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[29]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[25].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[25]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_12_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_12
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_13_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_13
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_10_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_10
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_11_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_11
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[20].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[20]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[16].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[16]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[4].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[4].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[24]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[23].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[23]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/src_ready.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_ready_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]_0[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[26].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_p[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_p_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg_n_0_[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/cdc_sync_stage1_reg[4][1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data_out_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice/_dest_ready.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice/bwd_ready_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]_0[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid.  Did not re-place instance i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data_out_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/src_fifo_repacked_valid.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_valid_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_pnmon/Q[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_pnmon/adc_pn_data_pn_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data_out_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/up_rdata_reg[18][0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[31].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[31]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice2/_dest_valid.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice2/fwd_valid_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/dest_fifo_repacked_valid.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/valid_reg
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1ff31fa89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1263.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.062 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 2497db82d
----- Checksum: : 1a47b5825 : a5026008 

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1263.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.910 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (fixed_io_mio[53], fixed_io_mio[52], fixed_io_mio[51], fixed_io_mio[50], fixed_io_mio[49], fixed_io_mio[48], fixed_io_mio[47], fixed_io_mio[46], fixed_io_mio[45], fixed_io_mio[44], fixed_io_mio[43], fixed_io_mio[42], fixed_io_mio[41], fixed_io_mio[40], fixed_io_mio[39] (the first 15 of 38 listed)); LVCMOS33 (fixed_io_mio[15], fixed_io_mio[14], fixed_io_mio[13], fixed_io_mio[12], fixed_io_mio[11], fixed_io_mio[10], fixed_io_mio[9], fixed_io_mio[8], fixed_io_mio[7], fixed_io_mio[6], fixed_io_mio[5], fixed_io_mio[4], fixed_io_mio[3], fixed_io_mio[2], fixed_io_mio[1] (the first 15 of 16 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[31], gpio_bd[30], gpio_bd[29], gpio_bd[28], gpio_bd[27], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[4], gpio_bd[3] (the first 15 of 18 listed)); LVCMOS33 (gpio_bd[26], gpio_bd[25], gpio_bd[24], gpio_bd[23], gpio_bd[22], gpio_bd[21], gpio_bd[20], gpio_bd[19], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b9fe96 ConstDB: 0 ShapeSum: a3950ed9 RouteDB: a5026008

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6430adcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1282.219 ; gain = 18.309

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6430adcb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1286.754 ; gain = 22.844

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6430adcb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1294.953 ; gain = 31.043
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 147d785d8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1346.504 ; gain = 82.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=-0.401 | THS=-462.224|

Phase 2 Router Initialization | Checksum: 159e59672

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f0faca12

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1921
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 8b17d555

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.206 | TNS=-0.902 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 160cebdbf

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 225bccd59

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.1.2 GlobIterForTiming | Checksum: 19c78459c

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.1 Global Iteration 0 | Checksum: 19c78459c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 10a881852

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.174 | TNS=-0.453 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 14a9a5aa6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1bf43b256

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.2.2 GlobIterForTiming | Checksum: 33680809

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.2 Global Iteration 1 | Checksum: 33680809

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1fa4e3121

Time (s): cpu = 00:01:36 ; elapsed = 00:01:07 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 27408ebae

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4 Rip-up And Reroute | Checksum: 27408ebae

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 5 Delay and Skew Optimization | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 27af91ec2

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1ea256f8c

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.64642 %
  Global Horizontal Routing Utilization  = 7.13218 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21792f328

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.049  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1ec40ee8d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:01:27 . Memory (MB): peak = 1380.438 ; gain = 116.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1380.438 ; gain = 116.527
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.438 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1380.438 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.438 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (REQP-125) connects_CLKINSEL_both_active - i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (REQP-181) writefirst - Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 94 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13065440 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 1605.566 ; gain = 225.129
INFO: [Common 17-206] Exiting Vivado at Thu Feb 08 10:58:41 2018...
