// Seed: 3539935557
module module_0 ();
  tri id_1 = 1;
endmodule
module module_1 ();
  wire id_2;
  wire id_3;
  id_4 :
  assert property (@(1) 1)
  else id_1 = #1 id_4;
  assign id_3 = id_3;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input wor id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12
);
  assign id_6 = id_7;
  assign id_1 = 1;
  module_0();
endmodule
