# ripple_carry_adder
4-bit Ripple Carry Adder implemented in Verilog using AMD Vivado. Includes modular full adder design, structural instantiation, behavioral simulation, RTL schematic analysis, and synthesis flow exploration to understand carry propagation and FPGA optimization behavior.
