|Rcv
reset => in_FSM:input_FSM.reset
reset => FIFO_8:data_FIFO.aclr
reset => FIFO_1:start_stop_FIFO.aclr
reset => FIFO_1:valid_FIFO.aclr
reset => FIFO_1:discard_FIFO.aclr
reset => out_FSM:output_FSM.reset
clk_phy => in_FSM:input_FSM.clk_phy
clk_phy => FIFO_8:data_FIFO.wrclk
clk_phy => FIFO_1:start_stop_FIFO.wrclk
clk_phy => FIFO_1:valid_FIFO.wrclk
clk_phy => FIFO_1:discard_FIFO.wrclk
clk_sys => FIFO_8:data_FIFO.rdclk
clk_sys => FIFO_1:start_stop_FIFO.rdclk
clk_sys => FIFO_1:valid_FIFO.rdclk
clk_sys => FIFO_1:discard_FIFO.rdclk
clk_sys => out_FSM:output_FSM.clk_sys
data_in[0] => in_FSM:input_FSM.data_in[0]
data_in[1] => in_FSM:input_FSM.data_in[1]
data_in[2] => in_FSM:input_FSM.data_in[2]
data_in[3] => in_FSM:input_FSM.data_in[3]
valid_in => in_FSM:input_FSM.valid_in
data_out[0] << out_FSM:output_FSM.data_out[0]
data_out[1] << out_FSM:output_FSM.data_out[1]
data_out[2] << out_FSM:output_FSM.data_out[2]
data_out[3] << out_FSM:output_FSM.data_out[3]
data_out[4] << out_FSM:output_FSM.data_out[4]
data_out[5] << out_FSM:output_FSM.data_out[5]
data_out[6] << out_FSM:output_FSM.data_out[6]
data_out[7] << out_FSM:output_FSM.data_out[7]
data_valid_out << out_FSM:output_FSM.data_valid_out
ctrl_out[0] << out_FSM:output_FSM.ctrl_out[0]
ctrl_out[1] << out_FSM:output_FSM.ctrl_out[1]
ctrl_out[2] << out_FSM:output_FSM.ctrl_out[2]
ctrl_out[3] << out_FSM:output_FSM.ctrl_out[3]
ctrl_out[4] << out_FSM:output_FSM.ctrl_out[4]
ctrl_out[5] << out_FSM:output_FSM.ctrl_out[5]
ctrl_out[6] << out_FSM:output_FSM.ctrl_out[6]
ctrl_out[7] << out_FSM:output_FSM.ctrl_out[7]
ctrl_out[8] << out_FSM:output_FSM.ctrl_out[8]
ctrl_out[9] << out_FSM:output_FSM.ctrl_out[9]
ctrl_out[10] << out_FSM:output_FSM.ctrl_out[10]
ctrl_out[11] << out_FSM:output_FSM.ctrl_out[11]
ctrl_out[12] << out_FSM:output_FSM.ctrl_out[12]
ctrl_out[13] << out_FSM:output_FSM.ctrl_out[13]
ctrl_out[14] << out_FSM:output_FSM.ctrl_out[14]
ctrl_out[15] << out_FSM:output_FSM.ctrl_out[15]
ctrl_out[16] << out_FSM:output_FSM.ctrl_out[16]
ctrl_out[17] << out_FSM:output_FSM.ctrl_out[17]
ctrl_out[18] << out_FSM:output_FSM.ctrl_out[18]
ctrl_out[19] << out_FSM:output_FSM.ctrl_out[19]
ctrl_out[20] << out_FSM:output_FSM.ctrl_out[20]
ctrl_out[21] << out_FSM:output_FSM.ctrl_out[21]
ctrl_out[22] << out_FSM:output_FSM.ctrl_out[22]
ctrl_out[23] << out_FSM:output_FSM.ctrl_out[23]
ctrl_valid_out << out_FSM:output_FSM.ctrl_valid_out
discard_out << out_FSM:output_FSM.discard_out
seq_num_out[0] << out_FSM:output_FSM.seq_num_out[0]
seq_num_out[1] << out_FSM:output_FSM.seq_num_out[1]
seq_num_out[2] << out_FSM:output_FSM.seq_num_out[2]
seq_num_out[3] << out_FSM:output_FSM.seq_num_out[3]
seq_num_out[4] << out_FSM:output_FSM.seq_num_out[4]
seq_num_out[5] << out_FSM:output_FSM.seq_num_out[5]
seq_num_out[6] << out_FSM:output_FSM.seq_num_out[6]
seq_num_out[7] << out_FSM:output_FSM.seq_num_out[7]
seq_num_out[8] << out_FSM:output_FSM.seq_num_out[8]
seq_num_out[9] << out_FSM:output_FSM.seq_num_out[9]
seq_num_out[10] << out_FSM:output_FSM.seq_num_out[10]
seq_num_out[11] << out_FSM:output_FSM.seq_num_out[11]
seq_num_out[12] << out_FSM:output_FSM.seq_num_out[12]
seq_num_out[13] << out_FSM:output_FSM.seq_num_out[13]
seq_num_out[14] << out_FSM:output_FSM.seq_num_out[14]


|Rcv|in_FSM:input_FSM
reset => sequence_detector:preamble_detector.reset
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => my_state.ACLR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => CRC:CRC_detector.RESET
clk_phy => sequence_detector:preamble_detector.clk
clk_phy => count[0].CLK
clk_phy => count[1].CLK
clk_phy => count[2].CLK
clk_phy => count[3].CLK
clk_phy => count[4].CLK
clk_phy => count[5].CLK
clk_phy => count[6].CLK
clk_phy => count[7].CLK
clk_phy => count[8].CLK
clk_phy => count[9].CLK
clk_phy => count[10].CLK
clk_phy => count[11].CLK
clk_phy => my_state.CLK
clk_phy => data[0].CLK
clk_phy => data[1].CLK
clk_phy => data[2].CLK
clk_phy => data[3].CLK
clk_phy => data[4].CLK
clk_phy => data[5].CLK
clk_phy => data[6].CLK
clk_phy => data[7].CLK
clk_phy => CRC:CRC_detector.CLOCK
data_in[0] => data[4].DATAIN
data_in[0] => data[0].DATAIN
data_in[1] => data[5].DATAIN
data_in[1] => data[1].DATAIN
data_in[2] => data[6].DATAIN
data_in[2] => data[2].DATAIN
data_in[3] => data[7].DATAIN
data_in[3] => data[3].DATAIN
valid_in => process_2.IN1
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => CRC:CRC_detector.D_VALID
valid_in => my_state.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
valid_in => count.OUTPUTSELECT
wren_FIFOs <= wren_FIFOs.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= sequence_detector:preamble_detector.data_out[0]
data_out[1] <= sequence_detector:preamble_detector.data_out[1]
data_out[2] <= sequence_detector:preamble_detector.data_out[2]
data_out[3] <= sequence_detector:preamble_detector.data_out[3]
data_out[4] <= sequence_detector:preamble_detector.data_out[4]
data_out[5] <= sequence_detector:preamble_detector.data_out[5]
data_out[6] <= sequence_detector:preamble_detector.data_out[6]
data_out[7] <= sequence_detector:preamble_detector.data_out[7]
start_stop_out <= my_state.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
discard_out <= discard_out.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|in_FSM:input_FSM|sequence_detector:preamble_detector
reset => data_reg[7][0].ACLR
reset => data_reg[7][1].ACLR
reset => data_reg[7][2].ACLR
reset => data_reg[7][3].ACLR
reset => data_reg[7][4].ACLR
reset => data_reg[7][5].ACLR
reset => data_reg[7][6].ACLR
reset => data_reg[7][7].ACLR
reset => data_reg[6][0].ACLR
reset => data_reg[6][1].ACLR
reset => data_reg[6][2].ACLR
reset => data_reg[6][3].ACLR
reset => data_reg[6][4].ACLR
reset => data_reg[6][5].ACLR
reset => data_reg[6][6].ACLR
reset => data_reg[6][7].ACLR
reset => data_reg[5][0].ACLR
reset => data_reg[5][1].ACLR
reset => data_reg[5][2].ACLR
reset => data_reg[5][3].ACLR
reset => data_reg[5][4].ACLR
reset => data_reg[5][5].ACLR
reset => data_reg[5][6].ACLR
reset => data_reg[5][7].ACLR
reset => data_reg[4][0].ACLR
reset => data_reg[4][1].ACLR
reset => data_reg[4][2].ACLR
reset => data_reg[4][3].ACLR
reset => data_reg[4][4].ACLR
reset => data_reg[4][5].ACLR
reset => data_reg[4][6].ACLR
reset => data_reg[4][7].ACLR
reset => data_reg[3][0].ACLR
reset => data_reg[3][1].ACLR
reset => data_reg[3][2].ACLR
reset => data_reg[3][3].ACLR
reset => data_reg[3][4].ACLR
reset => data_reg[3][5].ACLR
reset => data_reg[3][6].ACLR
reset => data_reg[3][7].ACLR
reset => data_reg[2][0].ACLR
reset => data_reg[2][1].ACLR
reset => data_reg[2][2].ACLR
reset => data_reg[2][3].ACLR
reset => data_reg[2][4].ACLR
reset => data_reg[2][5].ACLR
reset => data_reg[2][6].ACLR
reset => data_reg[2][7].ACLR
reset => data_reg[1][0].ACLR
reset => data_reg[1][1].ACLR
reset => data_reg[1][2].ACLR
reset => data_reg[1][3].ACLR
reset => data_reg[1][4].ACLR
reset => data_reg[1][5].ACLR
reset => data_reg[1][6].ACLR
reset => data_reg[1][7].ACLR
reset => data_reg[0][0].ACLR
reset => data_reg[0][1].ACLR
reset => data_reg[0][2].ACLR
reset => data_reg[0][3].ACLR
reset => data_reg[0][4].ACLR
reset => data_reg[0][5].ACLR
reset => data_reg[0][6].ACLR
reset => data_reg[0][7].ACLR
clk => data_reg[7][0].CLK
clk => data_reg[7][1].CLK
clk => data_reg[7][2].CLK
clk => data_reg[7][3].CLK
clk => data_reg[7][4].CLK
clk => data_reg[7][5].CLK
clk => data_reg[7][6].CLK
clk => data_reg[7][7].CLK
clk => data_reg[6][0].CLK
clk => data_reg[6][1].CLK
clk => data_reg[6][2].CLK
clk => data_reg[6][3].CLK
clk => data_reg[6][4].CLK
clk => data_reg[6][5].CLK
clk => data_reg[6][6].CLK
clk => data_reg[6][7].CLK
clk => data_reg[5][0].CLK
clk => data_reg[5][1].CLK
clk => data_reg[5][2].CLK
clk => data_reg[5][3].CLK
clk => data_reg[5][4].CLK
clk => data_reg[5][5].CLK
clk => data_reg[5][6].CLK
clk => data_reg[5][7].CLK
clk => data_reg[4][0].CLK
clk => data_reg[4][1].CLK
clk => data_reg[4][2].CLK
clk => data_reg[4][3].CLK
clk => data_reg[4][4].CLK
clk => data_reg[4][5].CLK
clk => data_reg[4][6].CLK
clk => data_reg[4][7].CLK
clk => data_reg[3][0].CLK
clk => data_reg[3][1].CLK
clk => data_reg[3][2].CLK
clk => data_reg[3][3].CLK
clk => data_reg[3][4].CLK
clk => data_reg[3][5].CLK
clk => data_reg[3][6].CLK
clk => data_reg[3][7].CLK
clk => data_reg[2][0].CLK
clk => data_reg[2][1].CLK
clk => data_reg[2][2].CLK
clk => data_reg[2][3].CLK
clk => data_reg[2][4].CLK
clk => data_reg[2][5].CLK
clk => data_reg[2][6].CLK
clk => data_reg[2][7].CLK
clk => data_reg[1][0].CLK
clk => data_reg[1][1].CLK
clk => data_reg[1][2].CLK
clk => data_reg[1][3].CLK
clk => data_reg[1][4].CLK
clk => data_reg[1][5].CLK
clk => data_reg[1][6].CLK
clk => data_reg[1][7].CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
valid_in => data_reg[6][4].ENA
valid_in => data_reg[6][3].ENA
valid_in => data_reg[6][2].ENA
valid_in => data_reg[6][1].ENA
valid_in => data_reg[6][0].ENA
valid_in => data_reg[7][7].ENA
valid_in => data_reg[7][6].ENA
valid_in => data_reg[7][5].ENA
valid_in => data_reg[7][4].ENA
valid_in => data_reg[7][3].ENA
valid_in => data_reg[7][2].ENA
valid_in => data_reg[7][1].ENA
valid_in => data_reg[7][0].ENA
valid_in => data_reg[6][5].ENA
valid_in => data_reg[6][6].ENA
valid_in => data_reg[6][7].ENA
valid_in => data_reg[5][0].ENA
valid_in => data_reg[5][1].ENA
valid_in => data_reg[5][2].ENA
valid_in => data_reg[5][3].ENA
valid_in => data_reg[5][4].ENA
valid_in => data_reg[5][5].ENA
valid_in => data_reg[5][6].ENA
valid_in => data_reg[5][7].ENA
valid_in => data_reg[4][0].ENA
valid_in => data_reg[4][1].ENA
valid_in => data_reg[4][2].ENA
valid_in => data_reg[4][3].ENA
valid_in => data_reg[4][4].ENA
valid_in => data_reg[4][5].ENA
valid_in => data_reg[4][6].ENA
valid_in => data_reg[4][7].ENA
valid_in => data_reg[3][0].ENA
valid_in => data_reg[3][1].ENA
valid_in => data_reg[3][2].ENA
valid_in => data_reg[3][3].ENA
valid_in => data_reg[3][4].ENA
valid_in => data_reg[3][5].ENA
valid_in => data_reg[3][6].ENA
valid_in => data_reg[3][7].ENA
valid_in => data_reg[2][0].ENA
valid_in => data_reg[2][1].ENA
valid_in => data_reg[2][2].ENA
valid_in => data_reg[2][3].ENA
valid_in => data_reg[2][4].ENA
valid_in => data_reg[2][5].ENA
valid_in => data_reg[2][6].ENA
valid_in => data_reg[2][7].ENA
valid_in => data_reg[1][0].ENA
valid_in => data_reg[1][1].ENA
valid_in => data_reg[1][2].ENA
valid_in => data_reg[1][3].ENA
valid_in => data_reg[1][4].ENA
valid_in => data_reg[1][5].ENA
valid_in => data_reg[1][6].ENA
valid_in => data_reg[1][7].ENA
valid_in => data_reg[0][0].ENA
valid_in => data_reg[0][1].ENA
valid_in => data_reg[0][2].ENA
valid_in => data_reg[0][3].ENA
valid_in => data_reg[0][4].ENA
valid_in => data_reg[0][5].ENA
valid_in => data_reg[0][6].ENA
valid_in => data_reg[0][7].ENA
data_in[0] => data_reg[0][0].DATAIN
data_in[1] => data_reg[0][1].DATAIN
data_in[2] => data_reg[0][2].DATAIN
data_in[3] => data_reg[0][3].DATAIN
data_in[4] => data_reg[0][4].DATAIN
data_in[5] => data_reg[0][5].DATAIN
data_in[6] => data_reg[0][6].DATAIN
data_in[7] => data_reg[0][7].DATAIN
sequence_in[0] => Equal0.IN7
sequence_in[1] => Equal0.IN6
sequence_in[2] => Equal0.IN5
sequence_in[3] => Equal0.IN4
sequence_in[4] => Equal0.IN3
sequence_in[5] => Equal0.IN2
sequence_in[6] => Equal0.IN1
sequence_in[7] => Equal0.IN0
sequence_in[8] => Equal1.IN7
sequence_in[9] => Equal1.IN6
sequence_in[10] => Equal1.IN5
sequence_in[11] => Equal1.IN4
sequence_in[12] => Equal1.IN3
sequence_in[13] => Equal1.IN2
sequence_in[14] => Equal1.IN1
sequence_in[15] => Equal1.IN0
sequence_in[16] => Equal2.IN7
sequence_in[17] => Equal2.IN6
sequence_in[18] => Equal2.IN5
sequence_in[19] => Equal2.IN4
sequence_in[20] => Equal2.IN3
sequence_in[21] => Equal2.IN2
sequence_in[22] => Equal2.IN1
sequence_in[23] => Equal2.IN0
sequence_in[24] => Equal3.IN7
sequence_in[25] => Equal3.IN6
sequence_in[26] => Equal3.IN5
sequence_in[27] => Equal3.IN4
sequence_in[28] => Equal3.IN3
sequence_in[29] => Equal3.IN2
sequence_in[30] => Equal3.IN1
sequence_in[31] => Equal3.IN0
sequence_in[32] => Equal4.IN7
sequence_in[33] => Equal4.IN6
sequence_in[34] => Equal4.IN5
sequence_in[35] => Equal4.IN4
sequence_in[36] => Equal4.IN3
sequence_in[37] => Equal4.IN2
sequence_in[38] => Equal4.IN1
sequence_in[39] => Equal4.IN0
sequence_in[40] => Equal5.IN7
sequence_in[41] => Equal5.IN6
sequence_in[42] => Equal5.IN5
sequence_in[43] => Equal5.IN4
sequence_in[44] => Equal5.IN3
sequence_in[45] => Equal5.IN2
sequence_in[46] => Equal5.IN1
sequence_in[47] => Equal5.IN0
sequence_in[48] => Equal6.IN7
sequence_in[49] => Equal6.IN6
sequence_in[50] => Equal6.IN5
sequence_in[51] => Equal6.IN4
sequence_in[52] => Equal6.IN3
sequence_in[53] => Equal6.IN2
sequence_in[54] => Equal6.IN1
sequence_in[55] => Equal6.IN0
sequence_in[56] => Equal7.IN7
sequence_in[57] => Equal7.IN6
sequence_in[58] => Equal7.IN5
sequence_in[59] => Equal7.IN4
sequence_in[60] => Equal7.IN3
sequence_in[61] => Equal7.IN2
sequence_in[62] => Equal7.IN1
sequence_in[63] => Equal7.IN0
data_out[0] <= data_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
detected_out <= process_1.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|in_FSM:input_FSM|CRC:CRC_detector
CLOCK => s_crc_valid.CLK
CLOCK => s_crc[0].CLK
CLOCK => s_crc[1].CLK
CLOCK => s_crc[2].CLK
CLOCK => s_crc[3].CLK
CLOCK => s_crc[4].CLK
CLOCK => s_crc[5].CLK
CLOCK => s_crc[6].CLK
CLOCK => s_crc[7].CLK
CLOCK => s_crc_reg[0].CLK
CLOCK => s_crc_reg[1].CLK
CLOCK => s_crc_reg[2].CLK
CLOCK => s_crc_reg[3].CLK
CLOCK => s_crc_reg[4].CLK
CLOCK => s_crc_reg[5].CLK
CLOCK => s_crc_reg[6].CLK
CLOCK => s_crc_reg[7].CLK
CLOCK => s_crc_reg[8].CLK
CLOCK => s_crc_reg[9].CLK
CLOCK => s_crc_reg[10].CLK
CLOCK => s_crc_reg[11].CLK
CLOCK => s_crc_reg[12].CLK
CLOCK => s_crc_reg[13].CLK
CLOCK => s_crc_reg[14].CLK
CLOCK => s_crc_reg[15].CLK
CLOCK => s_crc_reg[16].CLK
CLOCK => s_crc_reg[17].CLK
CLOCK => s_crc_reg[18].CLK
CLOCK => s_crc_reg[19].CLK
CLOCK => s_crc_reg[20].CLK
CLOCK => s_crc_reg[21].CLK
CLOCK => s_crc_reg[22].CLK
CLOCK => s_crc_reg[23].CLK
CLOCK => s_crc_reg[24].CLK
CLOCK => s_crc_reg[25].CLK
CLOCK => s_crc_reg[26].CLK
CLOCK => s_crc_reg[27].CLK
CLOCK => s_crc_reg[28].CLK
CLOCK => s_crc_reg[29].CLK
CLOCK => s_crc_reg[30].CLK
CLOCK => s_crc_reg[31].CLK
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc_reg.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc.OUTPUTSELECT
RESET => s_crc_valid.OUTPUTSELECT
DATA[0] => newcrc.IN0
DATA[0] => newcrc.IN0
DATA[0] => newcrc.IN0
DATA[0] => newcrc.IN0
DATA[0] => newcrc.IN0
DATA[1] => newcrc.IN0
DATA[1] => newcrc.IN0
DATA[1] => newcrc.IN0
DATA[1] => newcrc.IN0
DATA[1] => newcrc.IN1
DATA[2] => newcrc.IN0
DATA[2] => newcrc.IN1
DATA[2] => newcrc.IN0
DATA[2] => newcrc.IN1
DATA[2] => newcrc.IN1
DATA[2] => newcrc.IN1
DATA[2] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN0
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[3] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN0
DATA[4] => newcrc.IN1
DATA[4] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[5] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[6] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
DATA[7] => newcrc.IN1
LOAD_INIT => Mux0.IN4
LOAD_INIT => Mux1.IN4
LOAD_INIT => Mux2.IN4
LOAD_INIT => Mux3.IN4
LOAD_INIT => Mux4.IN4
LOAD_INIT => Mux5.IN4
LOAD_INIT => Mux6.IN4
LOAD_INIT => Mux7.IN4
LOAD_INIT => Mux8.IN4
LOAD_INIT => Mux9.IN4
LOAD_INIT => Mux10.IN4
LOAD_INIT => Mux11.IN4
LOAD_INIT => Mux12.IN4
LOAD_INIT => Mux13.IN4
LOAD_INIT => Mux14.IN4
LOAD_INIT => Mux15.IN4
LOAD_INIT => Mux16.IN4
LOAD_INIT => Mux17.IN4
LOAD_INIT => Mux18.IN4
LOAD_INIT => Mux19.IN4
LOAD_INIT => Mux20.IN4
LOAD_INIT => Mux21.IN4
LOAD_INIT => Mux22.IN4
LOAD_INIT => Mux23.IN4
LOAD_INIT => Mux24.IN5
LOAD_INIT => Mux25.IN5
LOAD_INIT => Mux26.IN5
LOAD_INIT => Mux27.IN5
LOAD_INIT => Mux28.IN5
LOAD_INIT => Mux29.IN5
LOAD_INIT => Mux30.IN5
LOAD_INIT => Mux31.IN5
LOAD_INIT => Mux32.IN4
LOAD_INIT => Mux33.IN4
LOAD_INIT => Mux34.IN4
LOAD_INIT => Mux35.IN4
LOAD_INIT => Mux36.IN4
LOAD_INIT => Mux37.IN4
LOAD_INIT => Mux38.IN4
LOAD_INIT => Mux39.IN4
CALC => Mux0.IN5
CALC => Mux1.IN5
CALC => Mux2.IN5
CALC => Mux3.IN5
CALC => Mux4.IN5
CALC => Mux5.IN5
CALC => Mux6.IN5
CALC => Mux7.IN5
CALC => Mux8.IN5
CALC => Mux9.IN5
CALC => Mux10.IN5
CALC => Mux11.IN5
CALC => Mux12.IN5
CALC => Mux13.IN5
CALC => Mux14.IN5
CALC => Mux15.IN5
CALC => Mux16.IN5
CALC => Mux17.IN5
CALC => Mux18.IN5
CALC => Mux19.IN5
CALC => Mux20.IN5
CALC => Mux21.IN5
CALC => Mux22.IN5
CALC => Mux23.IN5
CALC => Mux24.IN6
CALC => Mux25.IN6
CALC => Mux26.IN6
CALC => Mux27.IN6
CALC => Mux28.IN6
CALC => Mux29.IN6
CALC => Mux30.IN6
CALC => Mux31.IN6
CALC => Mux32.IN5
CALC => Mux33.IN5
CALC => Mux34.IN5
CALC => Mux35.IN5
CALC => Mux36.IN5
CALC => Mux37.IN5
CALC => Mux38.IN5
CALC => Mux39.IN5
D_VALID => Mux0.IN6
D_VALID => Mux1.IN6
D_VALID => Mux2.IN6
D_VALID => Mux3.IN6
D_VALID => Mux4.IN6
D_VALID => Mux5.IN6
D_VALID => Mux6.IN6
D_VALID => Mux7.IN6
D_VALID => Mux8.IN6
D_VALID => Mux9.IN6
D_VALID => Mux10.IN6
D_VALID => Mux11.IN6
D_VALID => Mux12.IN6
D_VALID => Mux13.IN6
D_VALID => Mux14.IN6
D_VALID => Mux15.IN6
D_VALID => Mux16.IN6
D_VALID => Mux17.IN6
D_VALID => Mux18.IN6
D_VALID => Mux19.IN6
D_VALID => Mux20.IN6
D_VALID => Mux21.IN6
D_VALID => Mux22.IN6
D_VALID => Mux23.IN6
D_VALID => Mux24.IN7
D_VALID => Mux25.IN7
D_VALID => Mux26.IN7
D_VALID => Mux27.IN7
D_VALID => Mux28.IN7
D_VALID => Mux29.IN7
D_VALID => Mux30.IN7
D_VALID => Mux31.IN7
D_VALID => Mux32.IN6
D_VALID => Mux33.IN6
D_VALID => Mux34.IN6
D_VALID => Mux35.IN6
D_VALID => Mux36.IN6
D_VALID => Mux37.IN6
D_VALID => Mux38.IN6
D_VALID => Mux39.IN6
CRC[0] <= s_crc[0].DB_MAX_OUTPUT_PORT_TYPE
CRC[1] <= s_crc[1].DB_MAX_OUTPUT_PORT_TYPE
CRC[2] <= s_crc[2].DB_MAX_OUTPUT_PORT_TYPE
CRC[3] <= s_crc[3].DB_MAX_OUTPUT_PORT_TYPE
CRC[4] <= s_crc[4].DB_MAX_OUTPUT_PORT_TYPE
CRC[5] <= s_crc[5].DB_MAX_OUTPUT_PORT_TYPE
CRC[6] <= s_crc[6].DB_MAX_OUTPUT_PORT_TYPE
CRC[7] <= s_crc[7].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[0] <= s_crc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[1] <= s_crc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[2] <= s_crc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[3] <= s_crc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[4] <= s_crc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[5] <= s_crc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[6] <= s_crc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[7] <= s_crc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[8] <= s_crc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[9] <= s_crc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[10] <= s_crc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[11] <= s_crc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[12] <= s_crc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[13] <= s_crc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[14] <= s_crc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[15] <= s_crc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[16] <= s_crc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[17] <= s_crc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[18] <= s_crc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[19] <= s_crc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[20] <= s_crc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[21] <= s_crc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[22] <= s_crc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[23] <= s_crc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[24] <= s_crc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[25] <= s_crc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[26] <= s_crc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[27] <= s_crc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[28] <= s_crc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[29] <= s_crc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[30] <= s_crc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
CRC_REG[31] <= s_crc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
CRC_VALID <= s_crc_valid.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[0]
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[1]
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[2]
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[3]
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[4]
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[5]
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[6]
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[7]
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[8]
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[9]
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[10]
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[11]
rdusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[12]
rdusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[13]
rdusedw[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[14]
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_63r1:auto_generated.aclr
data[0] => dcfifo_63r1:auto_generated.data[0]
data[1] => dcfifo_63r1:auto_generated.data[1]
data[2] => dcfifo_63r1:auto_generated.data[2]
data[3] => dcfifo_63r1:auto_generated.data[3]
data[4] => dcfifo_63r1:auto_generated.data[4]
data[5] => dcfifo_63r1:auto_generated.data[5]
data[6] => dcfifo_63r1:auto_generated.data[6]
data[7] => dcfifo_63r1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_63r1:auto_generated.q[0]
q[1] <= dcfifo_63r1:auto_generated.q[1]
q[2] <= dcfifo_63r1:auto_generated.q[2]
q[3] <= dcfifo_63r1:auto_generated.q[3]
q[4] <= dcfifo_63r1:auto_generated.q[4]
q[5] <= dcfifo_63r1:auto_generated.q[5]
q[6] <= dcfifo_63r1:auto_generated.q[6]
q[7] <= dcfifo_63r1:auto_generated.q[7]
rdclk => dcfifo_63r1:auto_generated.rdclk
rdempty <= dcfifo_63r1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_63r1:auto_generated.rdreq
rdusedw[0] <= dcfifo_63r1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_63r1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_63r1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_63r1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_63r1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_63r1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_63r1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_63r1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_63r1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_63r1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_63r1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_63r1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_63r1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_63r1:auto_generated.rdusedw[13]
rdusedw[14] <= dcfifo_63r1:auto_generated.rdusedw[14]
wrclk => dcfifo_63r1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_63r1:auto_generated.wrfull
wrreq => dcfifo_63r1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>
wrusedw[14] <= <GND>


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated
aclr => a_graycounter_tv6:rdptr_g1p.aclr
aclr => a_graycounter_pdc:wrptr_g1p.aclr
aclr => altsyncram_46d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[15].IN0
aclr => rdptr_g[15].IN0
aclr => wrptr_g[15].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_46d1:fifo_ram.data_a[0]
data[1] => altsyncram_46d1:fifo_ram.data_a[1]
data[2] => altsyncram_46d1:fifo_ram.data_a[2]
data[3] => altsyncram_46d1:fifo_ram.data_a[3]
data[4] => altsyncram_46d1:fifo_ram.data_a[4]
data[5] => altsyncram_46d1:fifo_ram.data_a[5]
data[6] => altsyncram_46d1:fifo_ram.data_a[6]
data[7] => altsyncram_46d1:fifo_ram.data_a[7]
q[0] <= altsyncram_46d1:fifo_ram.q_b[0]
q[1] <= altsyncram_46d1:fifo_ram.q_b[1]
q[2] <= altsyncram_46d1:fifo_ram.q_b[2]
q[3] <= altsyncram_46d1:fifo_ram.q_b[3]
q[4] <= altsyncram_46d1:fifo_ram.q_b[4]
q[5] <= altsyncram_46d1:fifo_ram.q_b[5]
q[6] <= altsyncram_46d1:fifo_ram.q_b[6]
q[7] <= altsyncram_46d1:fifo_ram.q_b[7]
rdclk => a_graycounter_tv6:rdptr_g1p.clock
rdclk => altsyncram_46d1:fifo_ram.clock1
rdclk => dffpipe_ue9:rs_brp.clock
rdclk => dffpipe_ue9:rs_bwp.clock
rdclk => alt_synch_pipe_epl:rs_dgwp.clock
rdclk => rdptr_g[15].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pdc:wrptr_g1p.clock
wrclk => altsyncram_46d1:fifo_ram.clock0
wrclk => alt_synch_pipe_fpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[15].CLK
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[15].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
bin[15] <= gray[15].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN0
gray[14] => xor14.IN1
gray[15] => bin[15].DATAIN
gray[15] => xor14.IN0


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_gray2bin_uab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
bin[15] <= gray[15].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN0
gray[14] => xor14.IN1
gray[15] => bin[15].DATAIN
gray[15] => xor14.IN0


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => counter5a15.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter5a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => counter8a15.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter8a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram
aclr1 => addr_store_b[1].IN0
aclr1 => _.IN0
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_a[10] => ram_block11a21.PORTAADDR10
address_a[10] => ram_block11a22.PORTAADDR10
address_a[10] => ram_block11a23.PORTAADDR10
address_a[10] => ram_block11a24.PORTAADDR10
address_a[10] => ram_block11a25.PORTAADDR10
address_a[10] => ram_block11a26.PORTAADDR10
address_a[10] => ram_block11a27.PORTAADDR10
address_a[10] => ram_block11a28.PORTAADDR10
address_a[10] => ram_block11a29.PORTAADDR10
address_a[10] => ram_block11a30.PORTAADDR10
address_a[10] => ram_block11a31.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[11] => ram_block11a16.PORTAADDR11
address_a[11] => ram_block11a17.PORTAADDR11
address_a[11] => ram_block11a18.PORTAADDR11
address_a[11] => ram_block11a19.PORTAADDR11
address_a[11] => ram_block11a20.PORTAADDR11
address_a[11] => ram_block11a21.PORTAADDR11
address_a[11] => ram_block11a22.PORTAADDR11
address_a[11] => ram_block11a23.PORTAADDR11
address_a[11] => ram_block11a24.PORTAADDR11
address_a[11] => ram_block11a25.PORTAADDR11
address_a[11] => ram_block11a26.PORTAADDR11
address_a[11] => ram_block11a27.PORTAADDR11
address_a[11] => ram_block11a28.PORTAADDR11
address_a[11] => ram_block11a29.PORTAADDR11
address_a[11] => ram_block11a30.PORTAADDR11
address_a[11] => ram_block11a31.PORTAADDR11
address_a[12] => ram_block11a0.PORTAADDR12
address_a[12] => ram_block11a1.PORTAADDR12
address_a[12] => ram_block11a2.PORTAADDR12
address_a[12] => ram_block11a3.PORTAADDR12
address_a[12] => ram_block11a4.PORTAADDR12
address_a[12] => ram_block11a5.PORTAADDR12
address_a[12] => ram_block11a6.PORTAADDR12
address_a[12] => ram_block11a7.PORTAADDR12
address_a[12] => ram_block11a8.PORTAADDR12
address_a[12] => ram_block11a9.PORTAADDR12
address_a[12] => ram_block11a10.PORTAADDR12
address_a[12] => ram_block11a11.PORTAADDR12
address_a[12] => ram_block11a12.PORTAADDR12
address_a[12] => ram_block11a13.PORTAADDR12
address_a[12] => ram_block11a14.PORTAADDR12
address_a[12] => ram_block11a15.PORTAADDR12
address_a[12] => ram_block11a16.PORTAADDR12
address_a[12] => ram_block11a17.PORTAADDR12
address_a[12] => ram_block11a18.PORTAADDR12
address_a[12] => ram_block11a19.PORTAADDR12
address_a[12] => ram_block11a20.PORTAADDR12
address_a[12] => ram_block11a21.PORTAADDR12
address_a[12] => ram_block11a22.PORTAADDR12
address_a[12] => ram_block11a23.PORTAADDR12
address_a[12] => ram_block11a24.PORTAADDR12
address_a[12] => ram_block11a25.PORTAADDR12
address_a[12] => ram_block11a26.PORTAADDR12
address_a[12] => ram_block11a27.PORTAADDR12
address_a[12] => ram_block11a28.PORTAADDR12
address_a[12] => ram_block11a29.PORTAADDR12
address_a[12] => ram_block11a30.PORTAADDR12
address_a[12] => ram_block11a31.PORTAADDR12
address_a[13] => decode_v07:decode12.data[0]
address_a[13] => decode_v07:wren_decode_a.data[0]
address_a[14] => decode_v07:decode12.data[1]
address_a[14] => decode_v07:wren_decode_a.data[1]
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
address_b[10] => ram_block11a21.PORTBADDR10
address_b[10] => ram_block11a22.PORTBADDR10
address_b[10] => ram_block11a23.PORTBADDR10
address_b[10] => ram_block11a24.PORTBADDR10
address_b[10] => ram_block11a25.PORTBADDR10
address_b[10] => ram_block11a26.PORTBADDR10
address_b[10] => ram_block11a27.PORTBADDR10
address_b[10] => ram_block11a28.PORTBADDR10
address_b[10] => ram_block11a29.PORTBADDR10
address_b[10] => ram_block11a30.PORTBADDR10
address_b[10] => ram_block11a31.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[11] => ram_block11a16.PORTBADDR11
address_b[11] => ram_block11a17.PORTBADDR11
address_b[11] => ram_block11a18.PORTBADDR11
address_b[11] => ram_block11a19.PORTBADDR11
address_b[11] => ram_block11a20.PORTBADDR11
address_b[11] => ram_block11a21.PORTBADDR11
address_b[11] => ram_block11a22.PORTBADDR11
address_b[11] => ram_block11a23.PORTBADDR11
address_b[11] => ram_block11a24.PORTBADDR11
address_b[11] => ram_block11a25.PORTBADDR11
address_b[11] => ram_block11a26.PORTBADDR11
address_b[11] => ram_block11a27.PORTBADDR11
address_b[11] => ram_block11a28.PORTBADDR11
address_b[11] => ram_block11a29.PORTBADDR11
address_b[11] => ram_block11a30.PORTBADDR11
address_b[11] => ram_block11a31.PORTBADDR11
address_b[12] => ram_block11a0.PORTBADDR12
address_b[12] => ram_block11a1.PORTBADDR12
address_b[12] => ram_block11a2.PORTBADDR12
address_b[12] => ram_block11a3.PORTBADDR12
address_b[12] => ram_block11a4.PORTBADDR12
address_b[12] => ram_block11a5.PORTBADDR12
address_b[12] => ram_block11a6.PORTBADDR12
address_b[12] => ram_block11a7.PORTBADDR12
address_b[12] => ram_block11a8.PORTBADDR12
address_b[12] => ram_block11a9.PORTBADDR12
address_b[12] => ram_block11a10.PORTBADDR12
address_b[12] => ram_block11a11.PORTBADDR12
address_b[12] => ram_block11a12.PORTBADDR12
address_b[12] => ram_block11a13.PORTBADDR12
address_b[12] => ram_block11a14.PORTBADDR12
address_b[12] => ram_block11a15.PORTBADDR12
address_b[12] => ram_block11a16.PORTBADDR12
address_b[12] => ram_block11a17.PORTBADDR12
address_b[12] => ram_block11a18.PORTBADDR12
address_b[12] => ram_block11a19.PORTBADDR12
address_b[12] => ram_block11a20.PORTBADDR12
address_b[12] => ram_block11a21.PORTBADDR12
address_b[12] => ram_block11a22.PORTBADDR12
address_b[12] => ram_block11a23.PORTBADDR12
address_b[12] => ram_block11a24.PORTBADDR12
address_b[12] => ram_block11a25.PORTBADDR12
address_b[12] => ram_block11a26.PORTBADDR12
address_b[12] => ram_block11a27.PORTBADDR12
address_b[12] => ram_block11a28.PORTBADDR12
address_b[12] => ram_block11a29.PORTBADDR12
address_b[12] => ram_block11a30.PORTBADDR12
address_b[12] => ram_block11a31.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[1].DATAIN
addressstall_b => addr_store_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a8.PORTADATAIN
data_a[0] => ram_block11a16.PORTADATAIN
data_a[0] => ram_block11a24.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a9.PORTADATAIN
data_a[1] => ram_block11a17.PORTADATAIN
data_a[1] => ram_block11a25.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a10.PORTADATAIN
data_a[2] => ram_block11a18.PORTADATAIN
data_a[2] => ram_block11a26.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a11.PORTADATAIN
data_a[3] => ram_block11a19.PORTADATAIN
data_a[3] => ram_block11a27.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a12.PORTADATAIN
data_a[4] => ram_block11a20.PORTADATAIN
data_a[4] => ram_block11a28.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a13.PORTADATAIN
data_a[5] => ram_block11a21.PORTADATAIN
data_a[5] => ram_block11a29.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a14.PORTADATAIN
data_a[6] => ram_block11a22.PORTADATAIN
data_a[6] => ram_block11a30.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a15.PORTADATAIN
data_a[7] => ram_block11a23.PORTADATAIN
data_a[7] => ram_block11a31.PORTADATAIN
q_b[0] <= mux_fr7:mux13.result[0]
q_b[1] <= mux_fr7:mux13.result[1]
q_b[2] <= mux_fr7:mux13.result[2]
q_b[3] <= mux_fr7:mux13.result[3]
q_b[4] <= mux_fr7:mux13.result[4]
q_b[5] <= mux_fr7:mux13.result[5]
q_b[6] <= mux_fr7:mux13.result[6]
q_b[7] <= mux_fr7:mux13.result[7]
wren_a => decode_v07:decode12.enable
wren_a => decode_v07:wren_decode_a.enable


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:decode12
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:wren_decode_a
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_brp
clock => dffe14a[15].CLK
clock => dffe14a[14].CLK
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[15].ACLR
clrn => dffe14a[14].ACLR
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
d[14] => dffe14a[14].IN0
d[15] => dffe14a[15].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe14a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe14a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe14a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_bwp
clock => dffe14a[15].CLK
clock => dffe14a[14].CLK
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[15].ACLR
clrn => dffe14a[14].ACLR
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
d[14] => dffe14a[14].IN0
d[15] => dffe14a[15].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe14a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe14a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe14a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp
clock => dffpipe_ve9:dffpipe15.clock
clrn => dffpipe_ve9:dffpipe15.clrn
d[0] => dffpipe_ve9:dffpipe15.d[0]
d[1] => dffpipe_ve9:dffpipe15.d[1]
d[2] => dffpipe_ve9:dffpipe15.d[2]
d[3] => dffpipe_ve9:dffpipe15.d[3]
d[4] => dffpipe_ve9:dffpipe15.d[4]
d[5] => dffpipe_ve9:dffpipe15.d[5]
d[6] => dffpipe_ve9:dffpipe15.d[6]
d[7] => dffpipe_ve9:dffpipe15.d[7]
d[8] => dffpipe_ve9:dffpipe15.d[8]
d[9] => dffpipe_ve9:dffpipe15.d[9]
d[10] => dffpipe_ve9:dffpipe15.d[10]
d[11] => dffpipe_ve9:dffpipe15.d[11]
d[12] => dffpipe_ve9:dffpipe15.d[12]
d[13] => dffpipe_ve9:dffpipe15.d[13]
d[14] => dffpipe_ve9:dffpipe15.d[14]
d[15] => dffpipe_ve9:dffpipe15.d[15]
q[0] <= dffpipe_ve9:dffpipe15.q[0]
q[1] <= dffpipe_ve9:dffpipe15.q[1]
q[2] <= dffpipe_ve9:dffpipe15.q[2]
q[3] <= dffpipe_ve9:dffpipe15.q[3]
q[4] <= dffpipe_ve9:dffpipe15.q[4]
q[5] <= dffpipe_ve9:dffpipe15.q[5]
q[6] <= dffpipe_ve9:dffpipe15.q[6]
q[7] <= dffpipe_ve9:dffpipe15.q[7]
q[8] <= dffpipe_ve9:dffpipe15.q[8]
q[9] <= dffpipe_ve9:dffpipe15.q[9]
q[10] <= dffpipe_ve9:dffpipe15.q[10]
q[11] <= dffpipe_ve9:dffpipe15.q[11]
q[12] <= dffpipe_ve9:dffpipe15.q[12]
q[13] <= dffpipe_ve9:dffpipe15.q[13]
q[14] <= dffpipe_ve9:dffpipe15.q[14]
q[15] <= dffpipe_ve9:dffpipe15.q[15]


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15
clock => dffe16a[15].CLK
clock => dffe16a[14].CLK
clock => dffe16a[13].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[15].CLK
clock => dffe17a[14].CLK
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[15].ACLR
clrn => dffe16a[14].ACLR
clrn => dffe16a[13].ACLR
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[15].ACLR
clrn => dffe17a[14].ACLR
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
d[13] => dffe16a[13].IN0
d[14] => dffe16a[14].IN0
d[15] => dffe16a[15].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe17a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe17a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe17a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
clock => dffpipe_0f9:dffpipe18.clock
clrn => dffpipe_0f9:dffpipe18.clrn
d[0] => dffpipe_0f9:dffpipe18.d[0]
d[1] => dffpipe_0f9:dffpipe18.d[1]
d[2] => dffpipe_0f9:dffpipe18.d[2]
d[3] => dffpipe_0f9:dffpipe18.d[3]
d[4] => dffpipe_0f9:dffpipe18.d[4]
d[5] => dffpipe_0f9:dffpipe18.d[5]
d[6] => dffpipe_0f9:dffpipe18.d[6]
d[7] => dffpipe_0f9:dffpipe18.d[7]
d[8] => dffpipe_0f9:dffpipe18.d[8]
d[9] => dffpipe_0f9:dffpipe18.d[9]
d[10] => dffpipe_0f9:dffpipe18.d[10]
d[11] => dffpipe_0f9:dffpipe18.d[11]
d[12] => dffpipe_0f9:dffpipe18.d[12]
d[13] => dffpipe_0f9:dffpipe18.d[13]
d[14] => dffpipe_0f9:dffpipe18.d[14]
d[15] => dffpipe_0f9:dffpipe18.d[15]
q[0] <= dffpipe_0f9:dffpipe18.q[0]
q[1] <= dffpipe_0f9:dffpipe18.q[1]
q[2] <= dffpipe_0f9:dffpipe18.q[2]
q[3] <= dffpipe_0f9:dffpipe18.q[3]
q[4] <= dffpipe_0f9:dffpipe18.q[4]
q[5] <= dffpipe_0f9:dffpipe18.q[5]
q[6] <= dffpipe_0f9:dffpipe18.q[6]
q[7] <= dffpipe_0f9:dffpipe18.q[7]
q[8] <= dffpipe_0f9:dffpipe18.q[8]
q[9] <= dffpipe_0f9:dffpipe18.q[9]
q[10] <= dffpipe_0f9:dffpipe18.q[10]
q[11] <= dffpipe_0f9:dffpipe18.q[11]
q[12] <= dffpipe_0f9:dffpipe18.q[12]
q[13] <= dffpipe_0f9:dffpipe18.q[13]
q[14] <= dffpipe_0f9:dffpipe18.q[14]
q[15] <= dffpipe_0f9:dffpipe18.q[15]


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18
clock => dffe19a[15].CLK
clock => dffe19a[14].CLK
clock => dffe19a[13].CLK
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[15].CLK
clock => dffe20a[14].CLK
clock => dffe20a[13].CLK
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[15].ACLR
clrn => dffe19a[14].ACLR
clrn => dffe19a[13].ACLR
clrn => dffe19a[12].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[15].ACLR
clrn => dffe20a[14].ACLR
clrn => dffe20a[13].ACLR
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
d[10] => dffe19a[10].IN0
d[11] => dffe19a[11].IN0
d[12] => dffe19a[12].IN0
d[13] => dffe19a[13].IN0
d[14] => dffe19a[14].IN0
d[15] => dffe19a[15].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe20a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe20a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe20a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe20a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe20a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|cmpr_f06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|cmpr_f06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_1:start_stop_FIFO
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_q9q1:auto_generated.data[0]
q[0] <= dcfifo_q9q1:auto_generated.q[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_q9q1:auto_generated.rdclk
rdreq => dcfifo_q9q1:auto_generated.rdreq
wrclk => dcfifo_q9q1:auto_generated.wrclk
wrreq => dcfifo_q9q1:auto_generated.wrreq
aclr => dcfifo_q9q1:auto_generated.aclr
rdempty <= dcfifo_q9q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_q9q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
rdusedw[13] <= <UNC>
rdusedw[14] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>
wrusedw[14] <= <GND>


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
aclr => a_graycounter_tv6:rdptr_g1p.aclr
aclr => a_graycounter_pdc:wrptr_g1p.aclr
aclr => altsyncram_m5d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[15].IN0
aclr => rdptr_g[15].IN0
aclr => wrptr_g[15].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_m5d1:fifo_ram.data_a[0]
q[0] <= altsyncram_m5d1:fifo_ram.q_b[0]
rdclk => a_graycounter_tv6:rdptr_g1p.clock
rdclk => altsyncram_m5d1:fifo_ram.clock1
rdclk => alt_synch_pipe_gpl:rs_dgwp.clock
rdclk => rdptr_g[15].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pdc:wrptr_g1p.clock
wrclk => altsyncram_m5d1:fifo_ram.clock0
wrclk => alt_synch_pipe_hpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[15].CLK
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[15].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => counter5a15.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter5a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => counter8a15.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter8a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
aclr1 => addr_store_b[1].IN0
aclr1 => _.IN0
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[11] => ram_block5a0.PORTAADDR11
address_a[11] => ram_block5a1.PORTAADDR11
address_a[11] => ram_block5a2.PORTAADDR11
address_a[11] => ram_block5a3.PORTAADDR11
address_a[12] => ram_block5a0.PORTAADDR12
address_a[12] => ram_block5a1.PORTAADDR12
address_a[12] => ram_block5a2.PORTAADDR12
address_a[12] => ram_block5a3.PORTAADDR12
address_a[13] => decode_v07:decode6.data[0]
address_a[13] => decode_v07:wren_decode_a.data[0]
address_a[14] => decode_v07:decode6.data[1]
address_a[14] => decode_v07:wren_decode_a.data[1]
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[11] => ram_block5a0.PORTBADDR11
address_b[11] => ram_block5a1.PORTBADDR11
address_b[11] => ram_block5a2.PORTBADDR11
address_b[11] => ram_block5a3.PORTBADDR11
address_b[12] => ram_block5a0.PORTBADDR12
address_b[12] => ram_block5a1.PORTBADDR12
address_b[12] => ram_block5a2.PORTBADDR12
address_b[12] => ram_block5a3.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[1].DATAIN
addressstall_b => addr_store_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block5a0.PORTADATAIN
data_a[0] => ram_block5a1.PORTADATAIN
data_a[0] => ram_block5a2.PORTADATAIN
data_a[0] => ram_block5a3.PORTADATAIN
q_b[0] <= mux_8r7:mux7.result[0]
wren_a => decode_v07:decode6.enable
wren_a => decode_v07:wren_decode_a.enable


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:wren_decode_a
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
clock => dffpipe_1f9:dffpipe8.clock
clrn => dffpipe_1f9:dffpipe8.clrn
d[0] => dffpipe_1f9:dffpipe8.d[0]
d[1] => dffpipe_1f9:dffpipe8.d[1]
d[2] => dffpipe_1f9:dffpipe8.d[2]
d[3] => dffpipe_1f9:dffpipe8.d[3]
d[4] => dffpipe_1f9:dffpipe8.d[4]
d[5] => dffpipe_1f9:dffpipe8.d[5]
d[6] => dffpipe_1f9:dffpipe8.d[6]
d[7] => dffpipe_1f9:dffpipe8.d[7]
d[8] => dffpipe_1f9:dffpipe8.d[8]
d[9] => dffpipe_1f9:dffpipe8.d[9]
d[10] => dffpipe_1f9:dffpipe8.d[10]
d[11] => dffpipe_1f9:dffpipe8.d[11]
d[12] => dffpipe_1f9:dffpipe8.d[12]
d[13] => dffpipe_1f9:dffpipe8.d[13]
d[14] => dffpipe_1f9:dffpipe8.d[14]
d[15] => dffpipe_1f9:dffpipe8.d[15]
q[0] <= dffpipe_1f9:dffpipe8.q[0]
q[1] <= dffpipe_1f9:dffpipe8.q[1]
q[2] <= dffpipe_1f9:dffpipe8.q[2]
q[3] <= dffpipe_1f9:dffpipe8.q[3]
q[4] <= dffpipe_1f9:dffpipe8.q[4]
q[5] <= dffpipe_1f9:dffpipe8.q[5]
q[6] <= dffpipe_1f9:dffpipe8.q[6]
q[7] <= dffpipe_1f9:dffpipe8.q[7]
q[8] <= dffpipe_1f9:dffpipe8.q[8]
q[9] <= dffpipe_1f9:dffpipe8.q[9]
q[10] <= dffpipe_1f9:dffpipe8.q[10]
q[11] <= dffpipe_1f9:dffpipe8.q[11]
q[12] <= dffpipe_1f9:dffpipe8.q[12]
q[13] <= dffpipe_1f9:dffpipe8.q[13]
q[14] <= dffpipe_1f9:dffpipe8.q[14]
q[15] <= dffpipe_1f9:dffpipe8.q[15]


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
clock => dffe10a[15].CLK
clock => dffe10a[14].CLK
clock => dffe10a[13].CLK
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[15].CLK
clock => dffe9a[14].CLK
clock => dffe9a[13].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[15].ACLR
clrn => dffe10a[14].ACLR
clrn => dffe10a[13].ACLR
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[15].ACLR
clrn => dffe9a[14].ACLR
clrn => dffe9a[13].ACLR
clrn => dffe9a[12].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
d[12] => dffe9a[12].IN0
d[13] => dffe9a[13].IN0
d[14] => dffe9a[14].IN0
d[15] => dffe9a[15].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe10a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe10a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe10a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
clock => dffpipe_2f9:dffpipe11.clock
clrn => dffpipe_2f9:dffpipe11.clrn
d[0] => dffpipe_2f9:dffpipe11.d[0]
d[1] => dffpipe_2f9:dffpipe11.d[1]
d[2] => dffpipe_2f9:dffpipe11.d[2]
d[3] => dffpipe_2f9:dffpipe11.d[3]
d[4] => dffpipe_2f9:dffpipe11.d[4]
d[5] => dffpipe_2f9:dffpipe11.d[5]
d[6] => dffpipe_2f9:dffpipe11.d[6]
d[7] => dffpipe_2f9:dffpipe11.d[7]
d[8] => dffpipe_2f9:dffpipe11.d[8]
d[9] => dffpipe_2f9:dffpipe11.d[9]
d[10] => dffpipe_2f9:dffpipe11.d[10]
d[11] => dffpipe_2f9:dffpipe11.d[11]
d[12] => dffpipe_2f9:dffpipe11.d[12]
d[13] => dffpipe_2f9:dffpipe11.d[13]
d[14] => dffpipe_2f9:dffpipe11.d[14]
d[15] => dffpipe_2f9:dffpipe11.d[15]
q[0] <= dffpipe_2f9:dffpipe11.q[0]
q[1] <= dffpipe_2f9:dffpipe11.q[1]
q[2] <= dffpipe_2f9:dffpipe11.q[2]
q[3] <= dffpipe_2f9:dffpipe11.q[3]
q[4] <= dffpipe_2f9:dffpipe11.q[4]
q[5] <= dffpipe_2f9:dffpipe11.q[5]
q[6] <= dffpipe_2f9:dffpipe11.q[6]
q[7] <= dffpipe_2f9:dffpipe11.q[7]
q[8] <= dffpipe_2f9:dffpipe11.q[8]
q[9] <= dffpipe_2f9:dffpipe11.q[9]
q[10] <= dffpipe_2f9:dffpipe11.q[10]
q[11] <= dffpipe_2f9:dffpipe11.q[11]
q[12] <= dffpipe_2f9:dffpipe11.q[12]
q[13] <= dffpipe_2f9:dffpipe11.q[13]
q[14] <= dffpipe_2f9:dffpipe11.q[14]
q[15] <= dffpipe_2f9:dffpipe11.q[15]


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
clock => dffe12a[15].CLK
clock => dffe12a[14].CLK
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[15].CLK
clock => dffe13a[14].CLK
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[15].ACLR
clrn => dffe12a[14].ACLR
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[15].ACLR
clrn => dffe13a[14].ACLR
clrn => dffe13a[13].ACLR
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
d[14] => dffe12a[14].IN0
d[15] => dffe12a[15].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe13a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe13a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_1:valid_FIFO
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_q9q1:auto_generated.data[0]
q[0] <= dcfifo_q9q1:auto_generated.q[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_q9q1:auto_generated.rdclk
rdreq => dcfifo_q9q1:auto_generated.rdreq
wrclk => dcfifo_q9q1:auto_generated.wrclk
wrreq => dcfifo_q9q1:auto_generated.wrreq
aclr => dcfifo_q9q1:auto_generated.aclr
rdempty <= dcfifo_q9q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_q9q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
rdusedw[13] <= <UNC>
rdusedw[14] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>
wrusedw[14] <= <GND>


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
aclr => a_graycounter_tv6:rdptr_g1p.aclr
aclr => a_graycounter_pdc:wrptr_g1p.aclr
aclr => altsyncram_m5d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[15].IN0
aclr => rdptr_g[15].IN0
aclr => wrptr_g[15].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_m5d1:fifo_ram.data_a[0]
q[0] <= altsyncram_m5d1:fifo_ram.q_b[0]
rdclk => a_graycounter_tv6:rdptr_g1p.clock
rdclk => altsyncram_m5d1:fifo_ram.clock1
rdclk => alt_synch_pipe_gpl:rs_dgwp.clock
rdclk => rdptr_g[15].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pdc:wrptr_g1p.clock
wrclk => altsyncram_m5d1:fifo_ram.clock0
wrclk => alt_synch_pipe_hpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[15].CLK
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[15].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => counter5a15.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter5a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => counter8a15.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter8a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
aclr1 => addr_store_b[1].IN0
aclr1 => _.IN0
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[11] => ram_block5a0.PORTAADDR11
address_a[11] => ram_block5a1.PORTAADDR11
address_a[11] => ram_block5a2.PORTAADDR11
address_a[11] => ram_block5a3.PORTAADDR11
address_a[12] => ram_block5a0.PORTAADDR12
address_a[12] => ram_block5a1.PORTAADDR12
address_a[12] => ram_block5a2.PORTAADDR12
address_a[12] => ram_block5a3.PORTAADDR12
address_a[13] => decode_v07:decode6.data[0]
address_a[13] => decode_v07:wren_decode_a.data[0]
address_a[14] => decode_v07:decode6.data[1]
address_a[14] => decode_v07:wren_decode_a.data[1]
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[11] => ram_block5a0.PORTBADDR11
address_b[11] => ram_block5a1.PORTBADDR11
address_b[11] => ram_block5a2.PORTBADDR11
address_b[11] => ram_block5a3.PORTBADDR11
address_b[12] => ram_block5a0.PORTBADDR12
address_b[12] => ram_block5a1.PORTBADDR12
address_b[12] => ram_block5a2.PORTBADDR12
address_b[12] => ram_block5a3.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[1].DATAIN
addressstall_b => addr_store_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block5a0.PORTADATAIN
data_a[0] => ram_block5a1.PORTADATAIN
data_a[0] => ram_block5a2.PORTADATAIN
data_a[0] => ram_block5a3.PORTADATAIN
q_b[0] <= mux_8r7:mux7.result[0]
wren_a => decode_v07:decode6.enable
wren_a => decode_v07:wren_decode_a.enable


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:wren_decode_a
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
clock => dffpipe_1f9:dffpipe8.clock
clrn => dffpipe_1f9:dffpipe8.clrn
d[0] => dffpipe_1f9:dffpipe8.d[0]
d[1] => dffpipe_1f9:dffpipe8.d[1]
d[2] => dffpipe_1f9:dffpipe8.d[2]
d[3] => dffpipe_1f9:dffpipe8.d[3]
d[4] => dffpipe_1f9:dffpipe8.d[4]
d[5] => dffpipe_1f9:dffpipe8.d[5]
d[6] => dffpipe_1f9:dffpipe8.d[6]
d[7] => dffpipe_1f9:dffpipe8.d[7]
d[8] => dffpipe_1f9:dffpipe8.d[8]
d[9] => dffpipe_1f9:dffpipe8.d[9]
d[10] => dffpipe_1f9:dffpipe8.d[10]
d[11] => dffpipe_1f9:dffpipe8.d[11]
d[12] => dffpipe_1f9:dffpipe8.d[12]
d[13] => dffpipe_1f9:dffpipe8.d[13]
d[14] => dffpipe_1f9:dffpipe8.d[14]
d[15] => dffpipe_1f9:dffpipe8.d[15]
q[0] <= dffpipe_1f9:dffpipe8.q[0]
q[1] <= dffpipe_1f9:dffpipe8.q[1]
q[2] <= dffpipe_1f9:dffpipe8.q[2]
q[3] <= dffpipe_1f9:dffpipe8.q[3]
q[4] <= dffpipe_1f9:dffpipe8.q[4]
q[5] <= dffpipe_1f9:dffpipe8.q[5]
q[6] <= dffpipe_1f9:dffpipe8.q[6]
q[7] <= dffpipe_1f9:dffpipe8.q[7]
q[8] <= dffpipe_1f9:dffpipe8.q[8]
q[9] <= dffpipe_1f9:dffpipe8.q[9]
q[10] <= dffpipe_1f9:dffpipe8.q[10]
q[11] <= dffpipe_1f9:dffpipe8.q[11]
q[12] <= dffpipe_1f9:dffpipe8.q[12]
q[13] <= dffpipe_1f9:dffpipe8.q[13]
q[14] <= dffpipe_1f9:dffpipe8.q[14]
q[15] <= dffpipe_1f9:dffpipe8.q[15]


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
clock => dffe10a[15].CLK
clock => dffe10a[14].CLK
clock => dffe10a[13].CLK
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[15].CLK
clock => dffe9a[14].CLK
clock => dffe9a[13].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[15].ACLR
clrn => dffe10a[14].ACLR
clrn => dffe10a[13].ACLR
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[15].ACLR
clrn => dffe9a[14].ACLR
clrn => dffe9a[13].ACLR
clrn => dffe9a[12].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
d[12] => dffe9a[12].IN0
d[13] => dffe9a[13].IN0
d[14] => dffe9a[14].IN0
d[15] => dffe9a[15].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe10a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe10a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe10a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
clock => dffpipe_2f9:dffpipe11.clock
clrn => dffpipe_2f9:dffpipe11.clrn
d[0] => dffpipe_2f9:dffpipe11.d[0]
d[1] => dffpipe_2f9:dffpipe11.d[1]
d[2] => dffpipe_2f9:dffpipe11.d[2]
d[3] => dffpipe_2f9:dffpipe11.d[3]
d[4] => dffpipe_2f9:dffpipe11.d[4]
d[5] => dffpipe_2f9:dffpipe11.d[5]
d[6] => dffpipe_2f9:dffpipe11.d[6]
d[7] => dffpipe_2f9:dffpipe11.d[7]
d[8] => dffpipe_2f9:dffpipe11.d[8]
d[9] => dffpipe_2f9:dffpipe11.d[9]
d[10] => dffpipe_2f9:dffpipe11.d[10]
d[11] => dffpipe_2f9:dffpipe11.d[11]
d[12] => dffpipe_2f9:dffpipe11.d[12]
d[13] => dffpipe_2f9:dffpipe11.d[13]
d[14] => dffpipe_2f9:dffpipe11.d[14]
d[15] => dffpipe_2f9:dffpipe11.d[15]
q[0] <= dffpipe_2f9:dffpipe11.q[0]
q[1] <= dffpipe_2f9:dffpipe11.q[1]
q[2] <= dffpipe_2f9:dffpipe11.q[2]
q[3] <= dffpipe_2f9:dffpipe11.q[3]
q[4] <= dffpipe_2f9:dffpipe11.q[4]
q[5] <= dffpipe_2f9:dffpipe11.q[5]
q[6] <= dffpipe_2f9:dffpipe11.q[6]
q[7] <= dffpipe_2f9:dffpipe11.q[7]
q[8] <= dffpipe_2f9:dffpipe11.q[8]
q[9] <= dffpipe_2f9:dffpipe11.q[9]
q[10] <= dffpipe_2f9:dffpipe11.q[10]
q[11] <= dffpipe_2f9:dffpipe11.q[11]
q[12] <= dffpipe_2f9:dffpipe11.q[12]
q[13] <= dffpipe_2f9:dffpipe11.q[13]
q[14] <= dffpipe_2f9:dffpipe11.q[14]
q[15] <= dffpipe_2f9:dffpipe11.q[15]


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
clock => dffe12a[15].CLK
clock => dffe12a[14].CLK
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[15].CLK
clock => dffe13a[14].CLK
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[15].ACLR
clrn => dffe12a[14].ACLR
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[15].ACLR
clrn => dffe13a[14].ACLR
clrn => dffe13a[13].ACLR
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
d[14] => dffe12a[14].IN0
d[15] => dffe12a[15].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe13a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe13a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_1:discard_FIFO
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_q9q1:auto_generated.data[0]
q[0] <= dcfifo_q9q1:auto_generated.q[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_q9q1:auto_generated.rdclk
rdreq => dcfifo_q9q1:auto_generated.rdreq
wrclk => dcfifo_q9q1:auto_generated.wrclk
wrreq => dcfifo_q9q1:auto_generated.wrreq
aclr => dcfifo_q9q1:auto_generated.aclr
rdempty <= dcfifo_q9q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_q9q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
rdusedw[13] <= <UNC>
rdusedw[14] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>
wrusedw[14] <= <GND>


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
aclr => a_graycounter_tv6:rdptr_g1p.aclr
aclr => a_graycounter_pdc:wrptr_g1p.aclr
aclr => altsyncram_m5d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[15].IN0
aclr => rdptr_g[15].IN0
aclr => wrptr_g[15].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_m5d1:fifo_ram.data_a[0]
q[0] <= altsyncram_m5d1:fifo_ram.q_b[0]
rdclk => a_graycounter_tv6:rdptr_g1p.clock
rdclk => altsyncram_m5d1:fifo_ram.clock1
rdclk => alt_synch_pipe_gpl:rs_dgwp.clock
rdclk => rdptr_g[15].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pdc:wrptr_g1p.clock
wrclk => altsyncram_m5d1:fifo_ram.clock0
wrclk => alt_synch_pipe_hpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[15].CLK
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[15].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => counter5a15.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter5a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => counter8a15.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter8a15.DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
aclr1 => addr_store_b[1].IN0
aclr1 => _.IN0
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[11] => ram_block5a0.PORTAADDR11
address_a[11] => ram_block5a1.PORTAADDR11
address_a[11] => ram_block5a2.PORTAADDR11
address_a[11] => ram_block5a3.PORTAADDR11
address_a[12] => ram_block5a0.PORTAADDR12
address_a[12] => ram_block5a1.PORTAADDR12
address_a[12] => ram_block5a2.PORTAADDR12
address_a[12] => ram_block5a3.PORTAADDR12
address_a[13] => decode_v07:decode6.data[0]
address_a[13] => decode_v07:wren_decode_a.data[0]
address_a[14] => decode_v07:decode6.data[1]
address_a[14] => decode_v07:wren_decode_a.data[1]
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[11] => ram_block5a0.PORTBADDR11
address_b[11] => ram_block5a1.PORTBADDR11
address_b[11] => ram_block5a2.PORTBADDR11
address_b[11] => ram_block5a3.PORTBADDR11
address_b[12] => ram_block5a0.PORTBADDR12
address_b[12] => ram_block5a1.PORTBADDR12
address_b[12] => ram_block5a2.PORTBADDR12
address_b[12] => ram_block5a3.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[1].DATAIN
addressstall_b => addr_store_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block5a0.PORTADATAIN
data_a[0] => ram_block5a1.PORTADATAIN
data_a[0] => ram_block5a2.PORTADATAIN
data_a[0] => ram_block5a3.PORTADATAIN
q_b[0] <= mux_8r7:mux7.result[0]
wren_a => decode_v07:decode6.enable
wren_a => decode_v07:wren_decode_a.enable


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:wren_decode_a
data[0] => w_anode661w[1].IN0
data[0] => w_anode674w[1].IN1
data[0] => w_anode682w[1].IN0
data[0] => w_anode690w[1].IN1
data[1] => w_anode661w[2].IN0
data[1] => w_anode674w[2].IN0
data[1] => w_anode682w[2].IN1
data[1] => w_anode690w[2].IN1
enable => w_anode661w[1].IN0
enable => w_anode674w[1].IN0
enable => w_anode682w[1].IN0
enable => w_anode690w[1].IN0
eq[0] <= w_anode661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode674w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode690w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
clock => dffpipe_1f9:dffpipe8.clock
clrn => dffpipe_1f9:dffpipe8.clrn
d[0] => dffpipe_1f9:dffpipe8.d[0]
d[1] => dffpipe_1f9:dffpipe8.d[1]
d[2] => dffpipe_1f9:dffpipe8.d[2]
d[3] => dffpipe_1f9:dffpipe8.d[3]
d[4] => dffpipe_1f9:dffpipe8.d[4]
d[5] => dffpipe_1f9:dffpipe8.d[5]
d[6] => dffpipe_1f9:dffpipe8.d[6]
d[7] => dffpipe_1f9:dffpipe8.d[7]
d[8] => dffpipe_1f9:dffpipe8.d[8]
d[9] => dffpipe_1f9:dffpipe8.d[9]
d[10] => dffpipe_1f9:dffpipe8.d[10]
d[11] => dffpipe_1f9:dffpipe8.d[11]
d[12] => dffpipe_1f9:dffpipe8.d[12]
d[13] => dffpipe_1f9:dffpipe8.d[13]
d[14] => dffpipe_1f9:dffpipe8.d[14]
d[15] => dffpipe_1f9:dffpipe8.d[15]
q[0] <= dffpipe_1f9:dffpipe8.q[0]
q[1] <= dffpipe_1f9:dffpipe8.q[1]
q[2] <= dffpipe_1f9:dffpipe8.q[2]
q[3] <= dffpipe_1f9:dffpipe8.q[3]
q[4] <= dffpipe_1f9:dffpipe8.q[4]
q[5] <= dffpipe_1f9:dffpipe8.q[5]
q[6] <= dffpipe_1f9:dffpipe8.q[6]
q[7] <= dffpipe_1f9:dffpipe8.q[7]
q[8] <= dffpipe_1f9:dffpipe8.q[8]
q[9] <= dffpipe_1f9:dffpipe8.q[9]
q[10] <= dffpipe_1f9:dffpipe8.q[10]
q[11] <= dffpipe_1f9:dffpipe8.q[11]
q[12] <= dffpipe_1f9:dffpipe8.q[12]
q[13] <= dffpipe_1f9:dffpipe8.q[13]
q[14] <= dffpipe_1f9:dffpipe8.q[14]
q[15] <= dffpipe_1f9:dffpipe8.q[15]


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
clock => dffe10a[15].CLK
clock => dffe10a[14].CLK
clock => dffe10a[13].CLK
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[15].CLK
clock => dffe9a[14].CLK
clock => dffe9a[13].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[15].ACLR
clrn => dffe10a[14].ACLR
clrn => dffe10a[13].ACLR
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[15].ACLR
clrn => dffe9a[14].ACLR
clrn => dffe9a[13].ACLR
clrn => dffe9a[12].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
d[12] => dffe9a[12].IN0
d[13] => dffe9a[13].IN0
d[14] => dffe9a[14].IN0
d[15] => dffe9a[15].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe10a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe10a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe10a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
clock => dffpipe_2f9:dffpipe11.clock
clrn => dffpipe_2f9:dffpipe11.clrn
d[0] => dffpipe_2f9:dffpipe11.d[0]
d[1] => dffpipe_2f9:dffpipe11.d[1]
d[2] => dffpipe_2f9:dffpipe11.d[2]
d[3] => dffpipe_2f9:dffpipe11.d[3]
d[4] => dffpipe_2f9:dffpipe11.d[4]
d[5] => dffpipe_2f9:dffpipe11.d[5]
d[6] => dffpipe_2f9:dffpipe11.d[6]
d[7] => dffpipe_2f9:dffpipe11.d[7]
d[8] => dffpipe_2f9:dffpipe11.d[8]
d[9] => dffpipe_2f9:dffpipe11.d[9]
d[10] => dffpipe_2f9:dffpipe11.d[10]
d[11] => dffpipe_2f9:dffpipe11.d[11]
d[12] => dffpipe_2f9:dffpipe11.d[12]
d[13] => dffpipe_2f9:dffpipe11.d[13]
d[14] => dffpipe_2f9:dffpipe11.d[14]
d[15] => dffpipe_2f9:dffpipe11.d[15]
q[0] <= dffpipe_2f9:dffpipe11.q[0]
q[1] <= dffpipe_2f9:dffpipe11.q[1]
q[2] <= dffpipe_2f9:dffpipe11.q[2]
q[3] <= dffpipe_2f9:dffpipe11.q[3]
q[4] <= dffpipe_2f9:dffpipe11.q[4]
q[5] <= dffpipe_2f9:dffpipe11.q[5]
q[6] <= dffpipe_2f9:dffpipe11.q[6]
q[7] <= dffpipe_2f9:dffpipe11.q[7]
q[8] <= dffpipe_2f9:dffpipe11.q[8]
q[9] <= dffpipe_2f9:dffpipe11.q[9]
q[10] <= dffpipe_2f9:dffpipe11.q[10]
q[11] <= dffpipe_2f9:dffpipe11.q[11]
q[12] <= dffpipe_2f9:dffpipe11.q[12]
q[13] <= dffpipe_2f9:dffpipe11.q[13]
q[14] <= dffpipe_2f9:dffpipe11.q[14]
q[15] <= dffpipe_2f9:dffpipe11.q[15]


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
clock => dffe12a[15].CLK
clock => dffe12a[14].CLK
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[15].CLK
clock => dffe13a[14].CLK
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[15].ACLR
clrn => dffe12a[14].ACLR
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[15].ACLR
clrn => dffe13a[14].ACLR
clrn => dffe13a[13].ACLR
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
d[14] => dffe12a[14].IN0
d[15] => dffe12a[15].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe13a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe13a[15].DB_MAX_OUTPUT_PORT_TYPE


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Rcv|out_FSM:output_FSM
reset => data_valid_out~reg0.ACLR
reset => data_valid_1.ACLR
reset => ctrl_valid_out~reg0.ACLR
reset => ctrl_out[0]~reg0.ACLR
reset => ctrl_out[1]~reg0.ACLR
reset => ctrl_out[2]~reg0.ACLR
reset => ctrl_out[3]~reg0.ACLR
reset => ctrl_out[4]~reg0.ACLR
reset => ctrl_out[5]~reg0.ACLR
reset => ctrl_out[6]~reg0.ACLR
reset => ctrl_out[7]~reg0.ACLR
reset => ctrl_out[8]~reg0.ACLR
reset => ctrl_out[9]~reg0.ACLR
reset => ctrl_out[10]~reg0.ACLR
reset => ctrl_out[11]~reg0.ACLR
reset => ctrl_out[12]~reg0.ACLR
reset => ctrl_out[13]~reg0.ACLR
reset => ctrl_out[14]~reg0.ACLR
reset => ctrl_out[15]~reg0.ACLR
reset => ctrl_out[16]~reg0.ACLR
reset => ctrl_out[17]~reg0.ACLR
reset => ctrl_out[18]~reg0.ACLR
reset => ctrl_out[19]~reg0.ACLR
reset => ctrl_out[20]~reg0.ACLR
reset => ctrl_out[21]~reg0.ACLR
reset => ctrl_out[22]~reg0.ACLR
reset => ctrl_out[23]~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => seq_num[0].ACLR
reset => seq_num[1].ACLR
reset => seq_num[2].ACLR
reset => seq_num[3].ACLR
reset => seq_num[4].ACLR
reset => seq_num[5].ACLR
reset => seq_num[6].ACLR
reset => seq_num[7].ACLR
reset => seq_num[8].ACLR
reset => seq_num[9].ACLR
reset => seq_num[10].ACLR
reset => seq_num[11].ACLR
reset => seq_num[12].ACLR
reset => seq_num[13].ACLR
reset => seq_num[14].ACLR
reset => my_state~7.DATAIN
clk_sys => data_valid_out~reg0.CLK
clk_sys => data_valid_1.CLK
clk_sys => ctrl_valid_out~reg0.CLK
clk_sys => ctrl_out[0]~reg0.CLK
clk_sys => ctrl_out[1]~reg0.CLK
clk_sys => ctrl_out[2]~reg0.CLK
clk_sys => ctrl_out[3]~reg0.CLK
clk_sys => ctrl_out[4]~reg0.CLK
clk_sys => ctrl_out[5]~reg0.CLK
clk_sys => ctrl_out[6]~reg0.CLK
clk_sys => ctrl_out[7]~reg0.CLK
clk_sys => ctrl_out[8]~reg0.CLK
clk_sys => ctrl_out[9]~reg0.CLK
clk_sys => ctrl_out[10]~reg0.CLK
clk_sys => ctrl_out[11]~reg0.CLK
clk_sys => ctrl_out[12]~reg0.CLK
clk_sys => ctrl_out[13]~reg0.CLK
clk_sys => ctrl_out[14]~reg0.CLK
clk_sys => ctrl_out[15]~reg0.CLK
clk_sys => ctrl_out[16]~reg0.CLK
clk_sys => ctrl_out[17]~reg0.CLK
clk_sys => ctrl_out[18]~reg0.CLK
clk_sys => ctrl_out[19]~reg0.CLK
clk_sys => ctrl_out[20]~reg0.CLK
clk_sys => ctrl_out[21]~reg0.CLK
clk_sys => ctrl_out[22]~reg0.CLK
clk_sys => ctrl_out[23]~reg0.CLK
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
clk_sys => data_out[6]~reg0.CLK
clk_sys => data_out[7]~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => count[8].CLK
clk_sys => count[9].CLK
clk_sys => count[10].CLK
clk_sys => count[11].CLK
clk_sys => seq_num[0].CLK
clk_sys => seq_num[1].CLK
clk_sys => seq_num[2].CLK
clk_sys => seq_num[3].CLK
clk_sys => seq_num[4].CLK
clk_sys => seq_num[5].CLK
clk_sys => seq_num[6].CLK
clk_sys => seq_num[7].CLK
clk_sys => seq_num[8].CLK
clk_sys => seq_num[9].CLK
clk_sys => seq_num[10].CLK
clk_sys => seq_num[11].CLK
clk_sys => seq_num[12].CLK
clk_sys => seq_num[13].CLK
clk_sys => seq_num[14].CLK
clk_sys => my_state~5.DATAIN
data_in[0] => ctrl_out.DATAA
data_in[0] => ctrl_out.DATAB
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => ctrl_out.DATAA
data_in[1] => ctrl_out.DATAB
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => ctrl_out.DATAA
data_in[2] => ctrl_out.DATAB
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => ctrl_out.DATAA
data_in[3] => ctrl_out.DATAB
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => ctrl_out.DATAA
data_in[4] => ctrl_out.DATAB
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => ctrl_out.DATAA
data_in[5] => ctrl_out.DATAB
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => ctrl_out.DATAA
data_in[6] => ctrl_out.DATAB
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => ctrl_out.DATAA
data_in[7] => ctrl_out.DATAB
data_in[7] => data_out[7]~reg0.DATAIN
start_stop_in => process_1.IN0
start_stop_in => process_1.IN0
valid_in => process_1.IN1
valid_in => rden_FIFOs.DATAA
valid_in => process_1.IN1
discard_in => discard_out.DATAB
num_used_w_in[0] => LessThan0.IN30
num_used_w_in[1] => LessThan0.IN29
num_used_w_in[2] => LessThan0.IN28
num_used_w_in[3] => LessThan0.IN27
num_used_w_in[4] => LessThan0.IN26
num_used_w_in[5] => LessThan0.IN25
num_used_w_in[6] => LessThan0.IN24
num_used_w_in[7] => LessThan0.IN23
num_used_w_in[8] => LessThan0.IN22
num_used_w_in[9] => LessThan0.IN21
num_used_w_in[10] => LessThan0.IN20
num_used_w_in[11] => LessThan0.IN19
num_used_w_in[12] => LessThan0.IN18
num_used_w_in[13] => LessThan0.IN17
num_used_w_in[14] => LessThan0.IN16
rden_FIFOs <= rden_FIFOs.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid_out <= data_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[0] <= ctrl_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[1] <= ctrl_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[2] <= ctrl_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[3] <= ctrl_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[4] <= ctrl_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[5] <= ctrl_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[6] <= ctrl_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[7] <= ctrl_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[8] <= ctrl_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[9] <= ctrl_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[10] <= ctrl_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[11] <= ctrl_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[12] <= ctrl_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[13] <= ctrl_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[14] <= ctrl_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[15] <= ctrl_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[16] <= ctrl_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[17] <= ctrl_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[18] <= ctrl_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[19] <= ctrl_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[20] <= ctrl_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[21] <= ctrl_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[22] <= ctrl_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_out[23] <= ctrl_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_valid_out <= ctrl_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
discard_out <= discard_out.DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[0] <= seq_num[0].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[1] <= seq_num[1].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[2] <= seq_num[2].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[3] <= seq_num[3].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[4] <= seq_num[4].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[5] <= seq_num[5].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[6] <= seq_num[6].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[7] <= seq_num[7].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[8] <= seq_num[8].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[9] <= seq_num[9].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[10] <= seq_num[10].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[11] <= seq_num[11].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[12] <= seq_num[12].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[13] <= seq_num[13].DB_MAX_OUTPUT_PORT_TYPE
seq_num_out[14] <= seq_num[14].DB_MAX_OUTPUT_PORT_TYPE


