$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 7 # funct7 [6:0] $end
  $var wire 3 $ funct3 [2:0] $end
  $var wire 2 % aluop [1:0] $end
  $var wire 4 & alucontrol [3:0] $end
  $scope module alu_cont $end
   $var wire 7 # funct7 [6:0] $end
   $var wire 3 $ funct3 [2:0] $end
   $var wire 2 % aluop [1:0] $end
   $var wire 4 & alucontrol [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000 #
b000 $
b10 %
b0010 &
#2
b0100000 #
b0110 &
#4
b0000000 #
b111 $
b0000 &
#6
b110 $
b0001 &
#8
b01 %
b0110 &
#10
b00 %
b0010 &
#11
