library verilog;
use verilog.vl_types.all;
entity tb_uart is
    port(
        i_uart_cts_n    : in     vl_logic;
        o_uart_txd      : out    vl_logic;
        o_uart_rts_n    : out    vl_logic;
        i_uart_rxd      : in     vl_logic
    );
end tb_uart;
