$date
	Sun Nov 13 20:44:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module syn_fifo_tb $end
$var wire 32 ! rdata [31:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 1 $ clk $end
$var reg 1 % re $end
$var reg 1 & rst_n $end
$var reg 32 ' wdata [31:0] $end
$var reg 1 ( we $end
$scope module fifo_inst $end
$var wire 1 $ clk $end
$var wire 1 % re $end
$var wire 1 & rst_n $end
$var wire 32 ) wdata [31:0] $end
$var wire 1 ( we $end
$var wire 32 * rdata [31:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 3 + raddr [2:0] $end
$var reg 3 , waddr [2:0] $end
$scope module ram $end
$var wire 2 - raddr [1:0] $end
$var wire 1 $ rclk $end
$var wire 1 % re $end
$var wire 2 . waddr [1:0] $end
$var wire 1 $ wclk $end
$var wire 32 / wdata [31:0] $end
$var wire 1 ( we $end
$var reg 32 0 rdata [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
b0 .
b0 -
b0 ,
b0 +
bx *
bx )
0(
bx '
0&
0%
0$
0#
0"
bx !
$end
#10000
1$
#15000
1#
1&
#20000
b1 '
b1 )
b1 /
0$
#30000
1$
#40000
1(
0$
#50000
0#
b1 .
b1 ,
b10 '
b10 )
b10 /
1$
#60000
0$
#70000
b10 .
b10 ,
b11 '
b11 )
b11 /
1$
#80000
0$
#90000
b11 .
b11 ,
b100 '
b100 )
b100 /
1$
#100000
0$
#110000
1"
b0 .
b100 ,
0(
1$
#120000
0$
#130000
1%
1$
#140000
0$
#150000
0"
b1 -
b1 !
b1 *
b1 0
b1 +
1$
#160000
0$
#170000
b10 -
b10 !
b10 *
b10 0
b10 +
1$
#180000
0$
#190000
b11 -
b11 !
b11 *
b11 0
b11 +
1$
#200000
0$
#210000
1#
b0 -
b100 !
b100 *
b100 0
b100 +
1$
#220000
0$
#230000
b1 !
b1 *
b1 0
1$
#240000
0$
#250000
1$
#260000
0$
#270000
1$
