<?xml version="1.0" encoding="utf-8"?>
<module id="usb0" HW_revision="" XML_version="1" description="USB 2.0 OTG Controller with CPPI4.1 DMA Engine">
	<register id="REVID" acronym="REVID" offset="0" width="32" description="Revision Register">
		<bitfield id="REV" width="32" begin="31" end="0" resetval="1319176960" description="Revision Register Version" range="" rwaccess="R"/>
	</register>
	<register id="CTRLR" acronym="CTRLR" offset="4" width="32" description="Control Register">
		<bitfield id="DIS_DEB" width="1" begin="31" end="31" resetval="0" description="Disable VBUS Debounce Fix" range="" rwaccess="RW"/>
		<bitfield id="DIS_SRP" width="1" begin="30" end="30" resetval="0" description="Disable SRP a_valid circuit fix" range="" rwaccess="RW"/>
		<bitfield id="RSV" width="25" begin="29" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RNDIS" width="1" begin="4" end="4" resetval="0" description="Global RNDIS Mode Enable for All Endpoints" range="" rwaccess="RW"/>
		<bitfield id="UINT" width="1" begin="3" end="3" resetval="0" description="USB non-PDR Interrupt Enable" range="" rwaccess="RW"/>
		<bitfield id="RSV2" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CLKFACK" width="1" begin="1" end="1" resetval="0" description="Clock Stop Fast Acknowledge" range="" rwaccess="RW"/>
		<bitfield id="RESET" width="1" begin="0" end="0" resetval="1" description="Soft Reset" range="" rwaccess="RW"/>
	</register>
	<register id="STATR" acronym="STATR" offset="8" width="32" description="Status Register">
		<bitfield id="RSV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="0" end="0" resetval="0" description="Current DRVVBUS Value" range=" " rwaccess="R"/>
	</register>
	<register id="EMUR" acronym="EMUR" offset="12" width="32" description="Emulation Register">
		<bitfield id="RSV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RT_SEL" width="1" begin="2" end="2" resetval="1" description="Real Time Enable" range="" rwaccess="RW"/>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="1" description="Soft Stop Enable" range="" rwaccess="RW"/>
		<bitfield id="FREERUN" width="1" begin="0" end="0" resetval="1" description="Free Run Enable" range="" rwaccess="RW"/>
	</register>
	<register id="MODE" acronym="MODE" offset="16" width="32" description="RNDIS MODE REGISTER">
		<bitfield id="RSV8" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RX4_MODE" width="2" begin="29" end="28" resetval="0" description="RX Endpoint 4 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV7" width="2" begin="27" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RX3_MODE" width="2" begin="25" end="24" resetval="0" description="RX Endpoint 3 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV6" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RX2_MODE" width="2" begin="21" end="20" resetval="0" description="RX Endpoint 2 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RX1_MODE" width="2" begin="17" end="16" resetval="0" description="RX Endpoint 1 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV4" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TX4_MODE" width="2" begin="13" end="12" resetval="0" description="TX Endpoint 4 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV3" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TX3_MODE" width="2" begin="9" end="8" resetval="0" description="TX Endpoint 3 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV2" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TX2_MODE" width="2" begin="5" end="4" resetval="0" description="TX Endpoint 2 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
		<bitfield id="RSV1" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TX1_MODE" width="2" begin="1" end="0" resetval="0" description="TX Endpoint 1 Mode" range="" rwaccess="RW">
			<bitenum id="TRANSPARENT" value="0" token="TRANSPARENT" description="Transparent Mode"/>
			<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS Mode"/>
			<bitenum id="CDC" value="2" token="CDC" description="Linux CDC Mode"/>
			<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS Mode"/>
		</bitfield>
	</register>
	<register id="AUTOREQ" acronym="AUTOREQ" offset="20" width="32" description="Auto Request Register">
		<bitfield id="RSV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RX4_AUTREQ" width="2" begin="7" end="6" resetval="0" description="RX4 Autorequest Enable" range="" rwaccess="RW">
			<bitenum id="NONE" value="0" token="NONE" description="No Auto Req"/>
			<bitenum id="ALL_BUT_EOP" value="1" token="ALL_BUT_EOP" description="Auto Req All but EOP"/>
			<bitenum id="ALL" value="3" token="ALL" description="Auto Req Always"/>
		</bitfield>
		<bitfield id="RX3_AUTREQ" width="2" begin="5" end="4" resetval="0" description="RX3 Autorequest Enable" range="" rwaccess="RW">
			<bitenum id="NONE" value="0" token="NONE" description="No Auto Req"/>
			<bitenum id="ALL_BUT_EOP" value="1" token="ALL_BUT_EOP" description="Auto Req All but EOP"/>
			<bitenum id="ALL" value="3" token="ALL" description="Auto Req Always"/>
		</bitfield>
		<bitfield id="RX2_AUTREQ" width="2" begin="3" end="2" resetval="0" description="RX2 Autorequest Enable" range="" rwaccess="RW">
			<bitenum id="NONE" value="0" token="NONE" description="No Auto Req"/>
			<bitenum id="ALL_BUT_EOP" value="1" token="ALL_BUT_EOP" description="Auto Req All but EOP"/>
			<bitenum id="ALL" value="3" token="ALL" description="Auto Req Always"/>
		</bitfield>
		<bitfield id="RX1_AUTREQ" width="2" begin="1" end="0" resetval="0" description="RX1 Autorequest Enable" range="" rwaccess="RW">
			<bitenum id="NONE" value="0" token="NONE" description="No Auto Req"/>
			<bitenum id="ALL_BUT_EOP" value="1" token="ALL_BUT_EOP" description="Auto Req All but EOP"/>
			<bitenum id="ALL" value="3" token="ALL" description="Auto Req Always"/>
		</bitfield>
	</register>
	<register id="SRPFIXTIME" acronym="SRPFIXTIME" offset="24" width="32" description="SRP Fix Time Register">
		<bitfield id="SRPFIXTIME" width="32" begin="31" end="0" resetval="1107296256" description="SRP Fix maximum time in 60 MHz cycles.  Default is 700ms." range="" rwaccess="RW"/>
	</register>
	<register id="TEARDOWN" acronym="TEARDOWN" offset="28" width="32" description="Teardown Register">
		<bitfield id="RSV3" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TX_TDOWN" width="4" begin="20" end="17" resetval="0" description="Tx Endpoint Teardown.  " range="" rwaccess="RW">
			<bitenum id="TX4" value="8" token="TX4" description="Teardown TX4 Endpoint"/>
			<bitenum id="TX3" value="4" token="TX3" description="Teardown TX3 Endpoint"/>
			<bitenum id="TX2" value="2" token="TX2" description="Teardown TX2 Endpoint"/>
			<bitenum id="TX1" value="1" token="TX1" description="Teardown TX1 Endpoint"/>
		</bitfield>
		<bitfield id="RSV2" width="12" begin="16" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RX_TDOWN" width="4" begin="4" end="1" resetval="0" description="Rx Endpoint Teardown.  " range="" rwaccess="RW">
			<bitenum id="RX4" value="8" token="RX4" description="Teardown RX4 Endpoint"/>
			<bitenum id="RX3" value="4" token="RX3" description="Teardown RX3 Endpoint"/>
			<bitenum id="RX2" value="2" token="RX2" description="Teardown RX2 Endpoint"/>
			<bitenum id="RX1" value="1" token="RX1" description="Teardown RX1 Endpoint"/>
		</bitfield>
		<bitfield id="RSV1" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
	</register>
	<register id="INTSRCR" acronym="INTSRCR" offset="32" width="32" description="USB Interrupt Source Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change" range="" rwaccess="R"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid" range="" rwaccess="R"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected" range="" rwaccess="R"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected" range="" rwaccess="R"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected" range="" rwaccess="R"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started" range="" rwaccess="R"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode)" range="" rwaccess="R"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Status" range="" rwaccess="R"/>
	</register>
	<register id="INTSETR" acronym="INTSETR" offset="36" width="32" description="USB Interrupt Source Set Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode) Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Status Set" range="" rwaccess="W"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Status Set" range="" rwaccess="W"/>
	</register>
	<register id="INTCLRR" acronym="INTCLRR" offset="40" width="32" description="USB Interrupt Source Clear Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change Interrupt Set" range="" rwaccess="W"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode) Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected Interrupt Clear" range="" rwaccess="W"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Status Clear" range="" rwaccess="W"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Status Clear" range="" rwaccess="W"/>
	</register>
	<register id="INTMSKR" acronym="INTMSKR" offset="44" width="32" description="USB Interrupt Mask Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change" range="" rwaccess="R"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid" range="" rwaccess="R"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected" range="" rwaccess="R"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected" range="" rwaccess="R"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected" range="" rwaccess="R"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started" range="" rwaccess="R"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode)" range="" rwaccess="R"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Status" range="" rwaccess="R"/>
	</register>
	<register id="INTMSKSETR" acronym="INTMSKSETR" offset="48" width="32" description="USB Interruppt Mask Set Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode) Interrupt Mask  Set" range="" rwaccess="W"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected Interrupt Mask  Set" range="" rwaccess="W"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Mask Set" range="" rwaccess="W"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Mask Set" range="" rwaccess="W"/>
	</register>
	<register id="INTMSKCLRR" acronym="INTMSKCLRR" offset="52" width="32" description="USB Interruppt Mask Clear Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode) Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Mask Clear" range="" rwaccess="W"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Mask Clear" range="" rwaccess="W"/>
	</register>
	<register id="INTMASKEDR" acronym="INTMASKEDR" offset="56" width="32" description="USB Interrupt Source Masked Register">
		<bitfield id="RSV3" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DRVVBUS" width="1" begin="24" end="24" resetval="0" description="DRVVBUS Level Change" range="" rwaccess="R"/>
		<bitfield id="VBUSINVALID" width="1" begin="23" end="23" resetval="0" description="VBUS lessthan VBUS Valid" range="" rwaccess="R"/>
		<bitfield id="SRP" width="1" begin="22" end="22" resetval="0" description="SRP Detected" range="" rwaccess="R"/>
		<bitfield id="DISCONNECT" width="1" begin="21" end="21" resetval="0" description="Device Disconnected" range="" rwaccess="R"/>
		<bitfield id="CONNECT" width="1" begin="20" end="20" resetval="0" description="Device Connected" range="" rwaccess="R"/>
		<bitfield id="SOF" width="1" begin="19" end="19" resetval="0" description="SOF Started" range="" rwaccess="R"/>
		<bitfield id="RESET_BABBLE" width="1" begin="18" end="18" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode)" range="" rwaccess="R"/>
		<bitfield id="RESUME" width="1" begin="17" end="17" resetval="0" description="RESUME Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="SUSPEND" width="1" begin="16" end="16" resetval="0" description="SUSPEND Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="RSV2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="12" end="12" resetval="0" description="Endpoint 4 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP3RX" width="1" begin="11" end="11" resetval="0" description="Endpoint 3 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP2RX" width="1" begin="10" end="10" resetval="0" description="Endpoint 2 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP1RX" width="1" begin="9" end="9" resetval="0" description="Endpoint 1 RX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="RSV1" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Endpoint 4 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Endpoint 3 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Endpoint 2 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Endpoint 1 TX Interrupt Status" range="" rwaccess="R"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 Interrupt Status" range="" rwaccess="R"/>
	</register>
	<register id="EOIR" acronym="EOIR" offset="60" width="32" description="USB End Of Interrupt">
		<bitfield id="RSV1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0" description="EOI Vector" range="" rwaccess="RW"/>
	</register>
	<register id="INTVECTR" acronym="INTVECTR" offset="64" width="32" description="USB Interrupt Vector">
		<bitfield id="VECTOR" width="32" begin="31" end="0" resetval="0" description="Interrupt Vector" range="" rwaccess="RW"/>
	</register>
	<group id="GENRNDISSZ" name="GENRNDISSZ" instances="4" offset="0x50" instaddr="0x4" description="RNDIS REGISTERS">
	<register id="SIZE" acronym="SIZE" offset="0" width="32" description="Generic RNDIS Size">
		<bitfield id="RSV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SIZE" width="17" begin="16" end="0" resetval="0" description="Generic RNDIS Packet Size" range="" rwaccess="RW"/>
	</register>
	</group>
	<register id="FADDR" acronym="FADDR" offset="0x400" width="8" description="Function Address">
		<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="FUNCADDR" range="" rwaccess="RW"/>
	</register>
	<register id="POWER" acronym="POWER" offset="0x401" width="8" description="Power Management Register">
		<bitfield id="ISOUPDATE" width="1" begin="7" end="7" resetval="0" description="Isoc Update" range="" rwaccess="RW"/>
		<bitfield id="SOFTCONN" width="1" begin="6" end="6" resetval="0" description="Soft Connect/Disconnect - Enables the D+/D- lines when set.  Only valid in peripheral mode." range="" rwaccess="RW"/>
		<bitfield id="HSEN" width="1" begin="5" end="5" resetval="1" description="When set, the device will negotiate for High speed mode when reset by the hub." range="" rwaccess="RW"/>
		<bitfield id="HSMODE" width="1" begin="4" end="4" resetval="0" description="Valid when usb reset completes (peripheral mode) or when Reset bit is cleared (host mode).  When set it indicates that the device sucessfully negotiated high speed mode." range="" rwaccess="R"/>
		<bitfield id="RESET" width="1" begin="3" end="3" resetval="0" description="USB Bus Reset:  Host mode Read/Write. Peripheral Mode Read Only" range="" rwaccess="RW"/>
		<bitfield id="RESUME" width="1" begin="2" end="2" resetval="0" description="Set byt the CPU to generate resume signaling when the function is in suspend mode.  Automatically set in host mode when Resume signalling from the target is detected and the host is suspended." range="" rwaccess="RW"/>
		<bitfield id="SUSPENDM" width="1" begin="1" end="1" resetval="0" description="In host mode, set by the CPU to enter SUSPEND mode.  In peripheral mode, this bit is set on entry into SUSPEND mode." range="" rwaccess="RW"/>
		<bitfield id="ENSUSPM" width="1" begin="0" end="0" resetval="0" description="Set by the CPU to enable the SUSPENDM signal." range="" rwaccess="RW"/>
	</register>
	<register id="INTRTX" acronym="INTRTX" offset="0x402" width="16" description="Transmit Endpoint Interrupt Register">
		<bitfield id="RSV" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="EP4 TX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="EP3 TX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="EP2 TX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="EP1 TX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="EP0 Interrupt" range="" rwaccess="R"/>
	</register>
	<register id="INTRRX" acronym="INTRRX" offset="0x404" width="16" description="Transmit Endpoint Interrupt Register">
		<bitfield id="RSV1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="4" end="4" resetval="0" description="EP4 RX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP3RX" width="1" begin="3" end="3" resetval="0" description="EP3 RX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP2RX" width="1" begin="2" end="2" resetval="0" description="EP2 RX Interrupt" range="" rwaccess="R"/>
		<bitfield id="EP1RX" width="1" begin="1" end="1" resetval="0" description="EP1 RX Interrupt" range="" rwaccess="R"/>
		<bitfield id="RSV0" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
	</register>
	<register id="INTRTXE" acronym="INTRTXE" offset="0x406" width="16" description="Transmit Endpoint Interrupt Enable Register">
		<bitfield id="RSV" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="EP4 TX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="EP3 TX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="EP2 TX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="EP1 TX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="EP0 Interrupt" range="" rwaccess="RW"/>
	</register>
	<register id="INTRRXE" acronym="INTRRXE" offset="0x408" width="16" description="Transmit Endpoint Interrupt Enable Register">
		<bitfield id="RSV1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="EP4RX" width="1" begin="4" end="4" resetval="0" description="EP4 RX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP3RX" width="1" begin="3" end="3" resetval="0" description="EP3 RX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP2RX" width="1" begin="2" end="2" resetval="0" description="EP2 RX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="EP1RX" width="1" begin="1" end="1" resetval="0" description="EP1 RX Interrupt" range="" rwaccess="RW"/>
		<bitfield id="RSV0" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="RW"/>
	</register>
	<register id="INTRUSB" acronym="INTRUSB" offset="0x40A" width="8" description="USB Bus Interrupts">
		<bitfield id="VBUSERR" width="1" begin="7" end="7" resetval="0" description="VBUS lessthan VBUS Valid" range="" rwaccess="R"/>
		<bitfield id="SESSREQ" width="1" begin="6" end="6" resetval="0" description="SRP Detected" range="" rwaccess="R"/>
		<bitfield id="DISCON" width="1" begin="5" end="5" resetval="0" description="Device Disconnected" range="" rwaccess="R"/>
		<bitfield id="CONN" width="1" begin="4" end="4" resetval="0" description="Device Connected" range="" rwaccess="R"/>
		<bitfield id="SOF" width="1" begin="3" end="3" resetval="0" description="SOF Started" range="" rwaccess="R"/>
		<bitfield id="RESET_BABBLE" width="1" begin="2" end="2" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode)" range="" rwaccess="R"/>
		<bitfield id="RESUME" width="1" begin="1" end="1" resetval="0" description="RESUME Signalling Detected" range="" rwaccess="R"/>
		<bitfield id="SUSPEND" width="1" begin="0" end="0" resetval="0" description="SUSPEND Signalling Detected" range="" rwaccess="R"/>
	</register>
	<register id="INTRUSBE" acronym="INTRUSBE" offset="0x40B" width="8" description="USB Interrupt Enable Register">
		<bitfield id="VBUSERR" width="1" begin="7" end="7" resetval="0" description="VBUS lessthan VBUS Valid" range="" rwaccess="RW"/>
		<bitfield id="SESSREQ" width="1" begin="6" end="6" resetval="0" description="SRP Detected" range="" rwaccess="RW"/>
		<bitfield id="DISCON" width="1" begin="5" end="5" resetval="0" description="Device Disconnected" range="" rwaccess="RW"/>
		<bitfield id="CONN" width="1" begin="4" end="4" resetval="0" description="Device Connected" range="" rwaccess="RW"/>
		<bitfield id="SOF" width="1" begin="3" end="3" resetval="0" description="SOF Started" range="" rwaccess="RW"/>
		<bitfield id="RESET_BABBLE" width="1" begin="2" end="2" resetval="0" description="RESET Signalling Detected (Peripheral Mode)  or Babble Detected (Host Mode)" range="" rwaccess="RW"/>
		<bitfield id="RESUME" width="1" begin="1" end="1" resetval="0" description="RESUME Signalling Detected" range="" rwaccess="RW"/>
		<bitfield id="SUSPEND" width="1" begin="0" end="0" resetval="0" description="SUSPEND Signalling Detected" range="" rwaccess="RW"/>
	</register>
	<register id="FRAME" acronym="FRAME" offset="0x40C" width="16" description="Frame Number of Last Received Frame">
		<bitfield id="FRAMENUMBER" width="11" begin="10" end="0" resetval="0" description="FRAME NUMBER" range="" rwaccess="R"/>
	</register>
	<register id="INDEX" acronym="INDEX" offset="0x40E" width="8" description="Selects Endpoint accessed through index register">
		<bitfield id="EPSEL" width="4" begin="3" end="0" resetval="0" description="Endpoint Selection Index" range=" " rwaccess="RW">
			<bitenum id="EP0" value="0" token="EP0" description="EP0"/>
			<bitenum id="EP0" value="0" token="EP0" description="EP0"/>
			<bitenum id="EP1" value="1" token="EP1" description="EP1"/>
			<bitenum id="EP2" value="2" token="EP2" description="EP2"/>
			<bitenum id="EP3" value="3" token="EP3" description="EP3"/>
			<bitenum id="EP4" value="4" token="EP4" description="EP4"/>
		</bitfield>
	</register>
	<register id="TESTMODE" acronym="TESTMODE" offset="0x40F" width="8" description="Test Mode Register">
		<bitfield id="FORCE_HOST" width="1" begin="7" end="7" resetval="0" description="FORCE_HOST" range="" rwaccess="RW"/>
		<bitfield id="FIFO_ACCESS" width="1" begin="6" end="6" resetval="0" description="FIFO_ACCESS" range="" rwaccess="RW"/>
		<bitfield id="FORCE_FS" width="1" begin="5" end="5" resetval="0" description="FORCE_FS" range="" rwaccess="RW"/>
		<bitfield id="FORCE_HS" width="1" begin="4" end="4" resetval="0" description="FORCE_HS" range="" rwaccess="RW"/>
		<bitfield id="TEST_PACKET" width="1" begin="3" end="3" resetval="0" description="TEST_PACKET" range="" rwaccess="RW"/>
		<bitfield id="TEST_K" width="1" begin="2" end="2" resetval="0" description="TEST_K" range="" rwaccess="RW"/>
		<bitfield id="TEST_J" width="1" begin="1" end="1" resetval="0" description="TEST_J" range="" rwaccess="RW"/>
		<bitfield id="TEST_SE0_NAK" width="1" begin="0" end="0" resetval="0" description="TEST_SE0_NAK" range="" rwaccess="RW"/>
	</register>
	<register id="TXMAXP" acronym="TXMAXP" offset="0x410" width="16" description="Max Packet Size for Transmit Packet">
		<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="MAXPAYLOAD" range="" rwaccess="RW"/>
	</register>
	<register id="PERI_CSR0" acronym="PERI_CSR0" offset="0x412" width="16" description="TRANSMIT / ENDPOINT 0 CONTROL AND STATUS IN PERIPHERAL MODE">
		<bitfield id="RSV" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FLUSHFIFO" width="1" begin="8" end="8" resetval="0" description="Write a 1 to this bit to flush the enxt packet to be transmitted/read from the Endpoint0 FIFO.  The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit is cleared.  " range="" rwaccess="RW"/>
		<bitfield id="SERV_SETUPEND" width="1" begin="7" end="7" resetval="0" description="Write 1 to Clear SetupEnd bit." range="" rwaccess="RW"/>
		<bitfield id="SERV_RXPKTRDY" width="1" begin="6" end="6" resetval="0" description="Write 1 to clear RXPKTRDY bit." range="" rwaccess="RW"/>
		<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Write 1 to terminate the current transaction" range="" rwaccess="RW"/>
		<bitfield id="SETUPEND" width="1" begin="4" end="4" resetval="0" description="This bit will be set when a control transaction ends before the DataEnd bit has been set.  An interrupt will be generated and the FIFO flushed at this time.  The bit is cleared by the CPU writing a 1 to the SERVICED_SETUP_END bit" range="" rwaccess="RW"/>
		<bitfield id="DATAEND" width="1" begin="3" end="3" resetval="0" description="DATAEND" range="" rwaccess="RW"/>
		<bitfield id="SENTSTALL" width="1" begin="2" end="2" resetval="0" description="This bit is set when a STALL handshake is transmitted.  The CPU should clear this bit" range="" rwaccess="RW"/>
		<bitfield id="TXPKTRDY" width="1" begin="1" end="1" resetval="0" description="The CPU sets this bit after loading a data packet into the FIFO.  It is cleared automatically when the data packet has been transmitted.  An interrupt is generated (if enabled) when this bit is cleared." range="" rwaccess="RW"/>
		<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received.  An interrupt is generated when this bit is set.  The CPU clears this bit by setting the SERVICED_RXPKTRDY bit." range="" rwaccess="RW"/>
	</register>
	<register id="HOST_CSR0" acronym="HOST_CSR0" offset="0x412" width="16" description="TRANSMIT / ENDPOINT 0 CONTROL AND STATUS IN HOST MODE">
		<bitfield id="RSV" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DISPING" width="1" begin="11" end="11" resetval="0" description="The CPU writes a 1 to this bit to instruct the core not to issue PING tokens in data and status phases of a high-speed Control transfer (For use with devices that do not respond to PING)" range="" rwaccess="RW"/>
		<bitfield id="DATATOGWREN" width="1" begin="10" end="10" resetval="0" description="The CPU writes a 1 to this bit to enable the current state of the Endpoint 0 data toggle to be written.  This bit is automatically cleared once the new value is written." range="" rwaccess="RW"/>
		<bitfield id="DATATOG" width="1" begin="9" end="9" resetval="0" description="When read, this bit indicates the current state of the Endpoint 0 data toggle.  If D10 is high, this bit may bw written with the required setting of the data toggle.  If D10 is low, any value written to this bit is ignored." range="" rwaccess="RW"/>
		<bitfield id="FLUSHFIFO" width="1" begin="8" end="8" resetval="0" description="The CPU writes a 1 to this bit to flush the next packet to be transmitted/read from the Endpoint 0 FIFO.  The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit(Below) is cleared.  Note: FlushFIFO should only be used when TXPKTRDY/RXPKTRDY is SET.  At other times it may cause data to be corrupted." range="" rwaccess="RW"/>
		<bitfield id="NAK_TIMEOUT" width="1" begin="7" end="7" resetval="0" description="This bit will be set when Endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the NAKLimit0 register.   The CPU should clear this bit to allow the endpoint to continue." range="" rwaccess="RW"/>
		<bitfield id="STATUSPKT" width="1" begin="6" end="6" resetval="0" description="The CPU sets this bit at the same time as the TXPKTRDY or REQPKT bit is set, to perform a status stage transaction.  Setting this bit ensures that the data toggle is set to 1 so that a DATA1 packet is used for the Status Stage transaction." range="" rwaccess="RW"/>
		<bitfield id="REQPKT" width="1" begin="5" end="5" resetval="0" description="The CPU sets this bit to request an IN transaction.  It is cleared when the RXPKTRDY is set." range="" rwaccess="RW"/>
		<bitfield id="ERROR" width="1" begin="4" end="4" resetval="0" description="This bit will be set when a control transaction ends before the DataEnd bit has been set.  An interrupt will be generated and the FIFO flushed at this time.  The bit is cleared by the CPU writing a 1 to the SERVICED_SETUP_END bit" range="" rwaccess="RW"/>
		<bitfield id="SETUPPKT" width="1" begin="3" end="3" resetval="0" description="The CPU sets this bit, at the same time as the TXPKTRDY bit is set to send a SETUP token instead of an OUT token for the transaction.  Note: Setting this bit also clears the data toggle." range="" rwaccess="RW"/>
		<bitfield id="RXSTALL" width="1" begin="2" end="2" resetval="0" description="This bit is set when a STALL handshake is received. The CPU should clear this bit" range="" rwaccess="RW"/>
		<bitfield id="TXPKTRDY" width="1" begin="1" end="1" resetval="0" description="The CPU sets this bit after loading a data packet into the FIFO.  It is cleared automatically when the data packet has been transmitted.  An interrupt is generated (if enabled) when this bit is cleared." range="" rwaccess="RW"/>
		<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received.  An interrupt is generated when this bit is set.  The CPU clears this bit by setting the SERVICED_RXPKTRDY bit." range="" rwaccess="RW"/>
	</register>
	<register id="HOST_TXCSR" acronym="HOST_TXCSR" offset="0x412" width="16" description="CSR REGISTER FOR TRANSMIT ENDPOINT (INDEXED) - HOST MODE">
		<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="If the CPU sets this bit, TXPKTRDY will be automatically set when data of the maximum packet size (Value in TXMAXP) is loaded into the TX FIFO.  If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually." range="" rwaccess="RW"/>
		<bitfield id="RSV" width="1" begin="14" end="14" resetval="0" description="RESERVED - RETURNS 0" range="" rwaccess="R"/>
		<bitfield id="MODE" width="1" begin="13" end="13" resetval="0" description="The CPU sets this bit to enable the endpoint direction as TX and clears it to enable the endpoint direction as RX.  Only takes effect when the same endpoint FIFO is used for both TX and RX transactions" range="" rwaccess="RW"/>
		<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="The CPU sets this bit to enable the DMA request for the TX Endpoint" range="" rwaccess="RW"/>
		<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
		<bitfield id="DATATOGWREN" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DATATOG" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="NAK_TIMEOUT" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="The CPU writes a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="RW"/>
		<bitfield id="RXSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set when a STALL handshake is received.  When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXPKTRDY bit is cleared.  The CPU should clear this bit." range="" rwaccess="RW"/>
		<bitfield id="SETUPPKT" width="1" begin="4" end="4" resetval="0" description="The CPU sets this bit, at the same time as the TXPKTRDY bit is set, to send a SETUP token instead of an OUT token for the transaction.  Note: Setting this bit also clears the Data Toggle." range="" rwaccess="RW"/>
		<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="The CPU writes a 1 to this bit to flush the latest packet from the endpoint TX FIFO.  The FIFO pointer is reset, the TXPKTRDY bit is cleared and an interrupt is generated.  May be set simultanelusly with TXPKTRDY to abort the packet that is currently being loaded into the FIFO.  Note: Flush FIFO shoudl onlyb e used when TXPKTRDY is set.  At other times, it may cause data to be corrupted.  Also note that, if the FIFO is doubled buffered, FLUSH_FIFO may need to be set twice to compltetely clear the FIFO" range="" rwaccess="RW"/>
		<bitfield id="ERROR" width="1" begin="2" end="2" resetval="0" description="The USB sets this bit when 3 attempts have been made to send a packet and no handshake packet has been received.  When the bit is set, and interrupt is generated, TXPKTRDY is cleared, and the FIFO is completely flushed.  The CPU should clear this bit.  Valid only when the endpoint is operating in Bulk or Interrupt Mode." range="" rwaccess="RW"/>
		<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="The USB sets this bit when there is at least 1 packet in the TX FIFO" range="" rwaccess="RW"/>
		<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="The CPU sets this bit after loading a data packet into the FIFO.  It is cleared automatically when a data packet has been transmitted.  An interrupt is also generated at thsi point (if enabled) TXPKTRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO" range="" rwaccess="RW"/>
	</register>
	<register id="PERI_TXCSR" acronym="PERI_TXCSR" offset="0x412" width="16" description="CSR REGISTER FOR TRANSMIT ENDPOINT (INDEXED) - PERIPHERAL MODE">
		<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="If the CPU sets this bit, TXPKTRDY will be automatically set when data of the maximum packet size (Value in TXMAXP) is loaded into the TX FIFO.  If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually." range="" rwaccess="RW"/>
		<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="CPU sets this bit to enable the TX Endpoint for Isochronous Transfers, and clears it to enable the TX Endpoint for Bulk or Interrupt Transfers." range="" rwaccess="RW"/>
		<bitfield id="MODE" width="1" begin="13" end="13" resetval="0" description="The CPU sets this bit to enable the endpoint direction as TX and clears it to enable the endpoint direction as RX.  Only takes effect when the same endpoint FIFO is used for both TX and RX transactions" range="" rwaccess="RW"/>
		<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="The CPU sets this bit to enable the DMA request for the TX Endpoint" range="" rwaccess="RW"/>
		<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="FRCDATATOG" range="" rwaccess="RW"/>
		<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="DMAMODE" range="" rwaccess="RW"/>
		<bitfield id="RSV1" width="3" begin="9" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="The CPU writes a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="RW"/>
		<bitfield id="SENTSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set when a STALL handshake is transmitted.  The FIFO is flushed and the TXPKTRDY bit is cleared. " range="" rwaccess="RW"/>
		<bitfield id="SENDSTALL" width="1" begin="4" end="4" resetval="0" description="The CPU writes a 1 to this bit to issue a STALL handshake to an IN token.   The CPU clears this bit to terminate a stall condition" range="" rwaccess="RW"/>
		<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="The CPU writes a 1 to this bit to flush the latest packet from the endpoint TX FIFO.  The FIFO pointer is reset, the TXPKTRDY bit is cleared and an interrupt is generated.  May be set simultanelusly with TXPKTRDY to abort the packet that is currently being loaded into the FIFO.  Note: Flush FIFO shoudl onlyb e used when TXPKTRDY is set.  At other times, it may cause data to be corrupted.  Also note that, if the FIFO is doubled buffered, FLUSH_FIFO may need to be set twice to compltetely clear the FIFO" range="" rwaccess="RW"/>
		<bitfield id="UNDERRUN" width="1" begin="2" end="2" resetval="0" description="The USB sets this bit if an IN token is received when the TXPKTRDY bit is not set.  The CPU should clear this bit." range="" rwaccess="RW"/>
		<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="The USB sets this bit when there is at least 1 packet in the TX FIFO" range="" rwaccess="RW"/>
		<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="The CPU sets this bit after loading a data packet into the FIFO.  It is cleared automatically when a data packet has been transmitted.  An interrupt is also generated at thsi point (if enabled) TXPKTRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO" range="" rwaccess="RW"/>
	</register>
	<register id="RXMAXP" acronym="RXMAXP" offset="0x414" width="16" description="RX ENDPOINT MAX PACKET SIZE">
		<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="MAXPAYLOAD" range="" rwaccess="RW"/>
	</register>
	<register id="PERI_RXCSR" acronym="PERI_RXCSR" offset="0x416" width="16" description="Receive Control/Status Register Peripheral Mode">
		<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="If the CPU sets this bit then the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the RXFIFO.   When packets of less than the maximum packet size are unloaded. RXPKTRDY will have to be cleared manually." range="" rwaccess="RW"/>
		<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="The CPU sets this bit to enable the RX Endpoint for ISOCHRONOUS transfers and clears it to enable the RX Endpoint for Bulk/Interrupt transfers" range="" rwaccess="RW"/>
		<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="The CPU sets this bit to enable the DMA request for the RX Endpoint" range="" rwaccess="RW"/>
		<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="In bulk and interrupt mode, the CPU sets this bit to disable the sending of a NYET handshake.  When set all sucessfully received RX packets are ACK'd including at the point at which the FIFO becomes ful." range="" rwaccess="RW"/>
		<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="The CPU sets thsi bit to select DMA Mode 1 and clears this bit to select DMA Mode 0" range="" rwaccess="RW"/>
		<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="The CPU writes a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="RW"/>
		<bitfield id="SENTSTALL" width="1" begin="6" end="6" resetval="0" description="This bit is set when a STALL handshake is transmitted.  The CPU should clear this bit." range="" rwaccess="RW"/>
		<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="The CPU writes a 1 to this bit to issue a STALL handshake.  The CPU clears this bit to terminate the stall condition." range="" rwaccess="RW"/>
		<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="The CPU writes a 1 to this bit to flush the next packet to be read from the Endpoint RX FIFO.  The FIFO pointer is reset and the RXPKTRDY bit is cleared.  Note that if the FIFO is doubled buffered, FIFOFLUSH may need to be set twice to completely clear the FIFO" range="" rwaccess="RW"/>
		<bitfield id="DATAERROR" width="1" begin="3" end="3" resetval="0" description="This bit is set if the data packet has a CRC or bit-stuff error.  It is cleared when RXPKTRDY is cleared." range="" rwaccess="RW"/>
		<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set if an OUT packet cannot be loaded into the RX FIFO.  THe CPU should clear this bit." range="" rwaccess="RW"/>
		<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the RX FIFO" range="" rwaccess="RW"/>
		<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received.  The CPU should clear this bit when the packet has been unloaded from the RX FIFO.  An interrupt is generated when the bit is set." range="" rwaccess="RW"/>
	</register>
	<register id="HOST_RXCSR" acronym="HOST_RXCSR" offset="0x416" width="16" description="Receive Control/Status Register Host Mode">
		<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="If the CPU sets this bit then the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the RXFIFO.   When packets of less than the maximum packet size are unloaded. RXPKTRDY will have to be cleared manually." range="" rwaccess="RW"/>
		<bitfield id="AUTOREQ" width="1" begin="14" end="14" resetval="0" description="If the CPU sets this bit, the ReqPkt bit will be automatically set when the RXPKTRDY bit is cleared.  Note: This bit is automatically cleared when a short packet is received." range="" rwaccess="RW"/>
		<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="The CPU sets this bit to enable the DMA request for the RX Endpoint" range="" rwaccess="RW"/>
		<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="ISO TRANSACTIONS ONLY: The core sets this bit to indicate a PID error in the received packet.  Ignored in Bulk/Interrupt Transactions." range="" rwaccess="RW"/>
		<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="The CPU sets this bit to select DMA Mode 1 and clears this bit to select DMA Mode 0" range="" rwaccess="RW"/>
		<bitfield id="DATATOGWREN" width="1" begin="10" end="10" resetval="0" description="The CPU writes a 1 to this bit to enable the current state of the RX Endpoint Data toggle to be written.  This bit is automatically cleared once the new value is written." range="" rwaccess="R"/>
		<bitfield id="DATATOG" width="1" begin="9" end="9" resetval="0" description="When read, this bit indicates the current state of the RX Endpoint Data Toggle.  If DATA_TOGGLE_WRITE_ENABLE is '1' then this bit may be written with the required setting of the data toggle.  If DATA_TOGGLE_WRITE_ENABLE is low, any value written to this register is ignored." range="" rwaccess="R"/>
		<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="The CPU writes a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="RW"/>
		<bitfield id="RXSTALL" width="1" begin="6" end="6" resetval="0" description="When a STALL handshake is received, this bit is set and an interrupt is generated.  The CPU should clear this bit." range="" rwaccess="RW"/>
		<bitfield id="REQPKT" width="1" begin="5" end="5" resetval="0" description="The CPU writes a 1 to this bit to request an IN transaction.  It is cleared when RXPKTRDY is set" range="" rwaccess="RW"/>
		<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="The CPU writes a 1 to this bit to flush the next packet to be read from the Endpoint RX FIFO.  The FIFO pointer is reset and the RXPKTRDY bit is cleared.  Note that if the FIFO is doubled buffered, FIFOFLUSH may need to be set twice to completely clear the FIFO" range="" rwaccess="RW"/>
		<bitfield id="DATAERR_NAKTIMEOUT" width="1" begin="3" end="3" resetval="0" description="When operating in ISO mode, this bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error and cleared when the RXPKTRDY is cleared.  In bulk mode, this bit will be set when the RX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the RxInterval register.   The CPU should celar this bit to allow the endpoint to continue." range="" rwaccess="RW"/>
		<bitfield id="ERROR" width="1" begin="2" end="2" resetval="0" description="The USB sets this bit when 3 attempts have been made to receive a packet and no data packet has been received.  The CPU should clear this bit.  An interrupt is generated when the bit is set.  Note: thsi bit is only valid when the TX endpoint is operating in Bulk or Interrupt mode.  In ISO mode, it always returns 0" range="" rwaccess="RW"/>
		<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the RX FIFO" range="" rwaccess="RW"/>
		<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received.  The CPU should clear this bit when the packet has been unloaded from the RX FIFO.  An interrupt is generated when the bit is set." range="" rwaccess="RW"/>
	</register>
	<register id="COUNT0" acronym="COUNT0" offset="0x418" width="16" description="Count0 is a 7 bit read only register that indicates the number of received data bytes in the Endpoint 0 FIFO.  The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY is set.">
		<bitfield id="EP0RXCOUNT" width="7" begin="6" end="0" resetval="0" description="EP0RXCOUNT" range="" rwaccess="R"/>
	</register>
	<register id="RXCOUNT" acronym="RXCOUNT" offset="0x418" width="16" description="RX Count is a 13-bit read only register that holds the number of received dtata bytes in the packet currently in line to be read from the RX FIFO.  If the packet was transmitted as multiple bulk packets, the number given will be for the combined packet.">
		<bitfield id="EPRXCOUNT" width="13" begin="12" end="0" resetval="0" description="EPRXCOUNT" range="" rwaccess="R"/>
	</register>
	<register id="HOST_TYPE0" acronym="HOST_TYPE0" offset="0x41A" width="8" description="TYPE0 FOR ENDPOINT 0">
		<bitfield id="SPEED" width="2" begin="7" end="6" resetval="0" description="SPEED" range="" rwaccess="RW">
			<bitenum id="HS" value="1" token="HS" description="High Speed"/>
			<bitenum id="FS" value="2" token="FS" description="Full Speed"/>
			<bitenum id="LS" value="3" token="LS" description="Low Speed"/>
		</bitfield>
	</register>
	<register id="HOST_TXTYPE" acronym="HOST_TXTYPE" offset="0x41A" width="8" description="TXTYPE FOR ENDPOINT1,2,3,4">
		<bitfield id="SPEED" width="2" begin="7" end="6" resetval="0" description="SPEED" range="" rwaccess="RW">
			<bitenum id="HS" value="1" token="HS" description="High Speed"/>
			<bitenum id="FS" value="2" token="FS" description="Full Speed"/>
			<bitenum id="LS" value="3" token="LS" description="Low Speed"/>
		</bitfield>
		<bitfield id="PROT" width="2" begin="5" end="4" resetval="0" description="PROT" range="" rwaccess="RW">
			<bitenum id="CTRL" value="0" token="CTRL" description="Control"/>
			<bitenum id="ISOC" value="1" token="ISOC" description="Isochronous"/>
			<bitenum id="BULK" value="2" token="BULK" description="Bulk"/>
			<bitenum id="INTR" value="3" token="INTR" description="Interrupt"/>
		</bitfield>
		<bitfield id="TENDPN" width="4" begin="3" end="0" resetval="0" description="TENDPN" range="" rwaccess="RW"/>
	</register>
	<register id="HOST_NAKLIMIT0" acronym="HOST_NAKLIMIT0" offset="0x41B" width="8" description="NAKLIMIT0 FOR ENDPOINT 0">
		<bitfield id="EP0NAKLIMIT" width="5" begin="4" end="0" resetval="0" description="EP0NAKLIMIT" range="" rwaccess="RW"/>
	</register>
	<register id="HOST_TXINTERVAL" acronym="HOST_TXINTERVAL" offset="0x41B" width="8" description="TXINTERVAL FOR ENDPOINT1,2,3,4">
		<bitfield id="POLINTVL_NAKLIMIT" width="8" begin="7" end="0" resetval="0" description="POLINTVL_NAKLIMIT" range="" rwaccess="RW"/>
	</register>
	<register id="HOST_RXTYPE" acronym="HOST_RXTYPE" offset="0x41C" width="8" description="RXTYPE FOR ENDPOINT1,2,3,4">
		<bitfield id="SPEED" width="2" begin="7" end="6" resetval="0" description="SPEED" range="" rwaccess="RW">
			<bitenum id="HS" value="1" token="HS" description="High Speed"/>
			<bitenum id="FS" value="2" token="FS" description="Full Speed"/>
			<bitenum id="LS" value="3" token="LS" description="Low Speed"/>
		</bitfield>
		<bitfield id="PROT" width="2" begin="5" end="4" resetval="0" description="PROT" range="" rwaccess="RW">
			<bitenum id="CTRL" value="0" token="CTRL" description="Control"/>
			<bitenum id="ISOC" value="1" token="ISOC" description="Isochronous"/>
			<bitenum id="BULK" value="2" token="BULK" description="Bulk"/>
			<bitenum id="INTR" value="3" token="INTR" description="Interrupt"/>
		</bitfield>
		<bitfield id="RENDPN" width="4" begin="3" end="0" resetval="0" description="RENDPN" range="" rwaccess="RW"/>
	</register>
	<register id="HOST_RXINTERVAL" acronym="HOST_RXINTERVAL" offset="0x41D" width="8" description="RXINTERVAL FOR ENDPOINT1,2,3,4">
		<bitfield id="POLINTVL_NAKLIMIT" width="8" begin="7" end="0" resetval="0" description="POLINTVL_NAKLIMIT" range="" rwaccess="RW"/>
	</register>
	<register id="CONFIGDATA" acronym="CONFIGDATA" offset="0x41F" width="8" description="Returns details of core configuration for Endpoint 0">
		<bitfield id="MPRXE" width="1" begin="7" end="7" resetval="0" description="When set to '1' automatic almagamation of bulk packets is selected" range="" rwaccess="R"/>
		<bitfield id="MPTXE" width="1" begin="6" end="6" resetval="0" description="When set to '1' automatic splitting of bulk packets is selected" range="" rwaccess="R"/>
		<bitfield id="BIGENDIAN" width="1" begin="5" end="5" resetval="0" description="When set to '1' Big Endian ordering is selected" range="" rwaccess="R"/>
		<bitfield id="HBRXE" width="1" begin="4" end="4" resetval="0" description="When set to '1' indicates High Badnwidth RX FIFO ISO endpoint support selected" range="" rwaccess="R"/>
		<bitfield id="HBTXE" width="1" begin="3" end="3" resetval="0" description="When set to '1' indicates High Badnwidth TX FIFO ISO endpoint support selected" range="" rwaccess="R"/>
		<bitfield id="DYNFIFO" width="1" begin="2" end="2" resetval="0" description="When set to '1' indicates Dynamic FIFO Sizing option is selected" range="" rwaccess="R"/>
		<bitfield id="SOFTCONE" width="1" begin="1" end="1" resetval="0" description="When set to '1' indicates Soft Connect / Disconnect Option Selected" range="" rwaccess="R"/>
		<bitfield id="UTMIDATAWIDTH" width="1" begin="0" end="0" resetval="0" description="Indicates UTMI+ data width. 0 - 8 bits, 1 - 16 bits" range="" rwaccess="R"/>
	</register>
	<register id="FIFO0" acronym="FIFO0" offset="0x420" width="32" description="FIFO0">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="FIFO Data" range="" rwaccess="RW"/>
	</register>
	<register id="FIFO1" acronym="FIFO1" offset="0x424" width="32" description="FIFO1">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="FIFO Data" range="" rwaccess="RW"/>
	</register>
	<register id="FIFO2" acronym="FIFO2" offset="0x428" width="32" description="FIFO2">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="FIFO Data" range="" rwaccess="RW"/>
	</register>
	<register id="FIFO3" acronym="FIFO3" offset="0x42C" width="32" description="FIFO3">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="FIFO Data" range="" rwaccess="RW"/>
	</register>
	<register id="FIFO4" acronym="FIFO4" offset="0x430" width="32" description="FIFO4">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="FIFO Data" range="" rwaccess="RW"/>
	</register>
	<register id="DEVCTL" acronym="DEVCTL" offset="0x460" width="8" description="OTG Device Control">
		<bitfield id="BDEVICE" width="1" begin="7" end="7" resetval="0" description="THIS READ ONLY BIT INDICATES WHETHER THE DEVICE IS OPERATING AS THE a OR THE b DEVICE." range="" rwaccess="R">
			<bitenum id="ADEV" value="0" token="ADEV" description="A DEVICE"/>
			<bitenum id="BDEV" value="1" token="BDEV" description="B DEVICE"/>
		</bitfield>
		<bitfield id="FSDEV" width="1" begin="6" end="6" resetval="0" description="THIS READ ONLY BIT INDICATES WHETHER THE DEVICE IS OPERATING IN FULL SPEED OR HIGH SPEED.  ONLY VALID IN HOST MODE" range="" rwaccess="R">
			<bitenum id="HS" value="0" token="HS" description="high speed"/>
			<bitenum id="FS" value="1" token="FS" description="full speed"/>
		</bitfield>
		<bitfield id="LSDEV" width="1" begin="5" end="5" resetval="0" description="THIS READ ONLY BIT INDICATES WHETHER THE DEVICE IS OPERATING IN LOW SPEED.  ONLY VALID IN HOST MODE" range="" rwaccess="R">
			<bitenum id="FS" value="0" token="FS" description="full speed"/>
			<bitenum id="LS" value="1" token="LS" description="low speed"/>
		</bitfield>
		<bitfield id="VBUS" width="2" begin="4" end="3" resetval="0" description="THESE READ ONLY BITS ENCODE THE CURRENT VBUS LEVEL" range="" rwaccess="R">
			<bitenum id="BELOW_SESSION_END" value="0" token="BELOW_SESSION_END" description="VBUS is below the session End Level"/>
			<bitenum id="BELOW_AVALID" value="1" token="BELOW_AVALID" description="VBUS is above session End but below AVALID"/>
			<bitenum id="BELOW_VBUS_VALID" value="2" token="BELOW_VBUS_VALID" description="VBUS is above AVALID, but below VBUS Valid"/>
			<bitenum id="ABOVE_VBUS_VALID" value="3" token="ABOVE_VBUS_VALID" description="VBUS is above VBUS Valid"/>
		</bitfield>
		<bitfield id="HOSTMODE" width="1" begin="2" end="2" resetval="0" description="This read only bit is set when the USB controller is acting as a HOST" range="" rwaccess="R">
			<bitenum id="PER_MODE&#13;&#10;" value="0" token="PER_MODE&#13;&#10;" description="Peripheral Mode"/>
			<bitenum id="HOST_MODE" value="1" token="HOST_MODE" description="Host Mode"/>
		</bitfield>
		<bitfield id="HOSTREQ" width="1" begin="1" end="1" resetval="0" description="When set, the controller will initiate the Host Negotiation Protocol when Suspend mode is entered.  It is cleared when Host Negotiation is completed." range="" rwaccess="RW">
			<bitenum id="HNP_END" value="0" token="HNP_END" description="HNP Completed"/>
			<bitenum id="START_HNP" value="1" token="START_HNP" description="Start Host Negotiation On Suspend Entry"/>
		</bitfield>
		<bitfield id="SESSION" width="1" begin="0" end="0" resetval="0" description="When acting as an &quot;A&quot; device, this bit is set or cleared by the CPU to start or end a session.  When operating as a 'b' device, this bit is set/cleared by the controller when a session starts/ends.  It is also set by the CPU to initiate the Session Request Protocol.  When the controller is in suspend mode the bit may be cleared by the CPU to perform a software disconnect.  Note: Clearing this bit when the core is not suspended will result in undefined behavior" range="" rwaccess="R">
			<bitenum id="SESSION_END" value="0" token="SESSION_END" description="End Session"/>
			<bitenum id="SESSION_START" value="1" token="SESSION_START" description="Start Session"/>
		</bitfield>
	</register>
	<register id="TXFIFOSZ" acronym="TXFIFOSZ" offset="0x462" width="8" description="TRANSMIT ENDPOINT FIFO SIZE (INDEXED)">
		<bitfield id="DPB" width="1" begin="4" end="4" resetval="0" description="Double Packet Buffering Supported When Set" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="SZ" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="RW">
			<bitenum id="8_BYTES" value="0" token="8_BYTES" description="8 Byte FIFO Size"/>
			<bitenum id="16_BYTES" value="1" token="16_BYTES" description="16 Byte FIFO Size"/>
			<bitenum id="32_BYTES" value="2" token="32_BYTES" description="32 Byte FIFO Size"/>
			<bitenum id="64_BYTES" value="3" token="64_BYTES" description="64 Byte FIFO Size"/>
			<bitenum id="128_BYTES" value="4" token="128_BYTES" description="128 Byte FIFO Size"/>
			<bitenum id="256_BYTES" value="5" token="256_BYTES" description="256 Byte FIFO Size"/>
			<bitenum id="512_BYTES" value="6" token="512_BYTES" description="512 Byte FIFO Size"/>
			<bitenum id="1024_BYTES" value="7" token="1024_BYTES" description="1024 Byte FIFO Size"/>
			<bitenum id="2048_BYTES" value="8" token="2048_BYTES" description="2048 Byte FIFO Size"/>
			<bitenum id="4096_BYTES" value="9" token="4096_BYTES" description="4096 Byte FIFO Size"/>
		</bitfield>
	</register>
	<register id="RXFIFOSZ" acronym="RXFIFOSZ" offset="0x463" width="8" description="RECEIVE ENDPOINT FIFO SIZE (INDEXED)">
		<bitfield id="DPB" width="1" begin="4" end="4" resetval="0" description="Double Packet Buffering Supported When Set" range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="SZ" width="4" begin="3" end="0" resetval="0" description="FIFO SIZE" range="" rwaccess="RW">
			<bitenum id="8_BYTES" value="0" token="8_BYTES" description="8 Byte FIFO Size"/>
			<bitenum id="16_BYTES" value="1" token="16_BYTES" description="16 Byte FIFO Size"/>
			<bitenum id="32_BYTES" value="2" token="32_BYTES" description="32 Byte FIFO Size"/>
			<bitenum id="64_BYTES" value="3" token="64_BYTES" description="64 Byte FIFO Size"/>
			<bitenum id="128_BYTES" value="4" token="128_BYTES" description="128 Byte FIFO Size"/>
			<bitenum id="256_BYTES" value="5" token="256_BYTES" description="256 Byte FIFO Size"/>
			<bitenum id="512_BYTES" value="6" token="512_BYTES" description="512 Byte FIFO Size"/>
			<bitenum id="1024_BYTES" value="7" token="1024_BYTES" description="1024 Byte FIFO Size"/>
			<bitenum id="2048_BYTES" value="8" token="2048_BYTES" description="2048 Byte FIFO Size"/>
			<bitenum id="4096_BYTES" value="9" token="4096_BYTES" description="4096 Byte FIFO Size"/>
		</bitfield>
	</register>
	<register id="TXFIFOADDR" acronym="TXFIFOADDR" offset="0x464" width="16" description="TRANSMIT ENDPOINT FIFO ADDRESS - IN UNITS OF 8 BYTES (INDEXED)">
		<bitfield id="ADDR" width="13" begin="12" end="0" resetval="0" description="FIFO Address" range="" rwaccess="RW"/>
	</register>
	<register id="RXFIFOADDR" acronym="RXFIFOADDR" offset="0x466" width="16" description="RECEIVE ENDPOINT FIFO ADDRESS - IN UNITS OF 8 BYTES (INDEXED)">
		<bitfield id="ADDR" width="13" begin="12" end="0" resetval="0" description="FIFO Address" range="" rwaccess="RW"/>
	</register>
	<register id="HWVERS" acronym="HWVERS" offset="0x46C" width="16" description="VERSION OF USB CONTROLLER CORE">
		<bitfield id="RC" width="1" begin="15" end="15" resetval="0" description="RC" range="" rwaccess="R"/>
		<bitfield id="REVMAJ" width="5" begin="14" end="10" resetval="0" description="REVMAJ" range="" rwaccess="R"/>
		<bitfield id="REVMIN" width="10" begin="9" end="0" resetval="0" description="REVMIN" range="" rwaccess="R"/>
	</register>
	<group id="EPTRG" name="EPTRG" instances="5" offset="0x480" instaddr="8" description="ENDPOINT FUNCTION ADDRESS REGISTERS">
		<register id="TXFUNCADDR" acronym="TXFUNCADDR" offset="0x00" width="8" description="transmit endpoint function address (host mode only)">
			<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="FIFO Address" range="" rwaccess="RW"/>
		</register>
		<register id="TXHUBADDR" acronym="TXHUBADDR" offset="0x02" width="8" description="transmit endpoint hub address (host mode only)">
			<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="RW"/>
			<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Reserved" range="" rwaccess="RW"/>
		</register>
		<register id="TXHUBPORT" acronym="TXHUBPORT" offset="0x03" width="8" description="transmit endpoint hub port (host mode only)">
			<bitfield id="HUBPORT" width="7" begin="6" end="0" resetval="0" description="HUB PORT" range="" rwaccess="RW"/>
		</register>
		<register id="RXFUNCADDR" acronym="RXFUNCADDR" offset="0x04" width="8" description="receive endpoint function address (host mode only)">
			<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="FIFO Address" range="" rwaccess="RW"/>
		</register>
		<register id="RXHUBADDR" acronym="RXHUBADDR" offset="0x06" width="8" description="receive endpoint hub address (host mode only)">
			<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="RW"/>
			<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Reserved" range="" rwaccess="RW"/>
		</register>
		<register id="RXHUBPORT" acronym="RXHUBPORT" offset="0x07" width="8" description="receive endpoint hub port (host mode only)">
			<bitfield id="HUBPORT" width="7" begin="6" end="0" resetval="0" description="HUB PORT" range="" rwaccess="RW"/>
		</register>
	</group>
	<register id="HOST_PERI_CSR0" acronym="HOST_PERI_CSR0" offset="0x502" width="16" description="Control Status Register for Endpoint 0 (Host or Peripheral modes)"/>
	<register id="COUNT0" acronym="COUNT0" offset="0x508" width="16" description="Number of Received Bytes in Endpoint 0 FIFO"/>
	<register id="HOST_TYPE0" acronym="HOST_TYPE0" offset="0x50A" width="8" description="Defines the Speed of Endpoint 0"/>
	<register id="HOST_NAKLIMIT0" acronym="HOST_NAKLIMIT0" offset="0x50B" width="8" description="Sets the NAK Response Timeout on Endpoint 0"/>
	<register id="CONFIGDATA" acronym="CONFIGDATA" offset="0x50F" width="8" description="Returns details of core configuration for Endpoint 0"/>
	<group id="EPCSR" name="EPCSR" instances="4" offset="0x510" instaddr="0x10" description="ENDPOINT CONTROL AND STATUS REGISTERS">
		<register id="TXMAXP" acronym="TXMAXP" offset="0x0" width="16" description="Max Packet Size for Transmit Packet"/>
		<register id="HOST_PERI_TXCSR" acronym="HOST_PERI_TXCSR" offset="0x2" width="16" description="Control Status Register for Host/Peripheral Transmit Endpoint"/>
		<register id="RXMAXP" acronym="RXMAXP" offset="0x4" width="16" description="Maximum Packet Size for Peripheral/Host Receive Endpoint"/>
		<register id="HOST_PERI_RXCSR" acronym="HOST_PERI_RXCSR" offset="0x6" width="16" description="Control Status Register for Host/Peripheral Receive Endpoint"/>
		<register id="RXCOUNT" acronym="RXCOUNT" offset="0x8" width="16" description="Number of Bytes in Host Receive endpoint FIFO"/>
		<register id="HOST_TXTYPE" acronym="HOST_TXTYPE" offset="0xA" width="8" description="Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint."/>
		<register id="HOST_TXINTERVAL" acronym="HOST_TXINTERVAL" offset="0xB" width="8" description="Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint."/>
		<register id="HOST_RXTYPE" acronym="HOST_RXTYPE" offset="0xC" width="8" description="Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint."/>
		<register id="HOST_RXINTERVAL" acronym="HOST_RXINTERVAL" offset="0xD" width="8" description="Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint."/>
	</group>
	<group id="DMA_GLOBAL" name="DMA_GLOBAL" instances="1" offset="0x1000" instaddr="0x20" description="USB CPPI4.1 DMA">
		<register id="DMAREVID" acronym="DMAREVID" offset="0x00" width="32" description="CDMA REVISION REGISTER">
			<bitfield id="REV" width="32" begin="31" end="0" resetval="5443840" description="DMA Revision ID" range="" rwaccess="R"/>
		</register>
		<register id="TDFDQ" acronym="TDFDQ" offset="0x04" width="32" description="Tear Down Free Descriptor queue register. Informs the DMA of the location in memory which is to be used for signalling of a teardown complete for each TX and RX channel.">
			<bitfield id="TD_DESC_QMGR" width="2" begin="13" end="12" resetval="0" description="Controls which 4 queue manager the DMA access" range="" rwaccess="RW"/>
			<bitfield id="TD_DESC_QNUM" width="12" begin="11" end="0" resetval="0" description="Controls which queue should be read to allocate the TD descriptors" range="" rwaccess="RW"/>
		</register>
		<register id="DMAEMU" acronym="DMAEMU" offset="0x08" width="32" description="Emulation Control Register">
			<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="SOFT" range="" rwaccess="RW"/>
			<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="FREE" range="" rwaccess="RW"/>
		</register>
	</group>
	<group id="DMA_CTRL" name="DMA_CTRL" instances="4" offset="0x1800" instaddr="0x20" description="Global Control Registers">
		<register id="TXGCR" acronym="TXGCR" offset="0x00" width="32" description="Transmit DMA Global Control Register ">
			<bitfield id="TX_ENABLE" width="1" begin="31" end="31" resetval="0" description="This field enables or disables the channel." range="" rwaccess="RW"/>
			<bitfield id="TX_TEARDOWN" width="1" begin="30" end="30" resetval="0" description="Setting this bit will request the channel to be torn down.  This field will remain set after a channel teardown is complete." range="" rwaccess="RW"/>
			<bitfield id="RSV1" width="16" begin="29" end="14" resetval="0" description="Setting this bit will request the channel to be torn down.  This field will remain set after a channel teardown is complete." range="" rwaccess="RW"/>
			<bitfield id="TX_DEFAULT_QMGR" width="2" begin="13" end="12" resetval="0" description="This field controls the default queue manager number that will be used to queue teardown descriptors back to the host" range="" rwaccess="W"/>
			<bitfield id="TX_DEFAULT_QNUM" width="12" begin="11" end="0" resetval="0" description="This field controls the default queue number within the selected queue manager onto which teardown descriptors will be queued back to the host." range="" rwaccess="W"/>
		</register>
		<register id="RXGCR" acronym="RXGCR" offset="0x08" width="32" description="Receive DMA Global Control Register">
			<bitfield id="RX_ENABLE" width="1" begin="31" end="31" resetval="0" description="This field enables or disables the channel." range="" rwaccess="RW"/>
			<bitfield id="RX_TEARDOWN" width="1" begin="30" end="30" resetval="0" description="Setting this bit will request the channel to be torn down.  This field will remain set after a channel teardown is complete." range="" rwaccess="RW"/>
			<bitfield id="RSV1" width="5" begin="29" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RX_ERROR_HANDLING" width="1" begin="24" end="24" resetval="0" description="This bit controls the error handling mode for the channel" range="" rwaccess="W">
				<bitenum id="DROP" value="0" token="DROP" description="Starvation errors result in returning any allocated descriptor/buffer resources and then dropping the packet."/>
				<bitenum id="RETRY" value="1" token="RETRY" description="Starvation errors result in retrying RX Descriptor/Buffer allocation until successful"/>
			</bitfield>
			<bitfield id="RX_SOP_OFFSET" width="8" begin="23" end="16" resetval="0" description="This field specifies the number of bytes that are to be skipped in the SOP buffer before beginning to write the payload.  This value must be less than the minimum size of a buffer in the system.  Valid values are 0-255 bytes.  This value is only used for host and embedded descriptor types." range="" rwaccess="W"/>
			<bitfield id="RX_DEFAULT_DESC_TYPE" width="2" begin="15" end="14" resetval="0" description="This field indicates the default descriptor type to use" range="" rwaccess="W">
				<bitenum id="EMBEDDED" value="0" token="EMBEDDED" description="Embedded"/>
				<bitenum id="HOST" value="1" token="HOST" description="Host"/>
				<bitenum id="MONOLITHIC" value="2" token="MONOLITHIC" description="Monolithic"/>
			</bitfield>
			<bitfield id="RX_DEFAULT_RQ_QMGR" width="2" begin="13" end="12" resetval="0" description="This field indicates the default receive queue manager that this channel should use.  The actual receive queue manager index can be overridden by information provided in the CPPI FIFO data block" range="" rwaccess="W"/>
			<bitfield id="RX_DEFAULT_RQ_QNUM" width="12" begin="11" end="0" resetval="0" description="This field indicates the default receive queue that this channel should use.  The actual receive queue that will be used for reception can be overridden by information provided in the CPPI FIFO data block" range="" rwaccess="W"/>
		</register>
		<register id="RXHPCRA" acronym="RXHPCRA" offset="0x0C" width="32" description="Receive DMA Host Packet Configuration Register">
			<bitfield id="RSV1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RX_HOST_FDQ1_QMGR" width="2" begin="29" end="28" resetval="0" description="This field specifies which buffer manager should be used for the 2nd RX buffer in a host type packet" range="" rwaccess="W"/>
			<bitfield id="RX_HOST_FDQ1_QNUM" width="12" begin="27" end="16" resetval="0" description="This field specifies which free descriptor/buffer pool should be used for the 2nd RX buffer in a host type packet" range="" rwaccess="W"/>
			<bitfield id="RSV2" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RX_HOST_FDQ0_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which buffer manager should be used for the 1st RX buffer in a host type packet" range="" rwaccess="W"/>
			<bitfield id="RX_HOST_FDQ0_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which free descriptor/buffer pool should be used for the 1st RX buffer in a host type packet" range="" rwaccess="W"/>
		</register>
		<register id="RXHPCRB" acronym="RXHPCRB" offset="0x10" width="32" description="Receive DMA Host Packet Configuration Register B">
			<bitfield id="RSV1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RX_HOST_FDQ3_QMGR" width="2" begin="29" end="28" resetval="0" description="This field specifies which buffer manager should be used for the 4th RX buffer in a host type packet" range="" rwaccess="W"/>
			<bitfield id="RX_HOST_FDQ3_QNUM" width="12" begin="27" end="16" resetval="0" description="This field specifies which free descriptor/buffer pool should be used for the 4th RX buffer in a host type packet" range="" rwaccess="W"/>
			<bitfield id="RSV2" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RX_HOST_FDQ2_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which buffer manager should be used for the 3rd RX buffer in a host type packet" range="" rwaccess="W"/>
			<bitfield id="RX_HOST_FDQ2_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which free descriptor/buffer pool should be used for the 3rd RX buffer in a host type packet" range="" rwaccess="W"/>
		</register>
	</group>
	<register id="DMA_SCHED_CTRL" acronym="DMA_SCHED_CTRL" offset="0x2000" width="32" description="Receive DMA Host Packet Configuration Register B Endpoint 4">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0" description="Enable bit for Scheduler" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Scheduler is disabled and will no longer fetch entries from the scheduler table or pass credits to the DMA controller"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Scheduler is enabled.  This bit should only be set after the table has been initialized"/>
		</bitfield>
		<bitfield id="RSV1" width="23" begin="30" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LAST_ENTRY" width="8" begin="7" end="0" resetval="0" description="This field indicates the last valid entry in the scheduler table.  There are 64 words in the table and there are 4 entries in each word.  The table can be programmed with any integer number of entries from 1 to 256." range="" rwaccess="RW"/>
	</register>
	<group id="DMA_SCHED" name="DMA_SCHED" instances="64" offset="0x2800" instaddr="0x4" description="DMA Table Entry Registers">
		<register id="ENTRY" acronym="ENTRY" offset="0x0" width="32" description="DMA Scheduler Table Entry">
			<bitfield id="ENTRY3_RXTX" width="1" begin="31" end="31" resetval="0" description="ENTRY3_RXTX" range="" rwaccess="W">
				<bitenum id="TX" value="0" token="TX" description="TX Channel"/>
				<bitenum id="RX" value="1" token="RX" description="RX Channel"/>
			</bitfield>
			<bitfield id="ENTRY3_CHANNEL" width="4" begin="27" end="24" resetval="0" description="Channel Number" range="" rwaccess="W">
				<bitenum id="CHAN0" value="0" token="CHAN0" description="CHANNEL 0"/>
				<bitenum id="CHAN1" value="1" token="CHAN1" description="CHANNEL 1"/>
				<bitenum id="CHAN2" value="2" token="CHAN2" description="CHANNEL 2"/>
				<bitenum id="CHAN3" value="3" token="CHAN3" description="CHANNEL 3"/>
			</bitfield>
			<bitfield id="ENTRY2_RXTX" width="1" begin="23" end="23" resetval="0" description="ENTRY2_RXTX" range="" rwaccess="W">
				<bitenum id="TX" value="0" token="TX" description="TX Channel"/>
				<bitenum id="RX" value="1" token="RX" description="RX Channel"/>
			</bitfield>
			<bitfield id="ENTRY2_CHANNEL" width="4" begin="19" end="16" resetval="0" description="Channel Number" range="" rwaccess="W">
				<bitenum id="CHAN0" value="0" token="CHAN0" description="CHANNEL 0"/>
				<bitenum id="CHAN1" value="1" token="CHAN1" description="CHANNEL 1"/>
				<bitenum id="CHAN2" value="2" token="CHAN2" description="CHANNEL 2"/>
				<bitenum id="CHAN3" value="3" token="CHAN3" description="CHANNEL 3"/>
			</bitfield>
			<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="ENTRY1_RXTX" range="" rwaccess="W">
				<bitenum id="TX" value="0" token="TX" description="TX Channel"/>
				<bitenum id="RX" value="1" token="RX" description="RX Channel"/>
			</bitfield>
			<bitfield id="ENTRY1_CHANNEL" width="4" begin="11" end="8" resetval="0" description="Channel Number" range="" rwaccess="W">
				<bitenum id="CHAN0" value="0" token="CHAN0" description="CHANNEL 0"/>
				<bitenum id="CHAN1" value="1" token="CHAN1" description="CHANNEL 1"/>
				<bitenum id="CHAN2" value="2" token="CHAN2" description="CHANNEL 2"/>
				<bitenum id="CHAN3" value="3" token="CHAN3" description="CHANNEL 3"/>
			</bitfield>
			<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="ENTRY0_RXTX" range="" rwaccess="W">
				<bitenum id="TX" value="0" token="TX" description="TX Channel"/>
				<bitenum id="RX" value="1" token="RX" description="RX Channel"/>
			</bitfield>
			<bitfield id="ENTRY0_CHANNEL" width="4" begin="3" end="0" resetval="0" description="Channel Number" range="" rwaccess="W">
				<bitenum id="CHAN0" value="0" token="CHAN0" description="CHANNEL 0"/>
				<bitenum id="CHAN1" value="1" token="CHAN1" description="CHANNEL 1"/>
				<bitenum id="CHAN2" value="2" token="CHAN2" description="CHANNEL 2"/>
				<bitenum id="CHAN3" value="3" token="CHAN3" description="CHANNEL 3"/>
			</bitfield>
		</register>
	</group>
	<register id="QMGRREVID" acronym="QMGRREVID" offset="0x4000" width="32" description="Queue Manager Revision Register">
		<bitfield id="REV" width="32" begin="31" end="0" resetval="1314064384" description="Queue Manager Revision ID" range="" rwaccess="R"/>
	</register>
	<register id="DIVERSION" acronym="DIVERSION" offset="0x4008" width="32" description="Queue Manager Diversion Register">
		<bitfield id="HEAD_TAIL" width="1" begin="31" end="31" resetval="0" description="HEAD TAIL Push Control.  Set to zero to push packet to tail of queue and one to push packet to head of queue" range="" rwaccess="W">
			<bitenum id="TAILINS" value="0" token="TAILINS" description="Insert packet to tail of queue"/>
			<bitenum id="HEADINS" value="1" token="HEADINS" description="Insert packet to head of queue"/>
		</bitfield>
		<bitfield id="RSV2" width="1" begin="30" end="30" resetval="1" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DEST_QNUM" width="14" begin="29" end="16" resetval="0" description="Destination Queue Number" range="" rwaccess="R"/>
		<bitfield id="RSV1" width="2" begin="15" end="14" resetval="3715" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SOURCE_QNUM" width="14" begin="13" end="0" resetval="0" description="Source Queue Number" range="" rwaccess="R"/>
	</register>
	<register id="FDBSC0" acronym="FDBSC0" offset="0x4020" width="32" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 0">
		<bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 3 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 2 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 1 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 0 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
	</register>
	<register id="FDBSC1" acronym="FDBSC1" offset="0x4024" width="32" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 1">
		<bitfield id="FDBQ7_STARVE_CNT" width="8" begin="31" end="24" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 7 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ6_STARVE_CNT" width="8" begin="23" end="16" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 6 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ5_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 5 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ4_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 4 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
	</register>
	<register id="FDBSC2" acronym="FDBSC2" offset="0x4028" width="32" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 2">
		<bitfield id="FDBQ11_STARVE_CNT" width="8" begin="31" end="24" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 11 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ10_STARVE_CNT" width="8" begin="23" end="16" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 10 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ9_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 9 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ8_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 8 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
	</register>
	<register id="FDBSC3" acronym="FDBSC3" offset="0x402C" width="32" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 3">
		<bitfield id="FDBQ15_STARVE_CNT" width="8" begin="31" end="24" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 15 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ14_STARVE_CNT" width="8" begin="23" end="16" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 14 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ13_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 13 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
		<bitfield id="FDBQ12_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time Free Descriptor/Buffer Read Queue 12 is read while empty.  This field is cleared on read." range="" rwaccess="R"/>
	</register>
	<register id="LRAM0BASE" acronym="LRAM0BASE" offset="0x4080" width="32" description="Linking RAM Region 0 Base Address">
		<bitfield id="REGION0_BASE" width="32" begin="31" end="0" resetval="0" description="REGION0_BASE" range="" rwaccess="RW"/>
	</register>
	<register id="LRAM0SIZE" acronym="LRAM0SIZE" offset="0x4084" width="32" description="Linking RAM Region 0 Size">
		<bitfield id="RSV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="ENTRIES" width="14" begin="13" end="0" resetval="0" description="This field indicates the number of entries that are contained in the linking RAM region 0.  A descriptor with index less than Region 0 Size value has its linking location in Region 0.  A descriptor with index greater than region 0 size has its linking location in region 1.  The queue manager will add the index (left shifted by 2 bits) to the appropriate RegionX_base_addr to get an absolute 32-bit address to the linking location for the descriptor." range="" rwaccess="RW"/>
	</register>
	<register id="LRAM1BASE" acronym="LRAM1BASE" offset="0x4088" width="32" description="Linking RAM 1 Base Address">
		<bitfield id="REGION1_BASE" width="32" begin="31" end="0" resetval="0" description="REGION1_BASE" range="" rwaccess="RW"/>
	</register>
	<register id="PEND0" acronym="PEND0" offset="0x4090" width="32" description="Queue Manager Queue Pending Register 0">
		<bitfield id="Q31" width="1" begin="31" end="31" resetval="1" description="Q31 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q30" width="1" begin="30" end="30" resetval="1" description="Q30 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q29" width="1" begin="29" end="29" resetval="1" description="Q29 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q28" width="1" begin="28" end="28" resetval="1" description="Q28 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q27" width="1" begin="27" end="27" resetval="1" description="Q27 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q26" width="1" begin="26" end="26" resetval="1" description="Q26 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q25" width="1" begin="25" end="25" resetval="1" description="Q25 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q24" width="1" begin="24" end="24" resetval="1" description="Q24 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q23" width="1" begin="23" end="23" resetval="1" description="Q23 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q22" width="1" begin="22" end="22" resetval="1" description="Q22 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q21" width="1" begin="21" end="21" resetval="1" description="Q21 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q20" width="1" begin="20" end="20" resetval="1" description="Q20 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q19" width="1" begin="19" end="19" resetval="1" description="Q19 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q18" width="1" begin="18" end="18" resetval="1" description="Q18 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q17" width="1" begin="17" end="17" resetval="1" description="Q17 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q16" width="1" begin="16" end="16" resetval="1" description="Q16 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q15" width="1" begin="15" end="15" resetval="1" description="Q15 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q14" width="1" begin="14" end="14" resetval="1" description="Q14 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q13" width="1" begin="13" end="13" resetval="1" description="Q13 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q12" width="1" begin="12" end="12" resetval="1" description="Q12 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q11" width="1" begin="11" end="11" resetval="1" description="Q11 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q10" width="1" begin="10" end="10" resetval="1" description="Q10 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q9" width="1" begin="9" end="9" resetval="1" description="Q9 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q8" width="1" begin="8" end="8" resetval="1" description="Q8 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q7" width="1" begin="7" end="7" resetval="1" description="Q7 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q6" width="1" begin="6" end="6" resetval="1" description="Q6 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q5" width="1" begin="5" end="5" resetval="1" description="Q5 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q4" width="1" begin="4" end="4" resetval="1" description="Q4 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q3" width="1" begin="3" end="3" resetval="1" description="Q3 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q2" width="1" begin="2" end="2" resetval="1" description="Q2 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q1" width="1" begin="1" end="1" resetval="1" description="Q1 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q0" width="1" begin="0" end="0" resetval="1" description="Q0 Pending Status" range="" rwaccess="R"/>
	</register>
	<register id="PEND1" acronym="PEND1" offset="0x4094" width="32" description="Queue Manager Queue Pending Register 1">
		<bitfield id="Q63" width="1" begin="31" end="31" resetval="1" description="Q63 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q62" width="1" begin="30" end="30" resetval="1" description="Q62 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q61" width="1" begin="29" end="29" resetval="1" description="Q61 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q60" width="1" begin="28" end="28" resetval="1" description="Q60 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q59" width="1" begin="27" end="27" resetval="1" description="Q59 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q58" width="1" begin="26" end="26" resetval="1" description="Q58 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q57" width="1" begin="25" end="25" resetval="1" description="Q57 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q56" width="1" begin="24" end="24" resetval="1" description="Q56 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q55" width="1" begin="23" end="23" resetval="1" description="Q55 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q54" width="1" begin="22" end="22" resetval="1" description="Q54 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q53" width="1" begin="21" end="21" resetval="1" description="Q53 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q52" width="1" begin="20" end="20" resetval="1" description="Q52 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q51" width="1" begin="19" end="19" resetval="1" description="Q51 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q50" width="1" begin="18" end="18" resetval="1" description="Q50 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q49" width="1" begin="17" end="17" resetval="1" description="Q49 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q48" width="1" begin="16" end="16" resetval="1" description="Q48 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q47" width="1" begin="15" end="15" resetval="1" description="Q47 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q46" width="1" begin="14" end="14" resetval="1" description="Q46 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q45" width="1" begin="13" end="13" resetval="1" description="Q45 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q44" width="1" begin="12" end="12" resetval="1" description="Q44 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q43" width="1" begin="11" end="11" resetval="1" description="Q43 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q42" width="1" begin="10" end="10" resetval="1" description="Q42 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q41" width="1" begin="9" end="9" resetval="1" description="Q41 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q40" width="1" begin="8" end="8" resetval="1" description="Q40 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q39" width="1" begin="7" end="7" resetval="1" description="Q39 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q38" width="1" begin="6" end="6" resetval="1" description="Q38 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q37" width="1" begin="5" end="5" resetval="1" description="Q37 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q36" width="1" begin="4" end="4" resetval="1" description="Q36 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q35" width="1" begin="3" end="3" resetval="1" description="Q35 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q34" width="1" begin="2" end="2" resetval="1" description="Q34 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q33" width="1" begin="1" end="1" resetval="1" description="Q33 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q32" width="1" begin="0" end="0" resetval="1" description="Q32 Pending Status" range="" rwaccess="R"/>
	</register>
	<register id="PEND2" acronym="PEND2" offset="0x4098" width="32" description="Queue Manager Queue Pending Register 2">
		<bitfield id="Q95" width="1" begin="31" end="31" resetval="1" description="Q95 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q94" width="1" begin="30" end="30" resetval="1" description="Q94 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q93" width="1" begin="29" end="29" resetval="1" description="Q93 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q92" width="1" begin="28" end="28" resetval="1" description="Q92 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q91" width="1" begin="27" end="27" resetval="1" description="Q91 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q90" width="1" begin="26" end="26" resetval="1" description="Q90 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q89" width="1" begin="25" end="25" resetval="1" description="Q89 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q88" width="1" begin="24" end="24" resetval="1" description="Q88 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q87" width="1" begin="23" end="23" resetval="1" description="Q87 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q86" width="1" begin="22" end="22" resetval="1" description="Q86 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q85" width="1" begin="21" end="21" resetval="1" description="Q85 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q84" width="1" begin="20" end="20" resetval="1" description="Q84 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q83" width="1" begin="19" end="19" resetval="1" description="Q83 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q82" width="1" begin="18" end="18" resetval="1" description="Q82 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q81" width="1" begin="17" end="17" resetval="1" description="Q81 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q80" width="1" begin="16" end="16" resetval="1" description="Q80 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q79" width="1" begin="15" end="15" resetval="1" description="Q79 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q78" width="1" begin="14" end="14" resetval="1" description="Q78 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q77" width="1" begin="13" end="13" resetval="1" description="Q77 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q76" width="1" begin="12" end="12" resetval="1" description="Q76 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q75" width="1" begin="11" end="11" resetval="1" description="Q75 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q74" width="1" begin="10" end="10" resetval="1" description="Q74 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q73" width="1" begin="9" end="9" resetval="1" description="Q73 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q72" width="1" begin="8" end="8" resetval="1" description="Q72 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q71" width="1" begin="7" end="7" resetval="1" description="Q71 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q70" width="1" begin="6" end="6" resetval="1" description="Q70 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q69" width="1" begin="5" end="5" resetval="1" description="Q69 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q68" width="1" begin="4" end="4" resetval="1" description="Q68 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q67" width="1" begin="3" end="3" resetval="1" description="Q67 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q66" width="1" begin="2" end="2" resetval="1" description="Q66 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q65" width="1" begin="1" end="1" resetval="1" description="Q65 Pending Status" range="" rwaccess="R"/>
		<bitfield id="Q64" width="1" begin="0" end="0" resetval="1" description="Q64 Pending Status" range="" rwaccess="R"/>
	</register>
	<group id="QMEMREGION" name="QMEMREGION" instances="16" offset="0x5000" instaddr="0x10" description="Queue Manager Descriptor Registers">
		<register id="QMEMRBASE" acronym="QMEMRBASE" offset="0x00" width="32" description="BASE ADDRESS OF MEMORY REGION">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="REG" range="" rwaccess="RW"/>
		</register>
		<register id="QMEMRCTRL" acronym="QMEMRCTRL" offset="0x04" width="32" description="MEMORY REGION CONTROL REGISTER">
			<bitfield id="RSV3" width="2" begin="31" end="30" resetval="0" description="RESERVED" range="" rwaccess="R"/>
			<bitfield id="START_INDEX" width="14" begin="29" end="16" resetval="0" description="This field indicates where in the linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
			<bitfield id="RSV2" width="4" begin="15" end="12" resetval="0" description="RESERVED" range="" rwaccess="R"/>
			<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="Descriptor Size - This field indicates the size of each descriptor in the memory region.  It is an encoded value that specifies the descriptor size as 2^(5+DESCSIZE) number of bytes.  Valid values are 0 to 8." range="" rwaccess="RW"/>
			<bitfield id="RSV1" width="5" begin="7" end="3" resetval="0" description="RESERVED" range="" rwaccess="R"/>
			<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+REGSIZE) number of descriptors" range="" rwaccess="RW"/>
		</register>
	</group>
	<group id="QCTRL" name="QCTRL" instances="64" offset="0x6000" instaddr="0x10" description="Queue Manager Queue Control Registers">
		<register id="CTRLD" acronym="CTRLD" offset="0x0C" width="32" description="QUEUE N Control Register A">
			<bitfield id="DESC_PTR" width="27" begin="31" end="5" resetval="0" description="Descriptor Pointer - Aligned to a 32-bit boundary.  Reads return zero if the queue is empty and a descriptor address when the queue is not empty" range="" rwaccess="RW"/>
			<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size.  Number of 4 byte words minus 6;  value 0 representing 24 bytes, 1 representing 28 bytes... 31 representing 148 bytes." range="" rwaccess="RW"/>
		</register>
	</group>
	<group id="QSTAT" name="QSTAT" instances="64" offset="0x6800" instaddr="0x10" description="Queue Manager Queue Status Registers">
		<register id="QSTATA" acronym="QSTATA" offset="0x00" width="32" description="QUEUE N Status Register A">
			<bitfield id="RSV" width="18" begin="31" end="14" resetval="0" description="RESERVED" range="" rwaccess="R"/>
			<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="Queue Entry Count" range="" rwaccess="R"/>
		</register>
		<register id="QSTATB" acronym="QSTATB" offset="0x04" width="32" description="QUEUE N Status Register B">
			<bitfield id="RSV" width="4" begin="31" end="28" resetval="0" description="RESERVED" range="" rwaccess="R"/>
			<bitfield id="QUEUE_BYTE_COUNT" width="28" begin="27" end="0" resetval="0" description="Queue Total Byte Count" range="" rwaccess="R"/>
		</register>
		<register id="QSTATC" acronym="QSTATC" offset="0x08" width="32" description="QUEUE N Status Register C">
			<bitfield id="RSV" width="18" begin="31" end="14" resetval="0" description="RESERVED" range="" rwaccess="RW"/>
			<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="Head Element Packet Size" range="" rwaccess="R"/>
		</register>
	</group>
</module>
