# compile vhdl design source files
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/new/logic_dff.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/new/the_filter_package.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/new/AddBB.vhd"
vhdl lib_cdc_v1_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd"
vhdl proc_sys_reset_v5_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd"
vhdl proc_sys_reset_v5_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd"
vhdl proc_sys_reset_v5_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd"
vhdl proc_sys_reset_v5_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/sim/template_design_rst_processing_system7_0_102M_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/bit_fifo.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/sim/template_design_MINIMAL_DMA_0_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0_S_AXI.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/sim/template_design_MINIMAL_DMA_CONTROL_0_0.vhd"
vhdl fifo_generator_v12_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v12_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vh_rfs.vhd"
vhdl util_vector_logic_v2_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_0_0/sim/template_design_util_vector_logic_0_0.vhd"
vhdl xbip_utils_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_dsp48_wrapper_v3_0/7d83764b/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_dsp48_addsub_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_dsp48_addsub_v3_0/dcc1fbbe/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_dsp48_addsub_v3_0/dcc1fbbe/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_addsub_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_addsub_v3_0/c82b30bc/hdl/xbip_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_addsub_v3_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/xbip_addsub_v3_0/c82b30bc/hdl/xbip_addsub_v3_0.vhd"
vhdl c_addsub_v12_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd"
vhdl c_addsub_v12_0  "../../../template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_c_addsub_0_0/sim/template_design_c_addsub_0_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_1_0/sim/template_design_util_vector_logic_1_0.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/new/generated.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/bd/template_design/hdl/template_design_wrapper.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/new/accel_wrapper.vhd"
vhdl xil_defaultlib  "../../../template_project.srcs/sources_1/new/top.vhd"

# Do not sort compile order
nosort
