-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_dft_sinf_or_cosf is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    t_in : IN STD_LOGIC_VECTOR (31 downto 0);
    do_cos : IN STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of hls_dft_sinf_or_cosf is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_C2 : STD_LOGIC_VECTOR (7 downto 0) := "11000010";
    constant ap_const_lv8_3F : STD_LOGIC_VECTOR (7 downto 0) := "00111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv8_83 : STD_LOGIC_VECTOR (7 downto 0) := "10000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv41_0 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal hls_ref_4oPi_table_100_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hls_ref_4oPi_table_100_V_ce0 : STD_LOGIC;
    signal hls_ref_4oPi_table_100_V_q0 : STD_LOGIC_VECTOR (99 downto 0);
    signal hls_sin_cos_K0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_sin_cos_K0_V_ce0 : STD_LOGIC;
    signal hls_sin_cos_K0_V_q0 : STD_LOGIC_VECTOR (29 downto 0);
    signal hls_sin_cos_K1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_sin_cos_K1_V_ce0 : STD_LOGIC;
    signal hls_sin_cos_K1_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal hls_sin_cos_K2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_sin_cos_K2_V_ce0 : STD_LOGIC;
    signal hls_sin_cos_K2_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal do_cos_read_reg_1350 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_s_reg_1357 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal loc_V_fu_367_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_1363 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_loc_V_reg_1363_pp0_iter1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_loc_V_reg_1363_pp0_iter2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_loc_V_reg_1363_pp0_iter3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_loc_V_reg_1363_pp0_iter4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal loc_V_1_fu_377_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_1_reg_1370 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal closepath_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_1376 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_closepath_reg_1376_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_closepath_reg_1376_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_closepath_reg_1376_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_closepath_reg_1376_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_15_fu_387_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_reg_1382 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal tmp_22_fu_420_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_reg_1392 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal p_Result_93_i_i_i_reg_1397 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal p_Result_93_1_i_i_i_reg_1402 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ap_reg_ppstg_p_Result_93_1_i_i_i_reg_1402_pp0_iter2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal p_Result_93_2_i_i_i_reg_1407 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ap_reg_ppstg_p_Result_93_2_i_i_i_reg_1407_pp0_iter2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal p_Result_93_3_i_i_i_reg_1412 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal tmp_143_4_i_i_i_fu_483_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_143_4_i_i_i_reg_1417 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter3 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal tmp_i_i_i_fu_495_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_i_i_i_reg_1422 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    signal r_V_i_i_i_reg_1429 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal r_V_2_i_i_i_reg_1434 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal tmp_23_fu_542_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_reg_1439 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal tmp_10_reg_1444 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal p_Val2_16_fu_602_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_16_reg_1449 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    signal p_Result_i3_i_reg_1454 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_phi_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_1459 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_p_phi_reg_1459_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cos_basis_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cos_basis_reg_1464 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_cos_basis_reg_1464_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Val2_33_fu_786_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_33_reg_1473 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter7 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal Ex_V_fu_796_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_V_reg_1480 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_reg_ppstg_Ex_V_reg_1480_pp0_iter14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal isNeg_fu_806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_1485 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal sh_assign_fu_820_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_reg_1490 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal or_cond_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_1496 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_or_cond_reg_1496_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal sel_tmp10_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_reg_1502 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Val2_2_reg_1508 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal tmp_8_reg_1513 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal not_do_cos_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_do_cos_reg_1518 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Val2_s_reg_1538 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    signal tmp_3_reg_1543 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal tmp_s_reg_1548 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal r_V_fu_1032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_1553 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ain_V_reg_1568 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal p_Result_i_reg_1574 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal tmp_119_i_fu_1107_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_i_reg_1579 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_29_fu_1115_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_reg_1585 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_phiprechg_p_Result_16_reg_294pp0_it15 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_24_fu_699_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_i2_i_fu_415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_27_fu_355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal expv_op_i_fu_391_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_V_fu_397_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_405_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_i_i_fu_424_p1 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_2_fu_427_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal p_Result_93_4_i_i_i_fu_473_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_19_fu_488_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_143_i_i_i_fu_1334_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1316_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_1_i_i_i_fu_520_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1341_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1325_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_3_i_i_cast_i_fu_560_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_574_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_3_i_i_i_fu_569_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_32_fu_585_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_11_fu_577_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_25_fu_592_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_i_fu_596_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sel_tmp1_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp1_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_fu_706_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_718_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_21_fu_725_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_22_fu_735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_fu_743_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Mx_zeros_V_fu_751_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_i_fu_755_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_18_fu_759_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_27_fu_774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_fu_782_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_19_fu_764_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal storemerge_i_fu_711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_i_fu_792_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sh_cast_i_fu_802_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_31_i_fu_814_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_demorgan_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_assign_1_cast_i_fu_870_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_32_i_fu_873_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_33_i_fu_882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_cast5_i_fu_867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_cast_i_fu_878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_i_fu_885_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_0_i234_in_i_fu_891_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_918_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_fu_932_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_3_fu_928_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_3_fu_932_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_fu_932_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sin_basis_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_30_fu_898_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_23_fu_958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_fu_1302_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_6_fu_1309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_fu_1005_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_22_cast_cast_fu_1019_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_16_cast_fu_1016_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp2_fu_1022_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_11_fu_1012_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp91_cast_fu_1028_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Mx_V_ret_fu_1038_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1051_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1051_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_Result_74_i_fu_1067_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_fu_1077_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_71_i_fu_1085_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_i_fu_1119_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_4_fu_1126_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_1_i_fu_1138_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_126_i_fu_1150_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_30_fu_1146_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_fu_1159_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_i_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1169_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1175_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_1_i_fu_1163_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_14_fu_1186_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_16_fu_1196_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal Ex_V_op_fu_1219_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_i_fu_1224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_1178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_i_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_fu_1231_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_exp_V_fu_1237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_34_fu_1206_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sel_tmp6_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_25_fu_1245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_26_fu_1252_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp82_v_fu_1266_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1282_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp7_fu_1274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_fu_1302_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_fu_1309_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1316_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1316_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1316_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1325_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1325_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1325_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_143_i_i_i_fu_1334_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_143_i_i_i_fu_1334_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1341_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1341_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1341_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1051_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_pprstidle_pp0 : STD_LOGIC;
    signal grp_fu_1051_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1316_p00 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1316_p20 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1325_p00 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1325_p20 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1341_p00 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1341_p20 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Val2_5_fu_1302_p00 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_6_fu_1309_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_i_i_i_fu_1334_p00 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_143_i_i_i_fu_1334_p10 : STD_LOGIC_VECTOR (40 downto 0);

    component hls_dft_mul_31ns_32s_62_6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component hls_dft_mul_mul_17ns_23s_40_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component hls_dft_mul_mul_15s_17ns_32_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_mac_muladd_17ns_24ns_24ns_41_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component hls_dft_mul_mul_17ns_24ns_41_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component hls_dft_sinf_or_cosf_hls_ref_4oPi_table_100_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (99 downto 0) );
    end component;


    component hls_dft_sinf_or_cosf_hls_sin_cos_K0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component hls_dft_sinf_or_cosf_hls_sin_cos_K1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component hls_dft_sinf_or_cosf_hls_sin_cos_K2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    hls_ref_4oPi_table_100_V_U : component hls_dft_sinf_or_cosf_hls_ref_4oPi_table_100_V
    generic map (
        DataWidth => 100,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_ref_4oPi_table_100_V_address0,
        ce0 => hls_ref_4oPi_table_100_V_ce0,
        q0 => hls_ref_4oPi_table_100_V_q0);

    hls_sin_cos_K0_V_U : component hls_dft_sinf_or_cosf_hls_sin_cos_K0_V
    generic map (
        DataWidth => 30,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_sin_cos_K0_V_address0,
        ce0 => hls_sin_cos_K0_V_ce0,
        q0 => hls_sin_cos_K0_V_q0);

    hls_sin_cos_K1_V_U : component hls_dft_sinf_or_cosf_hls_sin_cos_K1_V
    generic map (
        DataWidth => 23,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_sin_cos_K1_V_address0,
        ce0 => hls_sin_cos_K1_V_ce0,
        q0 => hls_sin_cos_K1_V_q0);

    hls_sin_cos_K2_V_U : component hls_dft_sinf_or_cosf_hls_sin_cos_K2_V
    generic map (
        DataWidth => 15,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_sin_cos_K2_V_address0,
        ce0 => hls_sin_cos_K2_V_ce0,
        q0 => hls_sin_cos_K2_V_q0);

    hls_dft_mul_31ns_32s_62_6_U0 : component hls_dft_mul_31ns_32s_62_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1051_p0,
        din1 => r_V_reg_1553,
        ce => grp_fu_1051_ce,
        dout => grp_fu_1051_p2);

    hls_dft_mul_mul_17ns_23s_40_1_U1 : component hls_dft_mul_mul_17ns_23s_40_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 23,
        dout_WIDTH => 40)
    port map (
        din0 => p_Val2_5_fu_1302_p0,
        din1 => hls_sin_cos_K1_V_q0,
        dout => p_Val2_5_fu_1302_p2);

    hls_dft_mul_mul_15s_17ns_32_1_U2 : component hls_dft_mul_mul_15s_17ns_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => hls_sin_cos_K2_V_q0,
        din1 => p_Val2_6_fu_1309_p1,
        dout => p_Val2_6_fu_1309_p2);

    hls_dft_mac_muladd_17ns_24ns_24ns_41_1_U3 : component hls_dft_mac_muladd_17ns_24ns_24ns_41_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        dout_WIDTH => 41)
    port map (
        din0 => grp_fu_1316_p0,
        din1 => grp_fu_1316_p1,
        din2 => grp_fu_1316_p2,
        dout => grp_fu_1316_p3);

    hls_dft_mac_muladd_17ns_24ns_24ns_41_1_U4 : component hls_dft_mac_muladd_17ns_24ns_24ns_41_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        dout_WIDTH => 41)
    port map (
        din0 => grp_fu_1325_p0,
        din1 => grp_fu_1325_p1,
        din2 => grp_fu_1325_p2,
        dout => grp_fu_1325_p3);

    hls_dft_mul_mul_17ns_24ns_41_1_U5 : component hls_dft_mul_mul_17ns_24ns_41_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_143_i_i_i_fu_1334_p0,
        din1 => tmp_143_i_i_i_fu_1334_p1,
        dout => tmp_143_i_i_i_fu_1334_p2);

    hls_dft_mac_muladd_17ns_24ns_24ns_41_1_U6 : component hls_dft_mac_muladd_17ns_24ns_24ns_41_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        dout_WIDTH => 41)
    port map (
        din0 => grp_fu_1341_p0,
        din1 => grp_fu_1341_p1,
        din2 => grp_fu_1341_p2,
        dout => grp_fu_1341_p3);





    Ex_V_reg_1480_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Ex_V_reg_1480 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    Ex_V_reg_1480 <= Ex_V_fu_796_p2;
                end if; 
            end if;
        end if;
    end process;


    ain_V_reg_1568_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ain_V_reg_1568 <= ap_const_lv31_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ain_V_reg_1568 <= grp_fu_1051_p2(61 downto 31);
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it10 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it10 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it11 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it11 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it12 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it12 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it13 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it13 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it14 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it14 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it15 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it15 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it5 <= ap_const_lv1_0;
            else
                if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_9)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_6)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_5)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_4)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_3)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_A)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_B)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_C))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and not((p_Result_24_fu_699_p3 = ap_const_lv4_5)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_4)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_A)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_B)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_7)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_8)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_2)) and not((p_Result_24_fu_699_p3 = ap_const_lv4_D))))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it5 <= ap_const_lv1_0;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and not((ap_const_lv1_0 = cos_basis_fu_692_p3)) and (p_Result_24_fu_699_p3 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = cos_basis_fu_692_p3) and (p_Result_24_fu_699_p3 = ap_const_lv4_D)))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it5 <= ap_const_lv1_1;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it5 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it6 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it6 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it7 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it7 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it8 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it8 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Result_16_reg_294pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_phiprechg_p_Result_16_reg_294pp0_it9 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_phiprechg_p_Result_16_reg_294pp0_it9 <= ap_reg_phiprechg_p_Result_16_reg_294pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter10 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter10 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter11 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter11 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter12 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter12 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter13 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter13 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter14 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter14 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter6 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter6 <= Ex_V_reg_1480;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter7 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter7 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter8 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter8 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_Ex_V_reg_1480_pp0_iter9 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_Ex_V_reg_1480_pp0_iter9 <= ap_reg_ppstg_Ex_V_reg_1480_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_closepath_reg_1376_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_closepath_reg_1376_pp0_iter1 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_closepath_reg_1376_pp0_iter1 <= closepath_reg_1376;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_closepath_reg_1376_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_closepath_reg_1376_pp0_iter2 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_closepath_reg_1376_pp0_iter2 <= ap_reg_ppstg_closepath_reg_1376_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_closepath_reg_1376_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_closepath_reg_1376_pp0_iter3 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_closepath_reg_1376_pp0_iter3 <= ap_reg_ppstg_closepath_reg_1376_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_closepath_reg_1376_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_closepath_reg_1376_pp0_iter4 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_closepath_reg_1376_pp0_iter4 <= ap_reg_ppstg_closepath_reg_1376_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter10 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter10 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter11 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter11 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter12 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter12 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter13 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter13 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter14 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter14 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter5 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter5 <= cos_basis_reg_1464;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter6 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter6 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter7 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter7 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter8 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter8 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_cos_basis_reg_1464_pp0_iter9 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_cos_basis_reg_1464_pp0_iter9 <= ap_reg_ppstg_cos_basis_reg_1464_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter1 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter1 <= do_cos_read_reg_1350;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter10 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter10 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter11 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter11 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter12 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter12 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter13 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter13 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter14 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter14 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter2 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter2 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter3 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter3 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter4 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter4 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter5 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter5 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter6 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter6 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter7 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter7 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter8 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter8 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter9 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter9 <= ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter1 <= ap_const_lv23_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter1 <= loc_V_1_reg_1370;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter2 <= ap_const_lv23_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter2 <= ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter3 <= ap_const_lv23_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter3 <= ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter4 <= ap_const_lv23_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter4 <= ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_reg_1363_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_reg_1363_pp0_iter1 <= ap_const_lv8_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_reg_1363_pp0_iter1 <= loc_V_reg_1363;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_reg_1363_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_reg_1363_pp0_iter2 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_reg_1363_pp0_iter2 <= ap_reg_ppstg_loc_V_reg_1363_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_reg_1363_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_reg_1363_pp0_iter3 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_reg_1363_pp0_iter3 <= ap_reg_ppstg_loc_V_reg_1363_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_loc_V_reg_1363_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_loc_V_reg_1363_pp0_iter4 <= ap_const_lv8_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_loc_V_reg_1363_pp0_iter4 <= ap_reg_ppstg_loc_V_reg_1363_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter10 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter10 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter11 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter11 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter12 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter12 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter13 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter13 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter14 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter14 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter7 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter7 <= not_do_cos_reg_1518;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter8 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter8 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter9 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter9 <= ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter10 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter10 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter11 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter11 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter12 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter12 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter13 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter13 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter14 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter14 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter6 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter6 <= or_cond_reg_1496;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter7 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter7 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter8 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter8 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_or_cond_reg_1496_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_or_cond_reg_1496_pp0_iter9 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_or_cond_reg_1496_pp0_iter9 <= ap_reg_ppstg_or_cond_reg_1496_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_93_1_i_i_i_reg_1402_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_93_1_i_i_i_reg_1402_pp0_iter2 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_93_1_i_i_i_reg_1402_pp0_iter2 <= p_Result_93_1_i_i_i_reg_1402;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_93_2_i_i_i_reg_1407_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_93_2_i_i_i_reg_1407_pp0_iter2 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_93_2_i_i_i_reg_1407_pp0_iter2 <= p_Result_93_2_i_i_i_reg_1407;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter2 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter2 <= p_Result_93_3_i_i_i_reg_1412;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter3 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter3 <= ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter1 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter1 <= p_Result_s_reg_1357;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter10 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter10 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter11 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter11 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter12 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter12 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter13 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter13 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter14 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter14 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter2 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter2 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter3 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter3 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter4 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter4 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter5 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter5 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter6 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter6 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter7 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter7 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter8 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter8 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter9 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter9 <= ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter6 <= ap_const_lv31_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter6 <= p_Val2_33_reg_1473;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter7 <= ap_const_lv31_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter7 <= ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter8 <= ap_const_lv31_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter8 <= ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_phi_reg_1459_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_phi_reg_1459_pp0_iter5 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_p_phi_reg_1459_pp0_iter5 <= p_phi_reg_1459;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter10 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter10 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter11 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter11 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter12 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter12 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter13 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter13 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter14 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter14 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter6 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter6 <= sel_tmp10_reg_1502;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter7 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter7 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter8 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter8 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter9 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter9 <= ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter2 <= ap_const_lv3_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter2 <= tmp_143_4_i_i_i_reg_1417;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter3 <= ap_const_lv3_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter3 <= ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(0) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(1) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(2) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(3) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(4) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(5) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(6) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(7) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(8) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(9) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(10) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(11) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(12) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(13) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(14) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(15) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(16) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(17) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(18) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(19) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(20) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(21) <= '0';
                ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(22) <= '0';
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                                        ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(22 downto 0) <= tmp_i_i_i_reg_1422(22 downto 0);
                end if; 
            end if;
        end if;
    end process;


    closepath_reg_1376_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                closepath_reg_1376 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    closepath_reg_1376 <= closepath_fu_381_p2;
                end if; 
            end if;
        end if;
    end process;


    cos_basis_reg_1464_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cos_basis_reg_1464 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    cos_basis_reg_1464 <= cos_basis_fu_692_p3;
                end if; 
            end if;
        end if;
    end process;


    do_cos_read_reg_1350_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                do_cos_read_reg_1350 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    do_cos_read_reg_1350 <= (0=>do_cos, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    isNeg_reg_1485_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                isNeg_reg_1485 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    isNeg_reg_1485 <= Ex_V_fu_796_p2(7 downto 7);
                end if; 
            end if;
        end if;
    end process;


    loc_V_1_reg_1370_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loc_V_1_reg_1370 <= ap_const_lv23_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    loc_V_1_reg_1370 <= loc_V_1_fu_377_p1;
                end if; 
            end if;
        end if;
    end process;


    loc_V_reg_1363_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loc_V_reg_1363 <= ap_const_lv8_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    loc_V_reg_1363 <= p_Val2_27_fu_355_p1(30 downto 23);
                end if; 
            end if;
        end if;
    end process;


    not_do_cos_reg_1518_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                not_do_cos_reg_1518 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    not_do_cos_reg_1518 <= not_do_cos_fu_948_p2;
                end if; 
            end if;
        end if;
    end process;


    or_cond_reg_1496_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                or_cond_reg_1496 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    or_cond_reg_1496 <= or_cond_fu_838_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Result_93_1_i_i_i_reg_1402_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_93_1_i_i_i_reg_1402 <= ap_const_lv17_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_93_1_i_i_i_reg_1402 <= r_V_2_fu_427_p2(62 downto 46);
                end if; 
            end if;
        end if;
    end process;


    p_Result_93_2_i_i_i_reg_1407_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_93_2_i_i_i_reg_1407 <= ap_const_lv17_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_93_2_i_i_i_reg_1407 <= r_V_2_fu_427_p2(79 downto 63);
                end if; 
            end if;
        end if;
    end process;


    p_Result_93_3_i_i_i_reg_1412_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_93_3_i_i_i_reg_1412 <= ap_const_lv17_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_93_3_i_i_i_reg_1412 <= r_V_2_fu_427_p2(96 downto 80);
                end if; 
            end if;
        end if;
    end process;


    p_Result_93_i_i_i_reg_1397_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_93_i_i_i_reg_1397 <= ap_const_lv17_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_93_i_i_i_reg_1397 <= r_V_2_fu_427_p2(45 downto 29);
                end if; 
            end if;
        end if;
    end process;


    p_Result_i3_i_reg_1454_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_i3_i_reg_1454 <= ap_const_lv18_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_i3_i_reg_1454 <= p_Val2_16_fu_602_p3(48 downto 31);
                end if; 
            end if;
        end if;
    end process;


    p_Result_i_reg_1574_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_i_reg_1574 <= ap_const_lv15_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_i_reg_1574 <= grp_fu_1051_p2(45 downto 31);
                end if; 
            end if;
        end if;
    end process;


    p_Result_s_reg_1357_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Result_s_reg_1357 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Result_s_reg_1357 <= p_Val2_27_fu_355_p1(31 downto 31);
                end if; 
            end if;
        end if;
    end process;


    p_Val2_16_reg_1449_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Val2_16_reg_1449 <= ap_const_lv49_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Val2_16_reg_1449 <= p_Val2_16_fu_602_p3;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_2_reg_1508_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Val2_2_reg_1508 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Val2_2_reg_1508 <= p_Val2_0_i234_in_i_fu_891_p3(23 downto 7);
                end if; 
            end if;
        end if;
    end process;


    p_Val2_33_reg_1473_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Val2_33_reg_1473 <= ap_const_lv31_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Val2_33_reg_1473 <= p_Val2_33_fu_786_p2;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_s_reg_1538_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Val2_s_reg_1538 <= ap_const_lv30_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_Val2_s_reg_1538 <= hls_sin_cos_K0_V_q0;
                end if; 
            end if;
        end if;
    end process;


    p_phi_reg_1459_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_phi_reg_1459 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    p_phi_reg_1459 <= p_phi_fu_680_p2;
                end if; 
            end if;
        end if;
    end process;


    r_V_2_i_i_i_reg_1434_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                r_V_2_i_i_i_reg_1434 <= ap_const_lv24_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    r_V_2_i_i_i_reg_1434 <= grp_fu_1341_p3(40 downto 17);
                end if; 
            end if;
        end if;
    end process;


    r_V_i_i_i_reg_1429_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                r_V_i_i_i_reg_1429 <= ap_const_lv24_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    r_V_i_i_i_reg_1429 <= tmp_143_i_i_i_fu_1334_p2(40 downto 17);
                end if; 
            end if;
        end if;
    end process;


    r_V_reg_1553_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                r_V_reg_1553 <= ap_const_lv32_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    r_V_reg_1553 <= r_V_fu_1032_p2;
                end if; 
            end if;
        end if;
    end process;


    sel_tmp10_reg_1502_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                sel_tmp10_reg_1502 <= ap_const_lv1_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    sel_tmp10_reg_1502 <= sel_tmp10_fu_861_p2;
                end if; 
            end if;
        end if;
    end process;


    sh_assign_reg_1490_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                sh_assign_reg_1490 <= ap_const_lv9_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    sh_assign_reg_1490 <= sh_assign_fu_820_p3;
                end if; 
            end if;
        end if;
    end process;


    tmp_10_reg_1444_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_10_reg_1444 <= ap_const_lv15_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_10_reg_1444 <= grp_fu_1316_p3(16 downto 2);
                end if; 
            end if;
        end if;
    end process;


    tmp_119_i_reg_1579_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_119_i_reg_1579 <= ap_const_lv32_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_119_i_reg_1579 <= tmp_119_i_fu_1107_p3;
                end if; 
            end if;
        end if;
    end process;


    tmp_143_4_i_i_i_reg_1417_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_143_4_i_i_i_reg_1417 <= ap_const_lv3_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (closepath_reg_1376 = ap_const_lv1_0))) then 
                    tmp_143_4_i_i_i_reg_1417 <= tmp_143_4_i_i_i_fu_483_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_15_reg_1382_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_15_reg_1382 <= ap_const_lv3_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_15_reg_1382 <= tmp_15_fu_387_p1;
                end if; 
            end if;
        end if;
    end process;


    tmp_22_reg_1392_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_22_reg_1392 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_22_reg_1392 <= tmp_22_fu_420_p1;
                end if; 
            end if;
        end if;
    end process;


    tmp_23_reg_1439_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_23_reg_1439 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_23_reg_1439 <= tmp_23_fu_542_p1;
                end if; 
            end if;
        end if;
    end process;


    tmp_29_reg_1585_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_29_reg_1585 <= ap_const_lv31_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_29_reg_1585 <= tmp_29_fu_1115_p1;
                end if; 
            end if;
        end if;
    end process;


    tmp_3_reg_1543_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_3_reg_1543 <= ap_const_lv24_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_3_reg_1543 <= p_Val2_5_fu_1302_p2(39 downto 16);
                end if; 
            end if;
        end if;
    end process;


    tmp_8_reg_1513_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_8_reg_1513 <= ap_const_lv17_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_8_reg_1513 <= p_Val2_3_fu_932_p2(17 downto 1);
                end if; 
            end if;
        end if;
    end process;


    tmp_i_i_i_reg_1422_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i_i_i_reg_1422(0) <= '0';
                tmp_i_i_i_reg_1422(1) <= '0';
                tmp_i_i_i_reg_1422(2) <= '0';
                tmp_i_i_i_reg_1422(3) <= '0';
                tmp_i_i_i_reg_1422(4) <= '0';
                tmp_i_i_i_reg_1422(5) <= '0';
                tmp_i_i_i_reg_1422(6) <= '0';
                tmp_i_i_i_reg_1422(7) <= '0';
                tmp_i_i_i_reg_1422(8) <= '0';
                tmp_i_i_i_reg_1422(9) <= '0';
                tmp_i_i_i_reg_1422(10) <= '0';
                tmp_i_i_i_reg_1422(11) <= '0';
                tmp_i_i_i_reg_1422(12) <= '0';
                tmp_i_i_i_reg_1422(13) <= '0';
                tmp_i_i_i_reg_1422(14) <= '0';
                tmp_i_i_i_reg_1422(15) <= '0';
                tmp_i_i_i_reg_1422(16) <= '0';
                tmp_i_i_i_reg_1422(17) <= '0';
                tmp_i_i_i_reg_1422(18) <= '0';
                tmp_i_i_i_reg_1422(19) <= '0';
                tmp_i_i_i_reg_1422(20) <= '0';
                tmp_i_i_i_reg_1422(21) <= '0';
                tmp_i_i_i_reg_1422(22) <= '0';
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                                        tmp_i_i_i_reg_1422(22 downto 0) <= tmp_i_i_i_fu_495_p1(22 downto 0);
                end if; 
            end if;
        end if;
    end process;


    tmp_s_reg_1548_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_s_reg_1548 <= ap_const_lv16_0;
            else
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    tmp_s_reg_1548 <= p_Val2_6_fu_1309_p2(31 downto 16);
                end if; 
            end if;
        end if;
    end process;

    tmp_i_i_i_reg_1422(40 downto 23) <= "000000000000000001";
    ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(40 downto 23) <= "000000000000000001";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_ce, ap_sig_pprstidle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_pp0_stg0_fsm_0 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Ex_V_fu_796_p2 <= std_logic_vector(unsigned(storemerge_i_fu_711_p3) - unsigned(tmp_29_i_fu_792_p1));
    Ex_V_op_fu_1219_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_Ex_V_reg_1480_pp0_iter14) + unsigned(ap_const_lv8_7F));
    Mx_zeros_V_fu_751_p1 <= val_assign_fu_743_p3(5 - 1 downto 0);
    OP1_V_3_fu_928_p1 <= std_logic_vector(resize(unsigned(tmp_6_fu_918_p4),18));
    addr_V_fu_397_p3 <= 
        ap_const_lv8_3F when (closepath_fu_381_p2(0) = '1') else 
        expv_op_i_fu_391_p2;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it15, ap_ce)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_ce)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_p_Result_16_reg_294pp0_it4 <= "X";
    ap_reg_ppiten_pp0_it0 <= ap_start;
    ap_return <= 
        sel_tmp11_fu_1282_p3 when (tmp_19_fu_1289_p2(0) = '1') else 
        sel_tmp7_fu_1274_p1;

    ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14))) then 
            ap_sig_pprstidle_pp0 <= ap_const_logic_1;
        else 
            ap_sig_pprstidle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    closepath_fu_381_p2 <= "1" when (unsigned(loc_V_fu_367_p4) < unsigned(ap_const_lv8_7E)) else "0";
    cos_basis_fu_692_p3 <= 
        tmp_9_fu_686_p2 when (ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter3(0) = '1') else 
        p_phi_fu_680_p2;
    expv_op_i_fu_391_p2 <= std_logic_vector(unsigned(loc_V_fu_367_p4) + unsigned(ap_const_lv8_C2));

    grp_fu_1051_ce_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_ce)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1051_ce <= ap_const_logic_1;
        else 
            grp_fu_1051_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1051_p0 <= grp_fu_1051_p00(31 - 1 downto 0);
    grp_fu_1051_p00 <= std_logic_vector(resize(unsigned(p_Mx_V_ret_fu_1038_p3),62));
    grp_fu_1316_p0 <= grp_fu_1316_p00(17 - 1 downto 0);
    grp_fu_1316_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_p_Result_93_1_i_i_i_reg_1402_pp0_iter2),41));
    grp_fu_1316_p1 <= tmp_i_i_i_reg_1422(24 - 1 downto 0);
    grp_fu_1316_p2 <= grp_fu_1316_p20(24 - 1 downto 0);
    grp_fu_1316_p20 <= std_logic_vector(resize(unsigned(r_V_i_i_i_reg_1429),41));
    grp_fu_1325_p0 <= grp_fu_1325_p00(17 - 1 downto 0);
    grp_fu_1325_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_p_Result_93_3_i_i_i_reg_1412_pp0_iter3),41));
    grp_fu_1325_p1 <= ap_reg_ppstg_tmp_i_i_i_reg_1422_pp0_iter3(24 - 1 downto 0);
    grp_fu_1325_p2 <= grp_fu_1325_p20(24 - 1 downto 0);
    grp_fu_1325_p20 <= std_logic_vector(resize(unsigned(r_V_2_i_i_i_reg_1434),41));
    grp_fu_1341_p0 <= grp_fu_1341_p00(17 - 1 downto 0);
    grp_fu_1341_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_p_Result_93_2_i_i_i_reg_1407_pp0_iter2),41));
    grp_fu_1341_p1 <= tmp_i_i_i_reg_1422(24 - 1 downto 0);
    grp_fu_1341_p2 <= grp_fu_1341_p20(24 - 1 downto 0);
    grp_fu_1341_p20 <= std_logic_vector(resize(unsigned(r_V_1_i_i_i_fu_520_p4),41));
    hls_ref_4oPi_table_100_V_address0 <= tmp_i2_i_fu_415_p1(4 - 1 downto 0);

    hls_ref_4oPi_table_100_V_ce0_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_ce)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            hls_ref_4oPi_table_100_V_ce0 <= ap_const_logic_1;
        else 
            hls_ref_4oPi_table_100_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_sin_cos_K0_V_address0 <= tmp_4_fu_966_p1(8 - 1 downto 0);

    hls_sin_cos_K0_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            hls_sin_cos_K0_V_ce0 <= ap_const_logic_1;
        else 
            hls_sin_cos_K0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_sin_cos_K1_V_address0 <= tmp_4_fu_966_p1(8 - 1 downto 0);

    hls_sin_cos_K1_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            hls_sin_cos_K1_V_ce0 <= ap_const_logic_1;
        else 
            hls_sin_cos_K1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_sin_cos_K2_V_address0 <= tmp_4_fu_966_p1(8 - 1 downto 0);

    hls_sin_cos_K2_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            hls_sin_cos_K2_V_ce0 <= ap_const_logic_1;
        else 
            hls_sin_cos_K2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    isNeg_fu_806_p3 <= Ex_V_fu_796_p2(7 downto 7);
    loc_V_1_fu_377_p1 <= p_Val2_27_fu_355_p1(23 - 1 downto 0);
    loc_V_fu_367_p4 <= p_Val2_27_fu_355_p1(30 downto 23);
    not_do_cos_fu_948_p2 <= (ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter5 xor ap_const_lv1_1);
    not_sel_tmp1_fu_644_p2 <= "0" when (p_Val2_32_fu_585_p3 = ap_const_lv3_4) else "1";
    not_sel_tmp_fu_638_p2 <= "0" when (p_Val2_32_fu_585_p3 = ap_const_lv3_3) else "1";
    or_cond_fu_838_p2 <= (tmp_17_fu_828_p2 and tmp_18_fu_833_p2);
    out_exp_V_fu_1237_p3 <= 
        ap_const_lv8_0 when (tmp_50_i_fu_1214_p2(0) = '1') else 
        phitmp_i_fu_1231_p2;
    p_Mx_V_ret_fu_1038_p3 <= 
        ap_const_lv31_7FFFFFFF when (ap_reg_ppstg_cos_basis_reg_1464_pp0_iter8(0) = '1') else 
        ap_reg_ppstg_p_Val2_33_reg_1473_pp0_iter8;
    p_Result_19_fu_488_p3 <= (ap_const_lv1_1 & ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter1);
    p_Result_20_fu_718_p3 <= (p_Result_i3_i_reg_1454 & ap_const_lv1_1);
    
    p_Result_21_fu_725_p4_proc : process(p_Result_20_fu_718_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(19+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(19+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(19 - 1 downto 0);
    variable p_Result_21_fu_725_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(19 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(19 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(19 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_12(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := p_Result_20_fu_718_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(19-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(19-1-unsigned(ap_const_lv32_12(5-1 downto 0)));
            for p_Result_21_fu_725_p4_i in 0 to 19-1 loop
                v0_cpy(p_Result_21_fu_725_p4_i) := p_Result_20_fu_718_p3(19-1-p_Result_21_fu_725_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(19-1 downto 0)))));
        res_mask := res_mask(19-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_21_fu_725_p4 <= resvalue(19-1 downto 0);
    end process;

    p_Result_22_fu_735_p3 <= (ap_const_lv13_1FFF & p_Result_21_fu_725_p4);
    p_Result_23_fu_958_p3 <= (sin_basis_fu_953_p2 & p_Result_s_30_fu_898_p4);
    p_Result_24_fu_699_p3 <= (ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter3 & p_Val2_32_fu_585_p3);
    p_Result_25_fu_1245_p3 <= (ap_reg_ppstg_p_Result_s_reg_1357_pp0_iter14 & ap_const_lv31_0);
    p_Result_26_fu_1252_p4 <= ((ap_reg_phiprechg_p_Result_16_reg_294pp0_it15 & out_exp_V_fu_1237_p3) & p_Val2_34_fu_1206_p3);
    p_Result_4_fu_1126_p5 <= (tmp_27_i_fu_1119_p3 & ap_const_lv32_0(15 downto 0));
    p_Result_71_i_fu_1085_p5 <= (tmp_i_fu_1077_p3 & ap_const_lv32_0(14 downto 0));
    p_Result_74_i_fu_1067_p4 <= grp_fu_1051_p2(61 downto 46);
    p_Result_93_4_i_i_i_fu_473_p4 <= r_V_2_fu_427_p2(99 downto 97);
    p_Result_s_30_fu_898_p4 <= p_Val2_0_i234_in_i_fu_891_p3(30 downto 24);
    p_Val2_0_i234_in_i_fu_891_p3 <= 
        tmp_47_cast_i_fu_878_p1 when (isNeg_reg_1485(0) = '1') else 
        tmp_34_i_fu_885_p2;
    p_Val2_11_fu_577_p4 <= ((tmp_24_fu_574_p1 & tmp_23_reg_1439) & tmp_10_reg_1444);
    p_Val2_16_fu_602_p3 <= 
        p_Val2_i_fu_596_p2 when (tmp_25_fu_592_p1(0) = '1') else 
        p_Val2_11_fu_577_p4;
    p_Val2_18_fu_759_p2 <= std_logic_vector(shift_left(unsigned(p_Val2_16_reg_1449),to_integer(unsigned('0' & tmp_26_i_fu_755_p1(31-1 downto 0)))));
    p_Val2_19_fu_764_p4 <= p_Val2_18_fu_759_p2(48 downto 18);
    p_Val2_27_fu_355_p1 <= t_in;
    p_Val2_32_fu_585_p3 <= 
        ap_const_lv3_0 when (ap_reg_ppstg_closepath_reg_1376_pp0_iter3(0) = '1') else 
        tmp_140_3_i_i_i_fu_569_p2;
    p_Val2_33_fu_786_p2 <= std_logic_vector(unsigned(tmp_28_i_fu_782_p1) + unsigned(p_Val2_19_fu_764_p4));
    p_Val2_34_fu_1206_p3 <= 
        tmp_14_fu_1186_p4 when (tmp_127_i_fu_1154_p2(0) = '1') else 
        tmp_16_fu_1196_p4;
    p_Val2_3_fu_932_p0 <= OP1_V_3_fu_928_p1(9 - 1 downto 0);
    p_Val2_3_fu_932_p1 <= OP1_V_3_fu_928_p1(9 - 1 downto 0);
    p_Val2_3_fu_932_p2 <= std_logic_vector(resize(unsigned(p_Val2_3_fu_932_p0) * unsigned(p_Val2_3_fu_932_p1), 18));
    p_Val2_5_fu_1302_p0 <= p_Val2_5_fu_1302_p00(17 - 1 downto 0);
    p_Val2_5_fu_1302_p00 <= std_logic_vector(resize(unsigned(p_Val2_2_reg_1508),40));
    p_Val2_6_fu_1309_p1 <= p_Val2_6_fu_1309_p10(17 - 1 downto 0);
    p_Val2_6_fu_1309_p10 <= std_logic_vector(resize(unsigned(tmp_8_reg_1513),32));
    p_Val2_7_fu_1005_p3 <= (p_Val2_s_reg_1538 & ap_const_lv1_0);
    p_Val2_i_fu_596_p2 <= std_logic_vector(unsigned(ap_const_lv49_0) - unsigned(p_Val2_11_fu_577_p4));
    p_i_fu_706_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_loc_V_reg_1363_pp0_iter4) + unsigned(ap_const_lv8_83));
    p_phi_fu_680_p2 <= (tmp1_fu_674_p2 or sel_tmp4_fu_662_p2);
    phitmp_i_fu_1231_p2 <= std_logic_vector(unsigned(tmp_51_i_fu_1224_p3) - unsigned(tmp_13_fu_1178_p3));
    r_V_1_i_i_i_fu_520_p4 <= grp_fu_1316_p3(40 downto 17);
    r_V_2_fu_427_p2 <= std_logic_vector(shift_left(unsigned(hls_ref_4oPi_table_100_V_q0),to_integer(unsigned('0' & tmp_4_i_i_fu_424_p1(31-1 downto 0)))));
    r_V_3_i_i_cast_i_fu_560_p4 <= grp_fu_1325_p3(19 downto 17);
    r_V_fu_1032_p2 <= std_logic_vector(signed(tmp_11_fu_1012_p1) + signed(tmp91_cast_fu_1028_p1));
    sel_tmp10_fu_861_p2 <= (tmp_i1_fu_844_p2 and sel_tmp9_fu_855_p2);
    sel_tmp11_fu_1282_p3 <= 
        ap_const_lv32_7FFFFFFF when (ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter14(0) = '1') else 
        ap_const_lv32_3F800000;
    sel_tmp1_fu_626_p2 <= "1" when (p_Val2_32_fu_585_p3 = ap_const_lv3_2) else "0";
    sel_tmp2_fu_632_p2 <= (sel_tmp1_fu_626_p2 or sel_tmp_fu_620_p2);
    sel_tmp3_fu_656_p2 <= (tmp_fu_650_p2 and sel_tmp2_fu_632_p2);
    sel_tmp4_fu_662_p2 <= "1" when (p_Val2_32_fu_585_p3 = ap_const_lv3_5) else "0";
    sel_tmp5_fu_668_p2 <= "1" when (p_Val2_32_fu_585_p3 = ap_const_lv3_6) else "0";
    sel_tmp6_fu_1262_p2 <= (ap_reg_ppstg_or_cond_reg_1496_pp0_iter14 and ap_reg_ppstg_not_do_cos_reg_1518_pp0_iter14);
    sel_tmp7_fu_1274_p1 <= sel_tmp82_v_fu_1266_p3;
    sel_tmp82_v_fu_1266_p3 <= 
        p_Result_25_fu_1245_p3 when (sel_tmp6_fu_1262_p2(0) = '1') else 
        p_Result_26_fu_1252_p4;
    sel_tmp8_fu_1278_p2 <= (ap_reg_ppstg_or_cond_reg_1496_pp0_iter14 and ap_reg_ppstg_do_cos_read_reg_1350_pp0_iter14);
    sel_tmp9_demorgan_fu_849_p2 <= (tmp_17_fu_828_p2 and tmp_18_fu_833_p2);
    sel_tmp9_fu_855_p2 <= (sel_tmp9_demorgan_fu_849_p2 xor ap_const_lv1_1);
    sel_tmp_fu_620_p2 <= "1" when (p_Val2_32_fu_585_p3 = ap_const_lv3_1) else "0";
        sh_assign_1_cast5_i_fu_867_p1 <= std_logic_vector(resize(signed(sh_assign_reg_1490),32));

        sh_assign_1_cast_i_fu_870_p1 <= std_logic_vector(resize(signed(sh_assign_reg_1490),31));

    sh_assign_fu_820_p3 <= 
        tmp_31_i_fu_814_p2 when (isNeg_fu_806_p3(0) = '1') else 
        sh_cast_i_fu_802_p1;
        sh_cast_i_fu_802_p1 <= std_logic_vector(resize(signed(Ex_V_fu_796_p2),9));

    sin_basis_fu_953_p2 <= (ap_reg_ppstg_p_phi_reg_1459_pp0_iter5 xor not_do_cos_fu_948_p2);
    storemerge_i_fu_711_p3 <= 
        p_i_fu_706_p2 when (ap_reg_ppstg_closepath_reg_1376_pp0_iter4(0) = '1') else 
        ap_const_lv8_0;
    tmp1_fu_674_p2 <= (sel_tmp3_fu_656_p2 or sel_tmp5_fu_668_p2);
    tmp2_fu_1022_p2 <= std_logic_vector(signed(tmp_22_cast_cast_fu_1019_p1) + signed(tmp_16_cast_fu_1016_p1));
        tmp91_cast_fu_1028_p1 <= std_logic_vector(resize(signed(tmp2_fu_1022_p2),32));

    
    tmp_119_1_i_fu_1138_p3_proc : process(p_Result_4_fu_1126_p5)
    begin
        tmp_119_1_i_fu_1138_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 32 - 1 downto 0 loop
            if p_Result_4_fu_1126_p5(i) = '1' then
                tmp_119_1_i_fu_1138_p3 <= std_logic_vector(to_unsigned(32-1-i,32));
                exit;
            end if;
        end loop;
    end process;

    
    tmp_119_i_fu_1107_p3_proc : process(p_Result_71_i_fu_1085_p5)
    begin
        tmp_119_i_fu_1107_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 32 - 1 downto 0 loop
            if p_Result_71_i_fu_1085_p5(i) = '1' then
                tmp_119_i_fu_1107_p3 <= std_logic_vector(to_unsigned(32-1-i,32));
                exit;
            end if;
        end loop;
    end process;

        tmp_11_fu_1012_p1 <= std_logic_vector(resize(signed(p_Val2_7_fu_1005_p3),32));

    tmp_126_1_i_fu_1163_p2 <= std_logic_vector(shift_left(unsigned(tmp_126_i_fu_1150_p2),to_integer(unsigned('0' & tmp_30_fu_1146_p1(31-1 downto 0)))));
    tmp_126_i_fu_1150_p2 <= std_logic_vector(shift_left(unsigned(ain_V_reg_1568),to_integer(unsigned('0' & tmp_29_reg_1585(31-1 downto 0)))));
    tmp_127_i_fu_1154_p2 <= "1" when (tmp_119_i_reg_1579 = ap_const_lv32_10) else "0";
    tmp_12_fu_1169_p2 <= std_logic_vector(unsigned(tmp_31_fu_1159_p1) + unsigned(ap_const_lv8_10));
    tmp_13_fu_1178_p3 <= 
        tmp_12_fu_1169_p2 when (tmp_127_i_fu_1154_p2(0) = '1') else 
        tmp_32_fu_1175_p1;
    tmp_140_3_i_i_i_fu_569_p2 <= std_logic_vector(unsigned(r_V_3_i_i_cast_i_fu_560_p4) + unsigned(ap_reg_ppstg_tmp_143_4_i_i_i_reg_1417_pp0_iter3));
    tmp_143_4_i_i_i_fu_483_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Result_93_4_i_i_i_fu_473_p4) * signed(tmp_15_reg_1382))), 3));
    tmp_143_i_i_i_fu_1334_p0 <= tmp_143_i_i_i_fu_1334_p00(17 - 1 downto 0);
    tmp_143_i_i_i_fu_1334_p00 <= std_logic_vector(resize(unsigned(p_Result_93_i_i_i_reg_1397),41));
    tmp_143_i_i_i_fu_1334_p1 <= tmp_143_i_i_i_fu_1334_p10(24 - 1 downto 0);
    tmp_143_i_i_i_fu_1334_p10 <= std_logic_vector(resize(unsigned(p_Result_19_fu_488_p3),41));
    tmp_14_fu_1186_p4 <= tmp_126_1_i_fu_1163_p2(29 downto 7);
    tmp_15_fu_387_p1 <= p_Val2_27_fu_355_p1(3 - 1 downto 0);
        tmp_16_cast_fu_1016_p1 <= std_logic_vector(resize(signed(tmp_3_reg_1543),25));

    tmp_16_fu_1196_p4 <= tmp_126_i_fu_1150_p2(29 downto 7);
    tmp_17_fu_828_p2 <= "1" when (ap_reg_ppstg_loc_V_reg_1363_pp0_iter4 = ap_const_lv8_0) else "0";
    tmp_18_fu_833_p2 <= "1" when (ap_reg_ppstg_loc_V_1_reg_1370_pp0_iter4 = ap_const_lv23_0) else "0";
    tmp_19_fu_1289_p2 <= (ap_reg_ppstg_sel_tmp10_reg_1502_pp0_iter14 or sel_tmp8_fu_1278_p2);
    tmp_1_fu_405_p4 <= addr_V_fu_397_p3(7 downto 4);
        tmp_22_cast_cast_fu_1019_p1 <= std_logic_vector(resize(signed(tmp_s_reg_1548),25));

    tmp_22_fu_420_p1 <= addr_V_fu_397_p3(4 - 1 downto 0);
    tmp_23_fu_542_p1 <= grp_fu_1341_p3(17 - 1 downto 0);
    tmp_24_fu_574_p1 <= grp_fu_1325_p3(17 - 1 downto 0);
    tmp_25_fu_592_p1 <= p_Val2_32_fu_585_p3(1 - 1 downto 0);
    tmp_26_i_fu_755_p1 <= std_logic_vector(resize(unsigned(Mx_zeros_V_fu_751_p1),49));
    tmp_27_fu_774_p3 <= p_Val2_18_fu_759_p2(17 downto 17);
    tmp_27_i_fu_1119_p3 <= (p_Result_i_reg_1574 & ap_const_lv1_1);
    tmp_28_i_fu_782_p1 <= std_logic_vector(resize(unsigned(tmp_27_fu_774_p3),31));
    tmp_29_fu_1115_p1 <= tmp_119_i_fu_1107_p3(31 - 1 downto 0);
    tmp_29_i_fu_792_p1 <= std_logic_vector(resize(unsigned(Mx_zeros_V_fu_751_p1),8));
    tmp_30_fu_1146_p1 <= tmp_119_1_i_fu_1138_p3(31 - 1 downto 0);
    tmp_31_fu_1159_p1 <= tmp_119_1_i_fu_1138_p3(8 - 1 downto 0);
    tmp_31_i_fu_814_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sh_cast_i_fu_802_p1));
    tmp_32_fu_1175_p1 <= tmp_119_i_reg_1579(8 - 1 downto 0);
    tmp_32_i_fu_873_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_33_reg_1473),to_integer(unsigned('0' & sh_assign_1_cast_i_fu_870_p1(31-1 downto 0)))));
    tmp_33_i_fu_882_p1 <= std_logic_vector(resize(unsigned(p_Val2_33_reg_1473),32));
    tmp_34_i_fu_885_p2 <= std_logic_vector(shift_left(unsigned(tmp_33_i_fu_882_p1),to_integer(unsigned('0' & sh_assign_1_cast5_i_fu_867_p1(31-1 downto 0)))));
    tmp_47_cast_i_fu_878_p1 <= std_logic_vector(resize(unsigned(tmp_32_i_fu_873_p2),32));
    tmp_4_fu_966_p1 <= std_logic_vector(resize(unsigned(p_Result_23_fu_958_p3),64));
    tmp_4_i_i_fu_424_p1 <= std_logic_vector(resize(unsigned(tmp_22_reg_1392),100));
    tmp_50_i_fu_1214_p2 <= "1" when (ain_V_reg_1568 = ap_const_lv31_0) else "0";
    tmp_51_i_fu_1224_p3 <= 
        ap_const_lv8_7F when (ap_reg_ppstg_cos_basis_reg_1464_pp0_iter14(0) = '1') else 
        Ex_V_op_fu_1219_p2;
    tmp_6_fu_918_p4 <= p_Val2_0_i234_in_i_fu_891_p3(23 downto 15);
    tmp_9_fu_686_p2 <= (p_phi_fu_680_p2 xor ap_const_lv1_1);
    tmp_fu_650_p2 <= (not_sel_tmp_fu_638_p2 and not_sel_tmp1_fu_644_p2);
    tmp_i1_fu_844_p2 <= "1" when (ap_reg_ppstg_loc_V_reg_1363_pp0_iter4 = ap_const_lv8_FF) else "0";
    tmp_i2_i_fu_415_p1 <= std_logic_vector(resize(unsigned(tmp_1_fu_405_p4),64));
    tmp_i_fu_1077_p3 <= (p_Result_74_i_fu_1067_p4 & ap_const_lv1_1);
    tmp_i_i_i_fu_495_p1 <= std_logic_vector(resize(unsigned(p_Result_19_fu_488_p3),41));
    
    val_assign_fu_743_p3_proc : process(p_Result_22_fu_735_p3)
    begin
        val_assign_fu_743_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_22_fu_735_p3(i) = '1' then
                val_assign_fu_743_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

end behav;
