/*
 * s2mf301_charger.h - Header of S2MF301 Charger Driver
 *
 * Copyright (C) 2022 Samsung Electronics Co.Ltd
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
 */

#ifndef S2MF301_CHARGER_H
#define S2MF301_CHARGER_H
#include <linux/mfd/slsi/s2mf301/s2mf301.h>

#if IS_ENABLED(CONFIG_MUIC_NOTIFIER)
#include <linux/muic/common/muic.h>
#include <linux/muic/common/muic_notifier.h>
#endif /* CONFIG_MUIC_NOTIFIER */

#if IS_ENABLED(CONFIG_MUIC_S2MF301)
#include <linux/muic/slsi/s2mf301/s2mf301-muic.h>
#endif

#include "../../common/sec_charging_common.h"

/* define function if need */
#define ENABLE_MIVR 0

/* define IRQ function if need */
#define EN_BAT_DET_IRQ 1
#define EN_CHG1_IRQ_CHGIN 0

/* Test debug log enable */
#define EN_TEST_READ 1

/* change VF_BST if need */
#define EN_VF_BST 0

#define HEALTH_DEBOUNCE_CNT 1

#define MINVAL(a, b) ((a <= b) ? a : b)
#define MASK(width, shift)	(((0x1 << (width)) - 1) << shift)

#define ENABLE 1
#define DISABLE 0

/* S2MF301X */
#define S2MF301X_CHG_INT0		0x00
#define S2MF301X_CHG_INT1		0x01
#define S2MF301X_CHG_INT2		0x02
#define S2MF301X_CHG_INT3		0x03
#define S2MF301X_CHG_INT4		0x04

#define S2MF301X_CHG_INT0M		0x05
#define S2MF301X_CHG_INT1M		0x06
#define S2MF301X_CHG_INT2M		0x07
#define S2MF301X_CHG_INT3M		0x08
#define S2MF301X_CHG_INT4M		0x09

#define S2MF301X_CHG_STATUS0		0x0A
#define S2MF301X_CHG_STATUS1		0x0B
#define S2MF301X_CHG_STATUS2		0x0C
#define S2MF301X_CHG_STATUS3		0x0D
#define S2MF301X_CHG_STATUS4		0x0E
#define S2MF301X_CHG_STATUS5		0x0F
#define S2MF301X_CHG_STATUS6		0x10
#define S2MF301X_CHG_STATUS7		0x11

#define S2MF301X_CHG_CTRL0		0x18
#define S2MF301X_CHG_CTRL1		0x19
#define S2MF301X_CHG_CTRL2		0x1A
#define S2MF301X_CHG_CTRL3		0x1B
#define S2MF301X_CHG_CTRL4		0x1C
#define S2MF301X_CHG_CTRL5		0x1D
#define S2MF301X_CHG_CTRL6		0x1E
#define S2MF301X_CHG_CTRL7		0x1F
#define S2MF301X_CHG_CTRL8		0x20
#define S2MF301X_CHG_CTRL9		0x21

#define S2MF301X_CHG_CTRL10		0x22
#define S2MF301X_CHG_CTRL11		0x23
#define S2MF301X_CHG_CTRL12		0x24
#define S2MF301X_CHG_CTRL13		0x25
#define S2MF301X_CHG_CTRL14		0x26
#define S2MF301X_CHG_CTRL15		0x27
#define S2MF301X_CHG_CTRL16		0x28
#define S2MF301X_CHG_CTRL17		0x29
#define S2MF301X_CHG_CTRL18		0x2A
#define S2MF301X_CHG_CTRL19		0x2B

#define S2MF301X_CHG_T_CHG_ON0	0x30
#define S2MF301X_CHG_T_CHG_ON5	0x35
#define S2MF301X_CHG_T_CHG_ON6	0x36
#define S2MF301X_CHG_T_CHG_OFF5	0x3C
#define S2MF301X_CHG_T_CHG_DIG0	0x3E
#define S2MF301X_CHG_D2A_SC_OTP0	0x75
#define S2MF301X_CHG_D2A_SC_OTP4	0x79
#define S2MF301X_CHG_CHG_OPTION5	0xE4
#define S2MF301X_CHG_CHG_OPTION3	0xA8

/* S2MF301X_CHG_STATUS0 */
#define X_CHG_UVLOB_STATUS_SHIFT	0
#define X_CHG_UVLOB_STATUS_MASK		BIT(X_CHG_UVLOB_STATUS_SHIFT)

#define X_CHG_IN2BAT_STATUS_SHIFT	1
#define X_CHG_IN2BAT_STATUS_MASK		BIT(X_CHG_IN2BAT_STATUS_SHIFT)

#define X_CHG_OVP_STATUS_SHIFT	2
#define X_CHG_OVP_STATUS_MASK		BIT(X_CHG_OVP_STATUS_SHIFT)

#define X_VBUS_DET_STATUS_SHIFT	3
#define X_VBUS_DET_STATUS_MASK		BIT(X_VBUS_DET_STATUS_SHIFT)

#define X_BATID_STATUS_SHIFT	4
#define X_BATID_STATUS_MASK		BIT(X_BATID_STATUS_SHIFT)

/* S2MF301_CHG_STATUS1 */
#define X_RE_CHARGING_STATUS_SHIFT	0
#define X_RE_CHARGING_STATUS_MASK		BIT(X_RE_CHARGING_STATUS_SHIFT)

#define X_DONE_STATUS_SHIFT		1
#define X_DONE_STATUS_MASK		BIT(X_DONE_STATUS_SHIFT)

#define X_TOP_OFF_STATUS_SHIFT		2
#define X_TOP_OFF_STATUS_MASK		BIT(X_TOP_OFF_STATUS_SHIFT)

#define X_CV_STATUS_SHIFT		3
#define X_CV_STATUS_MASK		BIT(X_CV_STATUS_SHIFT)

#define X_SC_STATUS_SHIFT		4
#define X_SC_STATUS_MASK		BIT(X_SC_STATUS_SHIFT)

#define X_LC_STATUS_SHIFT		5
#define X_LC_STATUS_MASK		BIT(X_LC_STATUS_SHIFT)

#define X_TRICKLE_STATUS_SHIFT		6
#define X_TRICKLE_STATUS_MASK		BIT(X_TRICKLE_STATUS_SHIFT)

#define X_PRE_CHG_STATUS_SHIFT		7
#define X_PRE_CHG_STATUS_MASK		BIT(X_PRE_CHG_STATUS_SHIFT)

/* S2MF301_CHG_STATUS2 */
#define X_IVR_STATUS_SHIFT		0
#define X_IVR_STATUS_MASK			BIT(X_IVR_STATUS_SHIFT)

#define X_ICR_STATUS_SHIFT		1
#define X_ICR_STATUS_MASK			BIT(X_ICR_STATUS_SHIFT)

#define X_BST_ON_STATUS_SHIFT		4
#define X_BST_ON_STATUS_MASK			BIT(X_BST_ON_STATUS_SHIFT)

#define X_OTG_ON_OFF_STATUS_SHIFT		5
#define X_OTG_ON_OFF_STATUS_MASK		BIT(X_OTG_ON_OFF_STATUS_SHIFT)

#define X_BST_LABAT_STATUS_SHIFT		6
#define X_BST_LABAT_STATUS_MASK		BIT(X_BST_LABAT_STATUS_SHIFT)

#define X_OTG_TO_BAT_STATUS_SHIFT		7
#define X_OTG_TO_BAT_STATUS_MASK		BIT(X_OTG_TO_BAT_STATUS_SHIFT)

/* S2MF301_CHG_STATUS3 */
#define X_TOP_OFF_TIMER_FAULT_STATUS_SHIFT		0
#define X_TOP_OFF_TIMER_FAULT_STATUS_MASK			BIT(X_TOP_OFF_TIMER_FAULT_STATUS_SHIFT)

#define X_COOL_FAST_CHG_TIMER_FAULT_STATUS_SHIFT		1
#define X_COOL_FAST_CHG_TIMER_FAULT_STATUS_MASK			BIT(X_COOL_FAST_CHG_TIMER_FAULT_STATUS_SHIFT)

#define X_PRE_TRICKLE_CHG_TIMER_FAULT_STATUS_SHIFT		2
#define X_PRE_TRICKLE_CHG_TIMER_FAULT_STATUS_MASK			BIT(X_PRE_TRICKLE_CHG_TIMER_FAULT_STATUS_SHIFT)

#define X_WDT_AP_RESET_STATUS_SHIFT		4
#define X_WDT_AP_RESET_STATUS_MASK			BIT(X_WDT_AP_RESET_STATUS_SHIFT)

#define X_WDT_SUSPEND_STATUS_SHIFT		5
#define X_WDT_SUSPEND_STATUS_MASK			BIT(X_WDT_SUSPEND_STATUS_SHIFT)

/* S2MF301_CHG_CTRL0 */
#define X_REG_MODE_SHIFT			0
#define X_REG_MODE_WIDTH			4
#define X_REG_MODE_MASK			MASK(X_REG_MODE_WIDTH, X_REG_MODE_SHIFT)

#define X_CHARGER_OFF_MODE		0
#define X_BUCK_MODE			1
#define X_CHG_MODE			3
#define X_OTG_BST_MODE			6

/* S2MF301_CHG_CTRL1 */
#define X_SET_CHGIN_IVR_SHIFT		4
#define X_SET_CHGIN_IVR_WIDTH		4
#define X_SET_CHGIN_IVR_MASK		MASK(X_SET_CHGIN_IVR_WIDTH,\
					X_SET_CHGIN_IVR_SHIFT)

/* S2MF301_CHG_CTRL2 */
#define X_INPUT_CURRENT_LIMIT_SHIFT	0
#define X_INPUT_CURRENT_LIMIT_WIDTH	7
#define X_INPUT_CURRENT_LIMIT_MASK	MASK(X_INPUT_CURRENT_LIMIT_WIDTH,\
					X_INPUT_CURRENT_LIMIT_SHIFT)

/* S2MF301_CHG_CTRL4 */
#define X_SET_OTG_OCP_SHIFT		0
#define X_SET_OTG_OCP_WIDTH		7
#define X_SET_OTG_OCP_MASK		MASK(X_SET_OTG_OCP_WIDTH, X_SET_OTG_OCP_SHIFT)

/* S2MF301_CHG_CTRL7 */
#define X_SET_VF_VBAT_SHIFT		0
#define X_SET_VF_VBAT_WIDTH		8
#define X_SET_VF_VBAT_MASK		MASK(X_SET_VF_VBAT_WIDTH, X_SET_VF_VBAT_SHIFT)

/* S2MF301_CHG_CTRL9 */
#define X_SET_VSYS_SHIFT			4
#define X_SET_VSYS_WIDTH			3
#define X_SET_VSYS_MASK			MASK(X_SET_VSYS_WIDTH, X_SET_VSYS_SHIFT)

/* S2MF301_CHG_CTRL10 */
#define X_FAST_CHARGING_CURRENT_SHIFT	0
#define X_FAST_CHARGING_CURRENT_WIDTH	7
#define X_FAST_CHARGING_CURRENT_MASK	MASK(X_FAST_CHARGING_CURRENT_WIDTH,\
					X_FAST_CHARGING_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL11 */
#define X_BAT_OCP_SHIFT			0
#define X_BAT_OCP_WIDTH			5
#define X_BAT_OCP_MASK			MASK(X_BAT_OCP_WIDTH, X_BAT_OCP_SHIFT)

/* S2MF301_CHG_CTRL14 */
#define X_FIRST_TOPOFF_CURRENT_SHIFT	0
#define X_FIRST_TOPOFF_CURRENT_WIDTH	5
#define X_FIRST_TOPOFF_CURRENT_MASK	MASK(X_FIRST_TOPOFF_CURRENT_WIDTH,\
					X_FIRST_TOPOFF_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL15 */
#define X_SECOND_TOPOFF_CURRENT_SHIFT	0
#define X_SECOND_TOPOFF_CURRENT_WIDTH	5
#define X_SECOND_TOPOFF_CURRENT_MASK	MASK(X_SECOND_TOPOFF_CURRENT_WIDTH,\
					X_SECOND_TOPOFF_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL16 */
#define X_SET_EN_WDT_AP_RESET_SHIFT	5
#define X_SET_EN_WDT_AP_RESET_MASK	BIT(X_SET_EN_WDT_AP_RESET_SHIFT)

#define X_SET_EN_WDT_SHIFT		4
#define X_SET_EN_WDT_MASK			BIT(X_SET_EN_WDT_SHIFT)

#define X_WDT_TIME_SHIFT			1
#define X_WDT_TIME_WIDTH			3
#define X_WDT_TIME_MASK			MASK(X_WDT_TIME_WIDTH, X_WDT_TIME_SHIFT)

#define X_WDT_CLR_SHIFT			0
#define X_WDT_CLR_MASK			BIT(X_WDT_CLR_SHIFT)

/* S2MF301_CHG_CTRL17 */
#define X_SET_TIME_FC_CHG_SHIFT		3
#define X_SET_TIME_FC_CHG_WIDTH		3
#define X_SET_TIME_FC_CHG_MASK		MASK(X_SET_TIME_FC_CHG_WIDTH, X_SET_TIME_FC_CHG_SHIFT)

/* S2MF301_CHG_CTRL18 */
#define X_TOP_OFF_TIME_SHIFT		0
#define X_TOP_OFF_TIME_WIDTH		3
#define X_TOP_OFF_TIME_MASK		MASK(X_TOP_OFF_TIME_WIDTH, X_TOP_OFF_TIME_SHIFT)


/* S2MF301A */
#define S2MF301_CHG_INT0		0x00
#define S2MF301_CHG_INT1		0x01
#define S2MF301_CHG_INT2		0x02
#define S2MF301_CHG_INT3		0x03
#define S2MF301_CHG_INT4		0x04
#define S2MF301_CHG_INT5		0x05
#define S2MF301_CHG_INT6		0x06

#define S2MF301_CHG_INT0M		0x08
#define S2MF301_CHG_INT1M		0x09
#define S2MF301_CHG_INT2M		0x0A
#define S2MF301_CHG_INT3M		0x0B
#define S2MF301_CHG_INT4M		0x0C
#define S2MF301_CHG_INT5M		0x0D
#define S2MF301_CHG_INT6M		0x0E

#define S2MF301_CHG_STATUS0		0x10
#define S2MF301_CHG_STATUS1		0x11
#define S2MF301_CHG_STATUS2		0x12
#define S2MF301_CHG_STATUS3		0x13
#define S2MF301_CHG_STATUS4		0x14
#define S2MF301_CHG_STATUS5		0x15
#define S2MF301_CHG_STATUS6		0x16
#define S2MF301_CHG_STATUS7		0x17

#define S2MF301_CHG_CTRL0		0x18
#define S2MF301_CHG_CTRL1		0x19
#define S2MF301_CHG_CTRL2		0x1A
#define S2MF301_CHG_CTRL3		0x1B
#define S2MF301_CHG_CTRL4		0x1C
#define S2MF301_CHG_CTRL5		0x1D
#define S2MF301_CHG_CTRL6		0x1E
#define S2MF301_CHG_CTRL7		0x1F
#define S2MF301_CHG_CTRL8		0x20
#define S2MF301_CHG_CTRL9		0x21

#define S2MF301_CHG_CTRL10		0x22
#define S2MF301_CHG_CTRL11		0x23
#define S2MF301_CHG_CTRL12		0x24
#define S2MF301_CHG_CTRL13		0x25
#define S2MF301_CHG_CTRL14		0x26
#define S2MF301_CHG_CTRL15		0x27
#define S2MF301_CHG_CTRL16		0x28
#define S2MF301_CHG_CTRL17		0x29
#define S2MF301_CHG_CTRL18		0x2A
#define S2MF301_CHG_CTRL19		0x2B

#define S2MF301_CHG_CTRL20		0x2C
#define S2MF301_CHG_CTRL21		0x2D
#define S2MF301_CHG_CTRL22		0x2E
#define S2MF301_CHG_CTRL23		0x2F

#define S2MF301_CHG_T_CHG_ON0	0x30
#define S2MF301_CHG_T_CHG_ON2	0x32
#define S2MF301_CHG_T_CHG_ON3	0x33
#define S2MF301_CHG_T_CHG_ON5	0x35
#define S2MF301_CHG_T_CHG_ON6	0x36
#define S2MF301_CHG_T_CHG_OFF2	0x39
#define S2MF301_CHG_T_CHG_OFF5	0x3C
#define S2MF301_CHG_T_CHG_DIG0	0x3E
#define S2MF301_CHG_OPEN_OTP0	0x60
#define S2MF301_CHG_SHIP_MODE_CTRL	0x62
#define S2MF301_CHG_D2A_SC_OTP0	0x75
#define S2MF301_CHG_D2A_SC_OTP4	0x79
#define S2MF301_CHG_D2A_SC_OTP5	0x7A
#define S2MF301_CHG_CHG_OPTION0	0xE8

/* S2MF301_CHG_STATUS0 */
#define CHG_UVLOB_STATUS_SHIFT	0
#define CHG_UVLOB_STATUS_MASK		BIT(CHG_UVLOB_STATUS_SHIFT)

#define CHG_IN2BAT_STATUS_SHIFT	1
#define CHG_IN2BAT_STATUS_MASK		BIT(CHG_IN2BAT_STATUS_SHIFT)

#define CHG_OVP_STATUS_SHIFT	2
#define CHG_OVP_STATUS_MASK		BIT(CHG_OVP_STATUS_SHIFT)

#define VBUS_DET_STATUS_SHIFT	3
#define VBUS_DET_STATUS_MASK		BIT(VBUS_DET_STATUS_SHIFT)

#define BATID_STATUS_SHIFT	4
#define BATID_STATUS_MASK		BIT(BATID_STATUS_SHIFT)

#define BUCK_CHG_MODE_SHIFT	5
#define BUCK_CHG_MODE_MASK		BIT(BUCK_CHG_MODE_SHIFT)

#define BUCK_ONLY_MODE_SHIFT	6
#define BUCK_ONLY_MODE_MASK		BIT(BUCK_ONLY_MODE_SHIFT)

#define CHGIN_SS_END_SHIFT	7
#define CHGIN_SS_END_MASK		BIT(CHGIN_SS_END_SHIFT)

/* S2MF301_CHG_STATUS1 */
#define RE_CHARGING_STATUS_SHIFT	0
#define RE_CHARGING_STATUS_MASK		BIT(RE_CHARGING_STATUS_SHIFT)

#define DONE_STATUS_SHIFT		1
#define DONE_STATUS_MASK		BIT(DONE_STATUS_SHIFT)

#define TOPOFF_STATUS_SHIFT		2
#define TOPOFF_STATUS_MASK		BIT(TOP_OFF_STATUS_SHIFT)

#define CV_STATUS_SHIFT		3
#define CV_STATUS_MASK		BIT(CV_STATUS_SHIFT)

#define SC_STATUS_SHIFT		4
#define SC_STATUS_MASK		BIT(SC_STATUS_SHIFT)

#define LC_STATUS_SHIFT		5
#define LC_STATUS_MASK		BIT(LC_STATUS_SHIFT)

#define TRICKLE_STATUS_SHIFT		6
#define TRICKLE_STATUS_MASK		BIT(TRICKLE_STATUS_SHIFT)

#define PRE_CHG_STATUS_SHIFT		7
#define PRE_CHG_STATUS_MASK		BIT(PRE_CHG_STATUS_SHIFT)

/* S2MF301_CHG_STATUS2 */
#define IVR_STATUS_SHIFT		0
#define IVR_STATUS_MASK			BIT(IVR_STATUS_SHIFT)

#define IVR_M_SHIFT	0
#define IVR_M_MASK	BIT(IVR_M_SHIFT)

#define ICR_STATUS_SHIFT		1
#define ICR_STATUS_MASK			BIT(ICR_STATUS_SHIFT)

#define BST_START_END_STATUS_SHIFT		4
#define BST_START_END_STATUS_MASK			BIT(BST_START_END_STATUS_SHIFT)

#define OTG_SS_END_STATUS_SHIFT		5
#define OTG_SS_END_STATUS_MASK		BIT(OTG_SS_END_STATUS_SHIFT)

#define OTG_LABAT_STATUS_SHIFT		6
#define OTG_LABAT_STATUS_MASK		BIT(OTG_LABAT_STATUS_SHIFT)

#define OTG_OCP_IN2BAT_STATUS_SHIFT		7
#define OTG_OCP_IN2BAT_STATUS_MASK		BIT(OTG_OCP_IN2BAT_STATUS_SHIFT)

/* S2MF301_CHG_STATUS3 */
#define TOPOFF_TIMER_FAULT_STATUS_SHIFT		0
#define TOPOFF_TIMER_FAULT_STATUS_MASK			BIT(TOPOFF_TIMER_FAULT_STATUS_SHIFT)

#define LC_SC_CV_CHG_TIMER_FAULT_STATUS_SHIFT		1
#define LC_SC_CV_CHG_TIMER_FAULT_STATUS_MASK			BIT(LC_SC_CV_CHG_TIMER_FAULT_STATUS_SHIFT)

#define PRE_TRICKLE_CHG_TIMER_FAULT_STATUS_SHIFT		2
#define PRE_TRICKLE_CHG_TIMER_FAULT_STATUS_MASK			BIT(PRE_TRICKLE_CHG_TIMER_FAULT_STATUS_SHIFT)

#define BAT_OCP_STATUS_SHIFT		3
#define BAT_OCP_STATUS_MASK			BIT(BAT_OCP_STATUS_SHIFT)

#define INPUT_OCP_STATUS_SHIFT		4
#define INPUT_OCP_STATUS_MASK			BIT(INPUT_OCP_STATUS_SHIFT)

#define WDT_TIMER_FAULT_STATUS_SHIFT		5
#define WDT_TIMER_FAULT_STATUS_MASK			BIT(WDT_TIMER_FAULT_STATUS_SHIFT)

/* S2MF301_CHG_CTRL0 */
#define REG_MODE_SHIFT			0
#define REG_MODE_WIDTH			4
#define REG_MODE_MASK			MASK(REG_MODE_WIDTH, REG_MODE_SHIFT)

/* S2MF301_CHG_CTRL1 */
#define SET_CHGIN_IVR_SHIFT		4
#define SET_CHGIN_IVR_WIDTH		4
#define SET_CHGIN_IVR_MASK		MASK(SET_CHGIN_IVR_WIDTH,\
					SET_CHGIN_IVR_SHIFT)

/* S2MF301_CHG_CTRL2 */
#define INPUT_CURRENT_LIMIT_SHIFT	0
#define INPUT_CURRENT_LIMIT_WIDTH	7
#define INPUT_CURRENT_LIMIT_MASK	MASK(INPUT_CURRENT_LIMIT_WIDTH,\
					INPUT_CURRENT_LIMIT_SHIFT)

/* S2MF301_CHG_CTRL4 */
#define SET_OTG_OCP_SHIFT		0
#define SET_OTG_OCP_WIDTH		7
#define SET_OTG_OCP_MASK		MASK(SET_OTG_OCP_WIDTH, SET_OTG_OCP_SHIFT)

/* S2MF301_CHG_CTRL7 */
#define SET_VF_VBAT_SHIFT		0
#define SET_VF_VBAT_WIDTH		8
#define SET_VF_VBAT_MASK		MASK(SET_VF_VBAT_WIDTH, SET_VF_VBAT_SHIFT)

/* S2MF301_CHG_CTRL9 */
#define SET_VSYS_SHIFT			4
#define SET_VSYS_WIDTH			3
#define SET_VSYS_MASK			MASK(SET_VSYS_WIDTH, SET_VSYS_SHIFT)

/* S2MF301_CHG_CTRL10 */
#define TRICKLE_CHARGING_CURRENT_SHIFT	4
#define TRICKLE_CHARGING_CURRENT_WIDTH	3
#define TRICKLE_CHARGING_CURRENT_MASK	MASK(TRICKLE_CHARGING_CURRENT_WIDTH,\
					TRICKLE_CHARGING_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL11 */
#define LC_FAST_CHARGING_CURRENT_SHIFT	0
#define LC_FAST_CHARGING_CURRENT_WIDTH	7
#define LC_FAST_CHARGING_CURRENT_MASK	MASK(LC_FAST_CHARGING_CURRENT_WIDTH,\
					LC_FAST_CHARGING_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL12 */
#define SC_FAST_CHARGING_CURRENT_SHIFT	0
#define SC_FAST_CHARGING_CURRENT_WIDTH	7
#define SC_FAST_CHARGING_CURRENT_MASK	MASK(SC_FAST_CHARGING_CURRENT_WIDTH,\
					SC_FAST_CHARGING_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL13 */
#define BAT_OCP_SHIFT			0
#define BAT_OCP_WIDTH			5
#define BAT_OCP_MASK			MASK(BAT_OCP_WIDTH, BAT_OCP_SHIFT)

/* S2MF301_CHG_CTRL16 */
#define FIRST_TOPOFF_CURRENT_SHIFT	0
#define FIRST_TOPOFF_CURRENT_WIDTH	6
#define FIRST_TOPOFF_CURRENT_MASK	MASK(FIRST_TOPOFF_CURRENT_WIDTH,\
					FIRST_TOPOFF_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL17 */
#define SECOND_TOPOFF_CURRENT_SHIFT	0
#define SECOND_TOPOFF_CURRENT_WIDTH	6
#define SECOND_TOPOFF_CURRENT_MASK	MASK(SECOND_TOPOFF_CURRENT_WIDTH,\
					SECOND_TOPOFF_CURRENT_SHIFT)

/* S2MF301_CHG_CTRL18 */
#define SET_EN_WDT_SHIFT		4
#define SET_EN_WDT_MASK			BIT(SET_EN_WDT_SHIFT)

#define WDT_TIME_SHIFT			1
#define WDT_TIME_WIDTH			3
#define WDT_TIME_MASK			MASK(WDT_TIME_WIDTH, WDT_TIME_SHIFT)

#define WDT_CLR_SHIFT			0
#define WDT_CLR_MASK			BIT(WDT_CLR_SHIFT)

/* S2MF301_CHG_CTRL20 */
#define SET_TIME_TOPOFF_SHIFT		0
#define SET_TIME_TOPOFF_WIDTH		3
#define SET_TIME_TOPOFF_MASK		MASK(SET_TIME_TOPOFF_WIDTH, SET_TIME_TOPOFF_SHIFT)

#define SET_TIME_FC_CHG_SHIFT		4
#define SET_TIME_FC_CHG_WIDTH		3
#define SET_TIME_FC_CHG_MASK		MASK(SET_TIME_FC_CHG_WIDTH, SET_TIME_FC_CHG_SHIFT)

#define D2A_SC_EN_PRE_BUCK_MASK		0x80

#define REDUCE_CURRENT_STEP         25
#define MINIMUM_INPUT_CURRENT		300
#define SLOW_CHARGING_CURRENT_STANDARD		400
#define IVR_WORK_DELAY 50

enum {
	CHIP_ID = 0,
};

ssize_t s2mf301_chg_show_attrs(struct device *dev, struct device_attribute *attr, char *buf);
ssize_t s2mf301_chg_store_attrs(struct device *dev, struct device_attribute *attr, const char *buf, size_t count);

#define S2MF301_CHARGER_ATTR(_name)			\
{							\
	.attr = {.name = #_name, .mode = 0664},		\
	.show = s2mf301_chg_show_attrs,			\
	.store = s2mf301_chg_store_attrs,		\
}

enum {
	CHG_REG = 0,
	CHG_DATA,
	CHG_REGS,
};

enum {
	S2MF301_TOPOFF_TIMER_500us	= 0x0,
	S2MF301_TOPOFF_TIMER_5m		= 0x1,
	S2MF301_TOPOFF_TIMER_10m	= 0x2,
	S2MF301_TOPOFF_TIMER_30m	= 0x3,
	S2MF301_TOPOFF_TIMER_50m	= 0x4,
	S2MF301_TOPOFF_TIMER_70m	= 0x5,
	S2MF301_TOPOFF_TIMER_90m	= 0x6,
	S2MF301_TOPOFF_TIMER_DIS	= 0x7,
};

enum {
	S2MF301_WDT_TIMER_40s	= 0x1,
	S2MF301_WDT_TIMER_50s	= 0x2,
	S2MF301_WDT_TIMER_60s	= 0x3,
	S2MF301_WDT_TIMER_70s	= 0x4,
	S2MF301_WDT_TIMER_80s	= 0x5,
	S2MF301_WDT_TIMER_90s	= 0x6,
	S2MF301_WDT_TIMER_100s	= 0x7,
};

enum {
	S2MF301_FC_CHG_TIMER_4hr	= 0x1,
	S2MF301_FC_CHG_TIMER_6hr	= 0x2,
	S2MF301_FC_CHG_TIMER_8hr	= 0x3,
	S2MF301_FC_CHG_TIMER_10hr	= 0x4,
	S2MF301_FC_CHG_TIMER_12hr	= 0x5,
	S2MF301_FC_CHG_TIMER_14hr	= 0x6,
	S2MF301_FC_CHG_TIMER_16hr	= 0x7,
};

enum {
	S2MF301_SET_OTG_OCP_500mA = 0x13,
	S2MF301_SET_OTG_OCP_900mA = 0x23,
	S2MF301_SET_OTG_OCP_1200mA = 0x2F,
	S2MF301_SET_OTG_OCP_1500mA = 0x3B,
	S2MF301_SET_OTG_OCP_2000mA = 0x4F,
};

enum {
	S2MF301_SET_BAT_OCP_3500mA = 0x06,
	S2MF301_SET_BAT_OCP_4000mA = 0x07,
	S2MF301_SET_BAT_OCP_4500mA = 0x08,
	S2MF301_SET_BAT_OCP_5000mA = 0x09,
	S2MF301_SET_BAT_OCP_5500mA = 0x0A,
	S2MF301_SET_BAT_OCP_6000mA = 0x0B,
	S2MF301_SET_BAT_OCP_6500mA = 0x0C,
	S2MF301_SET_BAT_OCP_7000mA = 0x0D,
	S2MF301_SET_BAT_OCP_7500mA = 0x0E,
	S2MF301_SET_BAT_OCP_8000mA = 0x0F,
	S2MF301_SET_BAT_OCP_8500mA = 0x10,
	S2MF301_SET_BAT_OCP_9000mA = 0x11,
	S2MF301_SET_BAT_OCP_9500mA = 0x12,
	S2MF301_SET_BAT_OCP_10000mA = 0x13,
};

enum {
	BAT_ONLY_MODE	=	0,
	BUCK_ONLY_MODE	=	1,
	BOOST_ONLY_MODE	=	2,
	CHG_MODE	=	3,
	FACTORY_BUCK_MODE =	4,
	OTG_MODE	=	6,
	DC_BUCK_MODE	=	8,
	DC_CHG_MODE	=	15,
};

struct s2mf301_charger_platform_data {
	int chg_float_voltage;
	char *charger_name;
	char *fuelgauge_name;
	int slow_charging_current;
};

struct s2mf301_charger_data {
	struct i2c_client *i2c;	/* Secondary addr = 0x7A */
	struct i2c_client *top;	/* Secondary addr = 0x74 */
	struct i2c_client *fg;	/* Secondary addr = 0x76 */
	struct i2c_client *pm;	/* Secondary addr = 0x7E */
	struct device *dev;
	struct s2mf301_platform_data *s2mf301_pdata;
	struct delayed_work otg_vbus_work;
	struct delayed_work ivr_work;
	struct wakeup_source *ivr_ws;

	struct workqueue_struct *charger_wqueue;
	struct power_supply *psy_chg;
	struct power_supply_desc psy_chg_desc;
	struct power_supply *psy_otg;
	struct power_supply_desc psy_otg_desc;

	struct s2mf301_charger_platform_data *pdata;
	int dev_id;
	int input_current;
	int charging_current;
	int topoff_current;
	int cable_type;
	bool is_charging;
	struct mutex charger_mutex;
	struct mutex regmode_mutex;
	struct mutex ivr_mutex;

	bool ovp;
	bool otg_on;

	int unhealth_cnt;
	int status;
	int health;

	/* s2mf301 */
	int irq_ovp;
	int irq_ivr;
	int irq_det_bat;
	int irq_done;
	int irq_topoff;

	int irq_wdt_ap_reset;
	int irq_wdt_suspend;
	int irq_pre_trickle_chg_timer_fault;
	int irq_cool_fast_chg_timer_fault;
	int irq_topoff_timer_fault;
	int irq_tfb;
	int irq_tsd;
	int irq_prechg;
	int irq_trickle;
	int irq_lc;
	int irq_sc;
	int irq_bat_ocp;

	int irq_uvlob;
	int irq_in2bat;
	int irq_rechg;

	int charge_mode;
	int irq_ivr_enabled;
	int ivr_on;
	bool slow_charging;

	bool bypass;
	bool keystring;
#if IS_ENABLED(CONFIG_MUIC_NOTIFIER)
	struct notifier_block cable_check;
#endif
};

#endif /*S2MF301_CHARGER_H*/
