# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ELEC374Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/registerclass.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/registerclass.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:40:56 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 11:40:56 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 11:40:56 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/MDR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/MDR.v 
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# End time: 11:40:56 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/and32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/and32.v 
# -- Compiling module and32
# 
# Top level modules:
# 	and32
# End time: 11:40:56 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:40:56 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/add32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:56 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/add32.v 
# -- Compiling module add32
# 
# Top level modules:
# 	add32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/div32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/div32.v 
# -- Compiling module div32
# 
# Top level modules:
# 	div32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v 
# -- Compiling module booth_pair_mul
# 
# Top level modules:
# 	booth_pair_mul
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32.v 
# -- Compiling module neg32
# 
# Top level modules:
# 	neg32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/not32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/not32.v 
# -- Compiling module not32
# 
# Top level modules:
# 	not32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/or32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/or32.v 
# -- Compiling module or32
# 
# Top level modules:
# 	or32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/ror32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/ror32.v 
# -- Compiling module ror32
# 
# Top level modules:
# 	ror32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/rol32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/rol32.v 
# -- Compiling module rol32
# 
# Top level modules:
# 	rol32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v 
# -- Compiling module shl32
# 
# Top level modules:
# 	shl32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32.v 
# -- Compiling module shr32
# 
# Top level modules:
# 	shr32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/shra32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/shra32.v 
# -- Compiling module shra32
# 
# Top level modules:
# 	shra32
# End time: 11:40:57 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:57 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32.v 
# -- Compiling module sub32
# 
# Top level modules:
# 	sub32
# End time: 11:40:58 on Mar 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:58 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v 
# -- Compiling module PCincrementer
# 
# Top level modules:
# 	PCincrementer
# End time: 11:40:58 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:58 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 11:40:58 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:58 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:40:58 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:58 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:40:58 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:58 on Mar 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v 
# -- Compiling module ld_tb
# 
# Top level modules:
# 	ld_tb
# End time: 11:40:58 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ld_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ld_tb 
# Start time: 11:40:58 on Mar 20,2025
# Loading work.ld_tb
# Loading work.DataPath
# Loading work.RAM
# Loading work.ALU
# Loading work.and32
# Loading work.or32
# Loading work.add32
# Loading work.sub32
# Loading work.booth_pair_mul
# Loading work.div32
# Loading work.neg32
# Loading work.not32
# Loading work.shr32
# Loading work.shra32
# Loading work.shl32
# Loading work.ror32
# Loading work.rol32
# Loading work.zero_register
# Loading work.register
# Loading work.PCincrementer
# Loading work.adder
# Loading work.MDR
# Loading work.Bus
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# T0: PC -> MAR
# T1: Read instruction from memory into MDR
# T2: MDR -> IR, increment PC
# T3: R2 -> Y
# T4: Y + 0 -> Z
# T5: Z -> MAR
# T6: Read data from memory into MDR
# T7: MDR -> R1
# R1 =          z (Expected: 15)
# ** Note: $finish    : C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v(141)
#    Time: 340 ns  Iteration: 0  Instance: /ld_tb
# 1
# Break in Module ld_tb at C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v line 141
restart
run 500ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# T0: PC -> MAR
# T1: Read instruction from memory into MDR
# T2: MDR -> IR, increment PC
# T3: R2 -> Y
# T4: Y + 0 -> Z
# T5: Z -> MAR
# T6: Read data from memory into MDR
# T7: MDR -> R1
# R1 =          z (Expected: 15)
# ** Note: $finish    : C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v(141)
#    Time: 340 ns  Iteration: 0  Instance: /ld_tb
# 1
# Break in Module ld_tb at C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v line 141
# End time: 11:42:56 on Mar 20,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
