Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,626
design__instance__area,7308.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00007773069228278473
power__switching__total,0.000012372587661957368
power__leakage__total,0.000001394489800077281
power__total,0.00009149776451522484
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2553916317381241
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25559213802204217
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11671416941049043
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.936464932105974
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.116714
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.614403
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2603182187936561
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2604970202168288
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6361806261857876
timing__setup__ws__corner:nom_slow_1p08V_125C,13.788864662588225
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.636181
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.000885
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2572894192745159
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2574781294384636
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3066422480506981
timing__setup__ws__corner:nom_typ_1p20V_25C,14.515454138406401
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306642
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.019670
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2553916317381241
clock__skew__worst_setup,0.25559213802204217
timing__hold__ws,0.11671416941049043
timing__setup__ws,13.788864662588225
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116714
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.000885
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,626
design__instance__area__stdcell,7308.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.252523
design__instance__utilization__stdcell,0.252523
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,20
design__instance__area__class:inverter,116.122
design__instance__count__class:sequential_cell,27
design__instance__area__class:sequential_cell,1273.71
design__instance__count__class:multi_input_combinational_cell,471
design__instance__area__class:multi_input_combinational_cell,4568.66
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,99
design__instance__area__class:timing_repair_buffer,1277.34
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,14603.9
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,36
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,671
route__net__special,2
route__drc_errors__iter:0,758
route__wirelength__iter:0,17591
route__drc_errors__iter:1,463
route__wirelength__iter:1,17352
route__drc_errors__iter:2,375
route__wirelength__iter:2,17288
route__drc_errors__iter:3,103
route__wirelength__iter:3,17123
route__drc_errors__iter:4,12
route__wirelength__iter:4,17104
route__drc_errors__iter:5,0
route__wirelength__iter:5,17087
route__drc_errors,0
route__wirelength,17087
route__vias,4549
route__vias__singlecut,4549
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,193.305
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,35
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,35
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,35
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000896794
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000796838
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.18636E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000796838
design_powergrid__voltage__worst,0.00000796838
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000896794
design_powergrid__drop__worst__net:VPWR,0.00000896794
design_powergrid__voltage__worst__net:VGND,0.00000796838
design_powergrid__drop__worst__net:VGND,0.00000796838
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001039999999999999995289683661636725986454621306620538234710693359375
ir__drop__worst,0.00000897000000000000051523889321725135914675774984061717987060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
