0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0027: mov_imm:
	regs[5] = 0x768ef902, opcode= 0x03
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x004e: mov_imm:
	regs[5] = 0xa064a472, opcode= 0x03
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x02
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x008d: mov_imm:
	regs[5] = 0x7965937d, opcode= 0x03
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x009a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x009f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00b7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x00ba: mov_imm:
	regs[5] = 0xe559f672, opcode= 0x03
0x00c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00f0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00f9: mov_imm:
	regs[5] = 0xa56ddec3, opcode= 0x03
0x00ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0102: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0105: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x02
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0117: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0132: mov_imm:
	regs[5] = 0xb2dfe159, opcode= 0x03
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0160: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x016b: mov_imm:
	regs[5] = 0xd311a2c6, opcode= 0x03
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x02
0x017a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x01a4: mov_imm:
	regs[5] = 0x40913237, opcode= 0x03
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01e6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01ef: mov_imm:
	regs[5] = 0xd7198a75, opcode= 0x03
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x020a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0213: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x02
0x021c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x021f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0222: mov_imm:
	regs[5] = 0x51bfcc68, opcode= 0x03
0x0228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x022b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0234: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x023a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0246: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0249: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x02
0x025b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x025e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0267: mov_imm:
	regs[5] = 0x605066c5, opcode= 0x03
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0276: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0279: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x027c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x028b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x028e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0291: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x02
0x029a: mov_imm:
	regs[5] = 0xff91f8c3, opcode= 0x03
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02a9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02b2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x02b8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x02be: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x02c1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x02c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x02d3: mov_imm:
	regs[5] = 0xc0b715ca, opcode= 0x03
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0303: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0309: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x030c: mov_imm:
	regs[5] = 0xe1c2f544, opcode= 0x03
0x0312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x02
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0324: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0330: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0336: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0339: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x033c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x033f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0342: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0346: jmp_imm:
	pc += 0x1, opcode= 0x02
0x034b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x034e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0357: mov_imm:
	regs[5] = 0xf9ccf7ea, opcode= 0x03
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0360: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0363: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0366: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x036f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x037e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0381: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0384: mov_imm:
	regs[5] = 0x583c88c5, opcode= 0x03
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0396: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x039d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03c0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x03c3: mov_imm:
	regs[5] = 0xb0853127, opcode= 0x03
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x03d5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03d8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03e7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03ed: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03f6: mov_imm:
	regs[5] = 0x947b8dca, opcode= 0x03
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0402: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0408: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x040e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0411: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x02
0x041d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0420: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0423: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0426: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0429: mov_imm:
	regs[5] = 0x907657df, opcode= 0x03
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0435: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0438: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x043b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x043e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0441: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x02
0x044a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x044d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0450: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0459: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x045c: mov_imm:
	regs[5] = 0x438f97a3, opcode= 0x03
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0468: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0471: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0474: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0480: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x02
0x048c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x048f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0498: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x049b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x049e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04a7: mov_imm:
	regs[5] = 0xbc000e92, opcode= 0x03
0x04ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x04b3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04bc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04cb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04d1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04da: mov_imm:
	regs[5] = 0x5e3ad337, opcode= 0x03
0x04e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04e3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x04e6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x04ec: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x04f2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04fb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x02
0x050d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0510: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0516: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0519: mov_imm:
	regs[5] = 0x4779aa0b, opcode= 0x03
0x051f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0522: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0526: jmp_imm:
	pc += 0x1, opcode= 0x02
0x052b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x052e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x053a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0543: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x054f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0552: mov_imm:
	regs[5] = 0x49091d08, opcode= 0x03
0x0558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x055b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x055e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x02
0x056a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0570: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0573: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x057c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x057f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0582: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0585: mov_imm:
	regs[5] = 0x76133ae7, opcode= 0x03
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0594: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0598: jmp_imm:
	pc += 0x1, opcode= 0x02
0x059d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05b5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05be: mov_imm:
	regs[5] = 0x2a11eb1c, opcode= 0x03
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05cd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05d6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x05dc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x05e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0606: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x060c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x060f: mov_imm:
	regs[5] = 0x4fcc4fad, opcode= 0x03
0x0615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0618: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x061b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0624: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0633: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0639: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x063c: mov_imm:
	regs[5] = 0xa0aed404, opcode= 0x03
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0651: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0654: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x065a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0660: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0663: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x066c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0672: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0675: mov_imm:
	regs[5] = 0x880e445e, opcode= 0x03
0x067b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x067e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0681: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0684: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0687: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x068a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x068d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0693: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x02
0x069c: mov_imm:
	regs[5] = 0x484acf78, opcode= 0x03
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06b1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x06b4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06c0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06e7: mov_imm:
	regs[5] = 0x177e0931, opcode= 0x03
0x06ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06f0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x06f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x02
0x070e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x02
0x071a: mov_imm:
	regs[5] = 0x8a56adea, opcode= 0x03
0x0720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0723: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x02
0x072c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0738: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x073b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x073e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0741: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0744: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0750: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0753: mov_imm:
	regs[5] = 0x48cd266b, opcode= 0x03
0x0759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x075c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x075f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0762: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0768: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x076b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0777: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x077a: mov_imm:
	regs[5] = 0x9c930713, opcode= 0x03
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0798: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07a4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x07aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07b6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07bc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x07bf: mov_imm:
	regs[5] = 0x4daaf236, opcode= 0x03
0x07c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07c8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x07cb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07ce: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07dd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07e3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07ec: mov_imm:
	regs[5] = 0x36e5628d, opcode= 0x03
0x07f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07fb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x07fe: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x02
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0816: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x081f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0822: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0825: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x082e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0831: mov_imm:
	regs[5] = 0x296e5501, opcode= 0x03
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x02
0x083d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0840: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0846: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0849: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x084c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x084f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0852: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0855: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0858: mov_imm:
	regs[5] = 0xbec51c18, opcode= 0x03
0x085e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0861: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x02
0x086a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0876: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0885: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0888: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0897: mov_imm:
	regs[5] = 0x5414f9f, opcode= 0x03
0x089d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08a0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x08a3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08c7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x08ca: mov_imm:
	regs[5] = 0x2287c307, opcode= 0x03
0x08d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08d3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x08d6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x08dc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08f1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0903: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0906: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0909: mov_imm:
	regs[5] = 0x88d5d3b9, opcode= 0x03
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0918: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x091e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0921: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x02
0x092a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x092d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0930: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0933: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x02
0x093c: mov_imm:
	regs[5] = 0xbd84a25d, opcode= 0x03
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0945: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0948: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x094e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0954: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x095d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0966: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x096f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0972: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0975: mov_imm:
	regs[5] = 0xc88e6c09, opcode= 0x03
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0987: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x098a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x098d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0990: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0999: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x099c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x099f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x09a2: mov_imm:
	regs[5] = 0x41ae764, opcode= 0x03
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09b1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x09b4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x09ba: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x09c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x09e1: mov_imm:
	regs[5] = 0xe89f533d, opcode= 0x03
0x09e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09ea: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a05: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a0b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a0e: mov_imm:
	regs[5] = 0xc4c6524d, opcode= 0x03
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a1d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a26: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0a2c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0a32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a44: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a4a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0a4d: mov_imm:
	regs[5] = 0x63303ebe, opcode= 0x03
0x0a53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a56: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0a59: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a62: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a6b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a77: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a7a: mov_imm:
	regs[5] = 0x61cd7585, opcode= 0x03
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a89: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a8c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0a92: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0a98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a9b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ab6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0abf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ac2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ac5: mov_imm:
	regs[5] = 0x9bf20d0a, opcode= 0x03
0x0acb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ace: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ad1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ad4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ad7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ada: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ae3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0aec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0aef: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0af2: mov_imm:
	regs[5] = 0x87f66480, opcode= 0x03
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0afe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b01: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b0a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b16: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0b1c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b2e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b31: mov_imm:
	regs[5] = 0xdbd7f55e, opcode= 0x03
0x0b37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b43: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b46: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b61: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b64: mov_imm:
	regs[5] = 0x4b5ecbbd, opcode= 0x03
0x0b6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b6d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b7c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b88: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b8b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ba0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ba3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ba6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ba9: mov_imm:
	regs[5] = 0xbf2fe8ec, opcode= 0x03
0x0baf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bb2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0bb5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bb8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0bc7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bcd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0bd0: mov_imm:
	regs[5] = 0xb59a0f5, opcode= 0x03
0x0bd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bd9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0bdc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0be2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0be8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0beb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0bee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bf1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0bf4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c00: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c03: mov_imm:
	regs[5] = 0xe88736cd, opcode= 0x03
0x0c09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c0c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0c0f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c12: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c1b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c21: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c24: mov_imm:
	regs[5] = 0x795a21c0, opcode= 0x03
0x0c2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c2d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c30: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0c36: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0c3c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c3f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c5a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c60: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c69: mov_imm:
	regs[5] = 0xc35f3b08, opcode= 0x03
0x0c6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c72: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c99: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ca2: mov_imm:
	regs[5] = 0xa4dbe2eb, opcode= 0x03
0x0ca8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0cae: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0cb4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0cba: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0cbd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ccc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ccf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cd2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cdb: mov_imm:
	regs[5] = 0x76f7b4bf, opcode= 0x03
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ce7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cea: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ced: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0cf0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0cf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cfa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d08: mov_imm:
	regs[5] = 0x7f4a1d15, opcode= 0x03
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0d1a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0d20: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d29: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d32: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d41: mov_imm:
	regs[5] = 0x3ecb4fc9, opcode= 0x03
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d4a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0d4d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d50: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d65: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d71: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d74: mov_imm:
	regs[5] = 0xdc14196d, opcode= 0x03
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d83: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d86: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d92: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0d98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0da1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0da4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0da7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0daa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0db0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0db3: mov_imm:
	regs[5] = 0x74feb629, opcode= 0x03
0x0db9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dc2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0dc5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dce: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0dd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0dd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0dd7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ddd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0de0: mov_imm:
	regs[5] = 0x2f0979c6, opcode= 0x03
0x0de6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0de9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0dec: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0df8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0dfe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e07: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e10: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e1c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0e1f: mov_imm:
	regs[5] = 0xc3f2223b, opcode= 0x03
0x0e25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e28: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0e2b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e2e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e3d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e43: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e46: mov_imm:
	regs[5] = 0x397ba439, opcode= 0x03
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e55: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e58: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0e5e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0e64: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e67: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e70: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e7c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0e7f: mov_imm:
	regs[5] = 0xc72c6104, opcode= 0x03
0x0e86: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e8e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0e91: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e9a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ea0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ea3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ea6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0eac: mov_imm:
	regs[5] = 0x56427db9, opcode= 0x03
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ebb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0ebe: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ec4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ed3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ed6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ed9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0edc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0edf: mov_imm:
	regs[5] = 0x5a640ede, opcode= 0x03
0x0ee5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ee8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0eeb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0eee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ef7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0efa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0efd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f03: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f06: mov_imm:
	regs[5] = 0x1019eeb2, opcode= 0x03
0x0f0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f0f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f18: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f1e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0f24: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f2d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f48: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f4e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f51: mov_imm:
	regs[5] = 0xeff8e610, opcode= 0x03
0x0f57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f5a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f5d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f60: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f6f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f75: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f78: mov_imm:
	regs[5] = 0x9aca32a9, opcode= 0x03
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f8d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f90: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f96: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0f9c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f9f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fa2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0fa5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fa8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fb4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0fb7: mov_imm:
	regs[5] = 0xff894dbc, opcode= 0x03
0x0fbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fc0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0fc3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0fc6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0fc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0fcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fd5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fe1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0fe4: mov_imm:
	regs[5] = 0xf755c363, opcode= 0x03
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1002: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1005: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1008: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x100b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x100e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1011: mov_imm:
	regs[5] = 0x87d90e62, opcode= 0x03
0x1017: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1020: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1023: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1026: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x102f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1032: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1035: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1038: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x103b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x103e: mov_imm:
	regs[5] = 0xa0aa6cd0, opcode= 0x03
0x1044: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1047: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1050: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1057: jmp_imm:
	pc += 0x1, opcode= 0x02
0x105c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1062: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1065: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1068: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1071: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1074: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1077: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x107a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x107d: mov_imm:
	regs[5] = 0xce9ca8a3, opcode= 0x03
0x1083: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1086: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1089: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x108c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1095: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1098: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10a1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10a7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x10aa: mov_imm:
	regs[5] = 0xdcae5099, opcode= 0x03
0x10b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10b3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x10b6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10c2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x10c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10e6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x10e9: mov_imm:
	regs[5] = 0xf02c7248, opcode= 0x03
0x10ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10f2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x10f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1101: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1104: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1107: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x110a: mov_imm:
	regs[5] = 0x644e2650, opcode= 0x03
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1116: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1119: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x111c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1128: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1134: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x02
0x113d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1140: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1149: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x114c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x114f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1152: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1155: mov_imm:
	regs[5] = 0xf14a8b54, opcode= 0x03
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1161: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1164: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1167: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1170: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1179: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1182: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1185: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x02
0x118e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1191: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1194: mov_imm:
	regs[5] = 0x47d007cc, opcode= 0x03
0x119a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11b2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x11b8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11d0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11dc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11e5: mov_imm:
	regs[5] = 0xe007f7f3, opcode= 0x03
0x11eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11ee: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x11f1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11f4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1203: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1206: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1209: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1212: mov_imm:
	regs[5] = 0x29a868d6, opcode= 0x03
0x1218: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x121b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1224: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1230: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x02
0x123c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x123f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1248: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x124b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x124e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1251: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1254: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1257: mov_imm:
	regs[5] = 0xe69438b, opcode= 0x03
0x125d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1260: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1263: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1266: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1269: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x126c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x126f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1272: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1275: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1278: mov_imm:
	regs[5] = 0x10d3ab25, opcode= 0x03
0x127e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1281: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x02
0x128a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1290: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1296: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x129f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12a8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12b4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x12b7: mov_imm:
	regs[5] = 0x9142c35e, opcode= 0x03
0x12bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12c0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x12c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12e7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12f0: mov_imm:
	regs[5] = 0xf2ef5715, opcode= 0x03
0x12f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12f9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x12fc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1317: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x131d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1320: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1323: mov_imm:
	regs[5] = 0x82e9063f, opcode= 0x03
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1341: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1344: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x02
0x134d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1350: mov_imm:
	regs[5] = 0x5bc0e633, opcode= 0x03
0x1356: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1359: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1362: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1368: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1374: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1377: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x137a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x137d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1380: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1383: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x02
0x138c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1395: mov_imm:
	regs[5] = 0x761216bd, opcode= 0x03
0x139b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13c5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13ce: mov_imm:
	regs[5] = 0xf58fc45b, opcode= 0x03
0x13d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13d7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x13da: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13e6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13f2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13f5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x02
0x140a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x140d: mov_imm:
	regs[5] = 0x18954719, opcode= 0x03
0x1413: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1416: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1419: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x141c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x141f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1428: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x142b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x142f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1434: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1437: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1440: mov_imm:
	regs[5] = 0x14c64776, opcode= 0x03
0x1446: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x144f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1452: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1458: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x145e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1461: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1464: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1467: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x146a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x146d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1470: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1473: mov_imm:
	regs[5] = 0x74b27c99, opcode= 0x03
0x1479: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x147c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x147f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1482: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x02
0x148b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x148e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1491: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1494: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1497: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x149a: mov_imm:
	regs[5] = 0xb807a657, opcode= 0x03
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14a9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x14ac: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x14b2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x14b8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14ca: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x14cd: mov_imm:
	regs[5] = 0x3ddab8b1, opcode= 0x03
0x14d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14d6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x14d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14dc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14f2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14f7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1500: mov_imm:
	regs[5] = 0x1b9ff0f1, opcode= 0x03
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x02
0x150c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x150f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1512: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x02
0x151e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x02
0x152a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x152d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1530: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1533: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1536: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1539: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x153c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1545: mov_imm:
	regs[5] = 0x1a1b8789, opcode= 0x03
0x154b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x154e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1551: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x02
0x155a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x155d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1560: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1563: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x02
0x156c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1575: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1578: mov_imm:
	regs[5] = 0xc1454180, opcode= 0x03
0x157e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1582: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1587: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x158a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1590: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1596: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1599: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15ae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15b4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x15b7: mov_imm:
	regs[5] = 0x828a14d2, opcode= 0x03
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15c6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15cf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15d2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15e7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15ed: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15f6: mov_imm:
	regs[5] = 0x9223b581, opcode= 0x03
0x15fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1602: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1608: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x160e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1611: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x02
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x161d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1620: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1623: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1626: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1629: mov_imm:
	regs[5] = 0x55618d32, opcode= 0x03
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1635: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1638: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x02
0x164d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1653: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1656: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1659: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x165c: mov_imm:
	regs[5] = 0xb4d62f23, opcode= 0x03
0x1662: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1666: jmp_imm:
	pc += 0x1, opcode= 0x02
0x166b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x166e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1674: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1680: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1689: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x168c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x168f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1692: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1695: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1698: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x169b: mov_imm:
	regs[5] = 0xf987f98a, opcode= 0x03
0x16a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16aa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16b3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16b6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16c5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16cb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x16ce: mov_imm:
	regs[5] = 0xa8283c58, opcode= 0x03
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16dd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x16e0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x16e6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x16ec: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16ef: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16f8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1701: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1704: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1707: mov_imm:
	regs[5] = 0x44f02a7d, opcode= 0x03
0x170d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1716: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1719: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x171c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x171f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1722: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1725: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x172b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x172e: mov_imm:
	regs[5] = 0x4d1a8ec6, opcode= 0x03
0x1734: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x02
0x173d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1740: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1746: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x174c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x174f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1752: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1755: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1758: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1761: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1764: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1767: mov_imm:
	regs[5] = 0xfccf4522, opcode= 0x03
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1773: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1776: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x177f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1782: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x02
0x178b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1794: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1797: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17a3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x17a6: mov_imm:
	regs[5] = 0x7f7e5562, opcode= 0x03
0x17ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17b5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x17b8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x17be: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x17c4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17c7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17d0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17d6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x17d9: mov_imm:
	regs[5] = 0xbc57bcd2, opcode= 0x03
0x17df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17e2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x17e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17ec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1800: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1803: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x02
0x180c: mov_imm:
	regs[5] = 0x8f190d1c, opcode= 0x03
0x1812: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1815: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1818: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x181e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1824: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x02
0x182d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1830: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1833: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1836: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1839: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x183c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1845: mov_imm:
	regs[5] = 0x76d40916, opcode= 0x03
0x184b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x184e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1851: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1854: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1857: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x185a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1863: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1866: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x186f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1872: mov_imm:
	regs[5] = 0x37b69065, opcode= 0x03
0x1878: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1881: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1884: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1890: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1896: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1899: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18a8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18ae: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18b7: mov_imm:
	regs[5] = 0x26f3be4b, opcode= 0x03
0x18bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18c0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18c9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18cc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18e7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x18ea: mov_imm:
	regs[5] = 0x19d5646d, opcode= 0x03
0x18f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18f3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x18f6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x18fc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1902: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1905: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1908: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x190b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x190e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1911: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1914: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1917: mov_imm:
	regs[5] = 0x864ef7e4, opcode= 0x03
0x191d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1920: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1923: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1926: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1929: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x192c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x192f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1932: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1935: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1938: mov_imm:
	regs[5] = 0xce13d4aa, opcode= 0x03
0x193e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1941: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1944: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x194a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1956: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1959: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x195f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1962: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x02
0x196b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x196e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1977: mov_imm:
	regs[5] = 0x9838406b, opcode= 0x03
0x197d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1980: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1983: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1986: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1989: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1992: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x02
0x199b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x199e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x19a4: mov_imm:
	regs[5] = 0xd4ca1c6, opcode= 0x03
0x19aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19ad: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x19b0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19bc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x19c3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19e0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19e9: mov_imm:
	regs[5] = 0x4b752889, opcode= 0x03
0x19ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19f2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x19f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19fe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a08: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a19: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a1c: mov_imm:
	regs[5] = 0x13a3036f, opcode= 0x03
0x1a22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a25: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1a28: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1a2e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1a34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a4c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a52: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1a55: mov_imm:
	regs[5] = 0x168cf037, opcode= 0x03
0x1a5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a5e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1a61: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a64: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a74: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a79: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a7f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a88: mov_imm:
	regs[5] = 0xe215618a, opcode= 0x03
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a9d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1aa0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1aa6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ab2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ab5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ab8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1abb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1abe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ac7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1aca: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1acd: mov_imm:
	regs[5] = 0x8844725f, opcode= 0x03
0x1ad3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ad6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ad9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1adc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1adf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ae2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ae5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ae8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1aeb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1aee: mov_imm:
	regs[5] = 0xbcd6a63a, opcode= 0x03
0x1af4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1af7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b00: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b0c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b12: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b1e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b24: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b27: mov_imm:
	regs[5] = 0xf3c92cec, opcode= 0x03
0x1b2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b3f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b45: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b4e: mov_imm:
	regs[5] = 0xa4342ffa, opcode= 0x03
0x1b54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b57: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1b5a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b66: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b69: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b78: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b7e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b81: mov_imm:
	regs[5] = 0x2764fd11, opcode= 0x03
0x1b87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b8a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ba8: mov_imm:
	regs[5] = 0x9235a9dc, opcode= 0x03
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1bb4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bc0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1bc6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bcf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1be1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1be4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bf0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1bf3: mov_imm:
	regs[5] = 0xde9933a1, opcode= 0x03
0x1bf9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c02: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c05: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c08: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c17: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c1d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c20: mov_imm:
	regs[5] = 0xfb495bab, opcode= 0x03
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c2f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c32: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1c38: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1c3e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c50: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c56: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1c59: mov_imm:
	regs[5] = 0x6d6de5e, opcode= 0x03
0x1c5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c62: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c66: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c6b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c6e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c77: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c83: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c8c: mov_imm:
	regs[5] = 0x69bc2844, opcode= 0x03
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c9b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c9e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ca4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1caa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1cb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cb6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cbc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1cbf: mov_imm:
	regs[5] = 0xf9748db6, opcode= 0x03
0x1cc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cc8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ccb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1cce: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ce3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ce9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1cec: mov_imm:
	regs[5] = 0x320ff154, opcode= 0x03
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cfb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1cfe: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1d04: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1d0a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d0d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d16: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d2b: mov_imm:
	regs[5] = 0xb9398145, opcode= 0x03
0x1d31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d34: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d40: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d4f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d56: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d5b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1d5e: mov_imm:
	regs[5] = 0xa669c27b, opcode= 0x03
0x1d64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d67: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d6a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1d70: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1d76: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d79: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d88: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d94: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d97: mov_imm:
	regs[5] = 0xdd122158, opcode= 0x03
0x1d9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1da0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1da3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1da6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1da9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1dac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1db5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1db8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dc1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dca: mov_imm:
	regs[5] = 0x9fd9abd9, opcode= 0x03
0x1dd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1dd3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1dd6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1de2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1df7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1dfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e0c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e1b: mov_imm:
	regs[5] = 0x60d38581, opcode= 0x03
0x1e21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e24: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e27: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e2a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e39: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e45: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1e48: mov_imm:
	regs[5] = 0x622821b3, opcode= 0x03
0x1e4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e51: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e5a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1e60: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1e66: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e69: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e78: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e7b: mov_imm:
	regs[5] = 0xd601c01f, opcode= 0x03
0x1e81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e8a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e9f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ea8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1eab: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1eae: mov_imm:
	regs[5] = 0xfc5ed40a, opcode= 0x03
0x1eb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1ed2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ed5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1edb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ede: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ee1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ee4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1ee7: mov_imm:
	regs[5] = 0x37a82ab9, opcode= 0x03
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ef3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ef6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ef9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1efc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1eff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f05: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f1a: mov_imm:
	regs[5] = 0x684470d8, opcode= 0x03
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f32: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f3e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f50: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f53: mov_imm:
	regs[5] = 0xa5f990d0, opcode= 0x03
0x1f59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f62: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f65: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f68: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f7d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1f86: mov_imm:
	regs[5] = 0x5a2b760b, opcode= 0x03
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1f98: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1f9e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fa7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1faa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1fb0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fbc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1fbf: mov_imm:
	regs[5] = 0x2dfbf3b2, opcode= 0x03
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fdb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ff2: mov_imm:
	regs[5] = 0x476f307b, opcode= 0x03
0x1ff8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ffc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x02
0x200a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2010: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2019: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x201c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2028: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x202b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x202e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2031: mov_imm:
	regs[5] = 0x4b406f4, opcode= 0x03
0x2037: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2040: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2043: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2046: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2049: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x204c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x204f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2058: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x205b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x205e: mov_imm:
	regs[5] = 0x49b8e640, opcode= 0x03
0x2064: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2067: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2076: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2082: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2085: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2088: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x208e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2097: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x209a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x209e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20a3: mov_imm:
	regs[5] = 0xd35b7d7, opcode= 0x03
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20b2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x20b5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20b8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20c7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20cd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x20d0: mov_imm:
	regs[5] = 0x8b0107d, opcode= 0x03
0x20d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20d9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x20dc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x20e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2106: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2109: mov_imm:
	regs[5] = 0xf48f5a67, opcode= 0x03
0x210f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2112: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2115: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2118: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x211b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x211e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2121: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x02
0x212a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x212d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2136: mov_imm:
	regs[5] = 0x9db4c01c, opcode= 0x03
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2142: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2145: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2148: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2154: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x215a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2163: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2166: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2172: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2175: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x02
0x217e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2181: mov_imm:
	regs[5] = 0x758331e7, opcode= 0x03
0x2187: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x218a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x218d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2190: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2193: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2196: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2199: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x219c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21a5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x21a8: mov_imm:
	regs[5] = 0x41e8f14, opcode= 0x03
0x21ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21b7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x21ba: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x21c0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x21c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x21d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x21e1: mov_imm:
	regs[5] = 0xb14cc074, opcode= 0x03
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21f0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21f9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21fc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2208: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x220b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2214: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2217: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x221a: mov_imm:
	regs[5] = 0x731317c9, opcode= 0x03
0x2220: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2223: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2226: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x222c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2232: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2235: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2238: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2241: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2244: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2247: mov_imm:
	regs[5] = 0x2bff2574, opcode= 0x03
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2253: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2256: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2259: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x225c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x225f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2262: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x02
0x226b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x226e: mov_imm:
	regs[5] = 0x4d0d3988, opcode= 0x03
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x02
0x227a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2283: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2286: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x228c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2292: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2295: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2298: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22a4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22b9: mov_imm:
	regs[5] = 0xb034748c, opcode= 0x03
0x22bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22c8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x22cb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x22f2: mov_imm:
	regs[5] = 0xa7e8433b, opcode= 0x03
0x22f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2301: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x230a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2311: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2316: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2319: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2322: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2325: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2328: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x232b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x232e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2331: mov_imm:
	regs[5] = 0xc6527f99, opcode= 0x03
0x2337: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x233a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2343: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2346: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2352: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x02
0x235b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2361: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2364: mov_imm:
	regs[5] = 0x80176ffa, opcode= 0x03
0x236a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x236d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2370: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2376: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2382: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2385: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2388: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x238b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x238e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2391: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2394: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2397: mov_imm:
	regs[5] = 0xffedc2bc, opcode= 0x03
0x239d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23a0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x23a3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23a6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23af: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23c4: mov_imm:
	regs[5] = 0xa63ffc08, opcode= 0x03
0x23ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x23d0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x23d6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23e5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23f4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23fa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x23fd: mov_imm:
	regs[5] = 0x2f62bbd1, opcode= 0x03
0x2403: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2406: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2409: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x240c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x240f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2412: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2424: mov_imm:
	regs[5] = 0xd5e5cd33, opcode= 0x03
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2430: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2436: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2448: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x244c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x02
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2460: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2463: mov_imm:
	regs[5] = 0x7fcfef68, opcode= 0x03
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2472: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x02
0x247b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x247e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2490: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2493: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2496: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2499: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x249c: mov_imm:
	regs[5] = 0xb5c7e75d, opcode= 0x03
0x24a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24ab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24b4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x24ba: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x24e1: mov_imm:
	regs[5] = 0x5476f65a, opcode= 0x03
0x24e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2502: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x02
0x250b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x250e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2511: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x02
0x251d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2520: mov_imm:
	regs[5] = 0xfce56, opcode= 0x03
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x02
0x252c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x252f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2532: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x02
0x253e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2544: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2547: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x254d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2551: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2556: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2565: mov_imm:
	regs[5] = 0x2e3b541b, opcode= 0x03
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x256e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2571: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2574: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2577: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x257a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x257d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2580: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2589: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x258c: mov_imm:
	regs[5] = 0xf6b16147, opcode= 0x03
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2598: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x259b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x259e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25c2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x25c5: mov_imm:
	regs[5] = 0x8c4b7c68, opcode= 0x03
0x25cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25ce: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x25d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x25f2: mov_imm:
	regs[5] = 0xd639ab2a, opcode= 0x03
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2602: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2607: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x260a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2610: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2616: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x261c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x261f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2628: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x262b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x262e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2631: mov_imm:
	regs[5] = 0x923a4f64, opcode= 0x03
0x2637: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x263a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x263d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2640: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2643: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2646: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2649: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2652: mov_imm:
	regs[5] = 0x45fc26af, opcode= 0x03
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x02
0x265e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2661: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2664: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x266a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2676: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2679: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x267c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x267f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2688: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x268b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x268e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2697: mov_imm:
	regs[5] = 0x4fab8f8f, opcode= 0x03
0x269d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26a0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x26a3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26b5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26bb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x26be: mov_imm:
	regs[5] = 0x9f58d91, opcode= 0x03
0x26c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26c7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x26ca: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x26d0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x26d6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26d9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26e8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26f4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x26f7: mov_imm:
	regs[5] = 0x5400a386, opcode= 0x03
0x26fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2700: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2703: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2706: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x270f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2712: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2715: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2718: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x271b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x271e: mov_imm:
	regs[5] = 0xec2e3315, opcode= 0x03
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x02
0x272a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x272d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2730: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x02
0x273c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2748: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2751: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2754: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2757: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x275a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x275e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2763: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2766: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2769: mov_imm:
	regs[5] = 0x488465d3, opcode= 0x03
0x276f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2772: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2775: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2778: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x277b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x277e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2781: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x02
0x278a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2793: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2796: mov_imm:
	regs[5] = 0xd4c4840d, opcode= 0x03
0x279c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x279f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27a8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x27ae: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x27b4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27bd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x27e1: mov_imm:
	regs[5] = 0x94a4a9c4, opcode= 0x03
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27f0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x27f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2802: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2806: jmp_imm:
	pc += 0x1, opcode= 0x02
0x280b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x280e: mov_imm:
	regs[5] = 0xab3a7025, opcode= 0x03
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x02
0x281a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x281e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2823: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x02
0x282c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2838: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x283e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2841: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2844: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2847: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x284a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x284d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2850: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2859: mov_imm:
	regs[5] = 0xeea04701, opcode= 0x03
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2865: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x02
0x286e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2871: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2874: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x02
0x287d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2880: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2889: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x288c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x288f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2892: mov_imm:
	regs[5] = 0x73c02905, opcode= 0x03
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x02
0x289e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28a1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x28a4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28b0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x28b6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28d4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x28d7: mov_imm:
	regs[5] = 0xf621760d, opcode= 0x03
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28e0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x28e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2904: mov_imm:
	regs[5] = 0x7c685971, opcode= 0x03
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2910: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2919: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x292b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x292e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2931: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2934: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2937: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2940: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2949: mov_imm:
	regs[5] = 0x8a3f725b, opcode= 0x03
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2955: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x02
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2964: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2967: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2973: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x02
0x297c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2988: mov_imm:
	regs[5] = 0x28944bec, opcode= 0x03
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2994: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2997: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29be: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29c7: mov_imm:
	regs[5] = 0xbee5bfcc, opcode= 0x03
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29d6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x29d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29f7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x29fa: mov_imm:
	regs[5] = 0x47c96c4e, opcode= 0x03
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a06: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2a0c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a12: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a28: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a30: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2a33: mov_imm:
	regs[5] = 0x1c70fb32, opcode= 0x03
0x2a39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a42: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a4e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a5d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a63: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a66: mov_imm:
	regs[5] = 0x1945c438, opcode= 0x03
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a7b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a7e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2aa2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2aa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2aa8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ab1: mov_imm:
	regs[5] = 0x7ec4510a, opcode= 0x03
0x2ab7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ac0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ac3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ac6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ad5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ad8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2adb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ade: mov_imm:
	regs[5] = 0x39712a07, opcode= 0x03
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2aea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2aed: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2af0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2afc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b05: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b15: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b1a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b1e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b2c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b2f: mov_imm:
	regs[5] = 0xf3a4cc7, opcode= 0x03
0x2b35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b3e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b41: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b44: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b53: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b60: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b65: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b6e: mov_imm:
	regs[5] = 0xa01f8b83, opcode= 0x03
0x2b74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b7d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b80: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2b86: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2b8c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b8f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b9e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ba1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ba4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ba7: mov_imm:
	regs[5] = 0x3c98a767, opcode= 0x03
0x2bad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bb6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2bb9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bbc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2bc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bcb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bd7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2bda: mov_imm:
	regs[5] = 0xc910c809, opcode= 0x03
0x2be0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2be3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bec: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bf8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2bfe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c01: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c16: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c22: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c25: mov_imm:
	regs[5] = 0x28627bb1, opcode= 0x03
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c3a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c43: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c46: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c4f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c55: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c5e: mov_imm:
	regs[5] = 0x2e99e47e, opcode= 0x03
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c67: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c70: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2c76: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2c7c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c7f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c88: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c8e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c91: mov_imm:
	regs[5] = 0x69b9707c, opcode= 0x03
0x2c97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c9a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c9d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ca0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ca3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2caf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cb5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2cb8: mov_imm:
	regs[5] = 0x303e8b88, opcode= 0x03
0x2cbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cc1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cca: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2cd0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2cd6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2cd9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ce2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ce5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ce8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cf1: mov_imm:
	regs[5] = 0x8be37e6f, opcode= 0x03
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d00: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d03: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d0c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d15: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d21: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d24: mov_imm:
	regs[5] = 0xe8e25dd9, opcode= 0x03
0x2d2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d2e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d33: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d42: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2d48: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d4b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d54: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d5a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d5d: mov_imm:
	regs[5] = 0x802af780, opcode= 0x03
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d72: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d75: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d78: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d7c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d87: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d8d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d90: mov_imm:
	regs[5] = 0x97cd0bde, opcode= 0x03
0x2d96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d99: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d9c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2da2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2da8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2dab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2dae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2dba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dc6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2dc9: mov_imm:
	regs[5] = 0x7d8f1807, opcode= 0x03
0x2dcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dd8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ddb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2dde: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2de7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2dea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ded: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2df0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2df3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dfc: mov_imm:
	regs[5] = 0x111c73fb, opcode= 0x03
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e11: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e14: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2e1a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2e20: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e23: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e32: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e38: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e3b: mov_imm:
	regs[5] = 0x7a5b79bf, opcode= 0x03
0x2e41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e4a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2e4d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e50: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e65: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e6b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e6e: mov_imm:
	regs[5] = 0x73cc92d3, opcode= 0x03
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e83: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e86: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e92: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2e98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e9b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ea4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ea7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2eaa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ead: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2eb0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2eb3: mov_imm:
	regs[5] = 0xf983278f, opcode= 0x03
0x2eb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ebc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ebf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ec2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ecb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ed4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ed7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ee0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ee3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ee6: mov_imm:
	regs[5] = 0xf5964b8d, opcode= 0x03
0x2eec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2eef: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2ef2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ef8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f04: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f07: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f16: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f1c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2f1f: mov_imm:
	regs[5] = 0x2e8be86b, opcode= 0x03
0x2f25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f28: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f2b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f2e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f37: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f3d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f40: mov_imm:
	regs[5] = 0xdcecad42, opcode= 0x03
0x2f46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f4f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f52: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f58: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2f5e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f61: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f6a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f70: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f79: mov_imm:
	regs[5] = 0x3558cb6f, opcode= 0x03
0x2f7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f82: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f85: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f88: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f91: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f9d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2fa0: mov_imm:
	regs[5] = 0xd77d26d3, opcode= 0x03
0x2fa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fa9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fb2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fbe: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2fc4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2fc7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2fcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2fd0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fd6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2fd9: mov_imm:
	regs[5] = 0xdcd9c025, opcode= 0x03
0x2fdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fe2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2fe5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ff1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ff4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ff7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ffa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3003: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3006: mov_imm:
	regs[5] = 0xf87deb55, opcode= 0x03
0x300c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3015: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x02
0x301e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3024: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3030: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3033: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3036: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3039: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3046: jmp_imm:
	pc += 0x1, opcode= 0x02
0x304b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x304e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3051: mov_imm:
	regs[5] = 0x27a43ec6, opcode= 0x03
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x305a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x305d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3066: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3069: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3076: jmp_imm:
	pc += 0x1, opcode= 0x02
0x307b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x307e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3087: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x308a: mov_imm:
	regs[5] = 0xd4585561, opcode= 0x03
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3096: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3099: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x309c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30a8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30b4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30b7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30d8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x30db: mov_imm:
	regs[5] = 0xeb456cc1, opcode= 0x03
0x30e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30e4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x30e8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3102: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x02
0x310b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x310e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3117: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x311a: mov_imm:
	regs[5] = 0xb6f8e2da, opcode= 0x03
0x3120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3123: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3126: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x312d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3132: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3138: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x313b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x313e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3147: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x314a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x314d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3156: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3159: mov_imm:
	regs[5] = 0x46ce8799, opcode= 0x03
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3168: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x316b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x316e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x02
0x317a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3183: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x318f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3192: mov_imm:
	regs[5] = 0xc5fb2427, opcode= 0x03
0x3198: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x319b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x319e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x31a4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x31aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31c2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x31c5: mov_imm:
	regs[5] = 0x5ef3092, opcode= 0x03
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31da: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x31dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x31e0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31f5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31fe: mov_imm:
	regs[5] = 0xc98e213f, opcode= 0x03
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3207: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x320a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3210: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3216: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3219: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3228: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3234: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x02
0x323d: mov_imm:
	regs[5] = 0x850013b6, opcode= 0x03
0x3243: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3246: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3249: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3252: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x02
0x325b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3267: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x326a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x326d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3276: mov_imm:
	regs[5] = 0x775b347, opcode= 0x03
0x327c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x327f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x328e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3291: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32a0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32ac: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x32af: mov_imm:
	regs[5] = 0xcafbc3da, opcode= 0x03
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32be: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x32c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32d9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x32dc: mov_imm:
	regs[5] = 0x73e9f706, opcode= 0x03
0x32e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32e5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x32e8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x32ee: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x330c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x330f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3312: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3315: mov_imm:
	regs[5] = 0x99d6c596, opcode= 0x03
0x331b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x331e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3321: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3324: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x02
0x332d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3330: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3339: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x333c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x333f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3342: mov_imm:
	regs[5] = 0x7cb131f5, opcode= 0x03
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x02
0x334e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3351: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3354: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x335a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3360: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3363: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3366: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3369: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x336c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3375: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x02
0x337e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3381: mov_imm:
	regs[5] = 0x322713d, opcode= 0x03
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x02
0x338d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3396: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3399: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x339c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x339f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33bd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33c6: mov_imm:
	regs[5] = 0xb5e65db1, opcode= 0x03
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x33d8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x33de: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3402: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x02
0x340b: mov_imm:
	regs[5] = 0x635bbca5, opcode= 0x03
0x3411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3414: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3417: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3420: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x02
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x343b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x343e: mov_imm:
	regs[5] = 0x82157336, opcode= 0x03
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3447: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3450: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3456: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x345c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x345f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x346b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x346e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3478: jmp_imm:
	pc += 0x1, opcode= 0x02
0x347d: mov_imm:
	regs[5] = 0xb94dacf2, opcode= 0x03
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x02
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x348f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3492: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x02
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34b3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34bc: mov_imm:
	regs[5] = 0x700c9253, opcode= 0x03
0x34c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34c5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x34c8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34d4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x34da: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34ec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34fe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3501: mov_imm:
	regs[5] = 0x48469c50, opcode= 0x03
0x3507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x350a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x350d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3510: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3525: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3528: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3531: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x02
0x353a: mov_imm:
	regs[5] = 0x6b8fad30, opcode= 0x03
0x3540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3543: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3546: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x354c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3552: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x02
0x355b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3564: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3567: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x356a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3576: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x357f: mov_imm:
	regs[5] = 0xed20642d, opcode= 0x03
0x3585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3588: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3591: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3594: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x02
0x359d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x35be: mov_imm:
	regs[5] = 0x5ac87a67, opcode= 0x03
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35f1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3606: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3609: mov_imm:
	regs[5] = 0x98ecacf9, opcode= 0x03
0x360f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3612: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x02
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x363a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x363f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3648: mov_imm:
	regs[5] = 0x5dadb458, opcode= 0x03
0x364e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3651: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3654: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x365a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3660: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3663: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x366c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x366f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3678: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x367b: mov_imm:
	regs[5] = 0x2426354e, opcode= 0x03
0x3681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3684: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3699: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x369c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x369f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x36a2: mov_imm:
	regs[5] = 0x51150d55, opcode= 0x03
0x36a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36ab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x36ae: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x36b4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x36e1: mov_imm:
	regs[5] = 0x2f39c244, opcode= 0x03
0x36e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36ea: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x36ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x36f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3702: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x02
0x370b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x370e: mov_imm:
	regs[5] = 0xdcd1b36d, opcode= 0x03
0x3714: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3717: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x371a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3720: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x02
0x372c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x372f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3738: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x373b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x373e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3741: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x02
0x374a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x374d: mov_imm:
	regs[5] = 0x7c64804c, opcode= 0x03
0x3753: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3756: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3759: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x375c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x375f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3765: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3768: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x376b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x376e: mov_imm:
	regs[5] = 0x8a4989e8, opcode= 0x03
0x3774: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3777: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x377a: mov_imm:
	regs[30] = 0x705d9e6d, opcode= 0x03
0x3781: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3786: mov_imm:
	regs[31] = 0x6fe109d1, opcode= 0x03
0x378c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x378f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
