
Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	72
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	6	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	7	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	8	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	9	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	10	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	11	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	12	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	13	##ADDR##	procdefn	0	#HEAD#	#TAIL#	116
	14	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	29
	15	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	29
	16	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	29
	17	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	29
	18	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	19	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	20	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	21	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	22	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	23	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	24	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	25	##ADDR##	footprnt	0	#HEAD#	#TAIL#	334
	26	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	27	##ADDR##	procdefn	0	#HEAD#	#TAIL#	116
	28	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	29	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	30	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	31	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	32	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	33	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	34	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	35	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	36	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	37	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	38	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	39	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	28
	40	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	41	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	42	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	43	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	44	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	45	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	46	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	47	##ADDR##	footprnt	0	#HEAD#	#TAIL#	435
	48	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	49	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	50	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	51	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	52	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	53	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	54	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	55	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	56	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	57	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	58	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	59	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	60	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	61	##ADDR##	iprtovrd	0	#HEAD#	#TAIL#	24
	62	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	63	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	64	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	65	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	66	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	67	##ADDR##	iprtovrd	0	#HEAD#	#TAIL#	24
	68	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	69	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	70	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	71	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	72	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	73	##ADDR##	iprtovrd	0	#HEAD#	#TAIL#	24
	74	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	75	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	76	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	77	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	78	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	79	##ADDR##	iprtovrd	0	#HEAD#	#TAIL#	24
	80	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	81	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	82	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	83	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	84	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	85	##ADDR##	iprtovrd	0	#HEAD#	#TAIL#	24
	86	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	87	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	88	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	89	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	90	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	91	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1544
	92	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	93	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	94	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	95	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	96	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	97	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	98	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	99	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	100	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  11 instantiation-collections
  0 sub-namespaces
  2 definitions
  0 typedefs
  Definitions:
    globals = process-definition (defined) globals(
        bool<> Vdd_1
        bool<> GND_1
        bool<> Vdd_2
        bool<> GND_2
      )
      In definition "globals", we have: {
      Instances:
        GND_1 = bool<> globals::GND_1
        GND_2 = bool<> globals::GND_2
        Vdd_1 = bool<> globals::Vdd_1
        Vdd_2 = bool<> globals::Vdd_2
      unroll sequence: 
        ports: (
          bool<> Vdd_1
          bool<> GND_1
          bool<> Vdd_2
          bool<> GND_2
        )
      footprint: {
        GND_1 = bool^0 = globals<>::GND_1 (2) 
        GND_2 = bool^0 = globals<>::GND_2 (4) 
        Vdd_1 = bool^0 = globals<>::Vdd_1 (1) 
        Vdd_2 = bool^0 = globals<>::Vdd_2 (3) 
        Created state:
        bool instance pool: (4 ports, 0 local, 0 mapped)
        1	globals<>::Vdd_1	
        2	globals<>::GND_1	
        3	globals<>::Vdd_2	
        4	globals<>::GND_2	
      }
      }

    inv = process-definition (defined) inv(
        bool<> !GND
        bool<> !Vdd
        bool<> x
        bool<> y
      )
      In definition "inv", we have: {
      Instances:
        !GND = bool<> inv::!GND
        !Vdd = bool<> inv::!Vdd
        x = bool<> inv::x
        y = bool<> inv::y
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> x
          bool<> y
        )
      prs:
        {
        x -> y-
        ~x -> y+
        }
      footprint: {
        !GND = bool^0 = inv<>::!GND (1) 
        !Vdd = bool^0 = inv<>::!Vdd (2) 
        x = bool^0 = inv<>::x (3) 
        y = bool^0 = inv<>::y (4) 
        Created state:
        bool instance pool: (4 ports, 0 local, 0 mapped)
        1	inv<>::!GND	
        2	inv<>::!Vdd	
        3	inv<>::x	
        4	inv<>::y	
        resolved prs:
        x -> y-
        ~x -> y+
        rule supply map: (rules, macros, @nodes : Vdd, GND)
        0..1 none none : 2, 1
      }
      }

  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    a = inv<> a
    b = inv<> b
    c = inv<> c
    d = inv<> d
    d2 = inv<> d2
    e = inv<> e
    f = inv<> f
    g = globals<> g
    h = inv<> h
}

footprint: {
  !GND = bool^0 = !GND (5) 
  !Vdd = bool^0 = !Vdd (6) 
  a = process inv<>^0 = a (2) (
    !GND = bool^0 = !GND (5) 
    !Vdd = bool^0 = !Vdd (6) 
    x = bool^0 = a.x (7) 
    y = bool^0 = a.y (8) 
  )
  b = process inv<>^0 = b (3) (
    !GND = bool^0 = !GND (5) 
    !Vdd = bool^0 = !Vdd (6) 
    x = bool^0 = b.x (9) 
    y = bool^0 = b.y (10) 
  )
  c = process inv<>^0 = c (4) (
    !GND = bool^0 = !GND (5) 
    !Vdd = bool^0 = !Vdd (6) 
    x = bool^0 = c.x (11) 
    y = bool^0 = c.y (12) 
  )
  d = process inv<>^0 = d (5) (
    !GND = bool^0 = g.GND_1 (2) 
    !Vdd = bool^0 = !Vdd (6) 
    x = bool^0 = d.x (13) 
    y = bool^0 = d.y (14) 
  )
  d2 = process inv<>^0 = d2 (6) (
    !GND = bool^0 = g.GND_2 (4) 
    !Vdd = bool^0 = !Vdd (6) 
    x = bool^0 = d2.x (15) 
    y = bool^0 = d2.y (16) 
  )
  e = process inv<>^0 = e (7) (
    !GND = bool^0 = g.GND_1 (2) 
    !Vdd = bool^0 = !Vdd (6) 
    x = bool^0 = e.x (17) 
    y = bool^0 = e.y (18) 
  )
  f = process inv<>^0 = f (8) (
    !GND = bool^0 = !GND (5) 
    !Vdd = bool^0 = g.Vdd_1 (1) 
    x = bool^0 = f.x (19) 
    y = bool^0 = f.y (20) 
  )
  g = process globals<>^0 = g (1) (
    Vdd_1 = bool^0 = g.Vdd_1 (1) 
    GND_1 = bool^0 = g.GND_1 (2) 
    Vdd_2 = bool^0 = g.Vdd_2 (3) 
    GND_2 = bool^0 = g.GND_2 (4) 
  )
  h = process inv<>^0 = h (9) (
    !GND = bool^0 = g.GND_2 (4) 
    !Vdd = bool^0 = g.Vdd_2 (3) 
    x = bool^0 = h.x (21) 
    y = bool^0 = h.y (22) 
  )
  Created state:
  process instance pool: (0 ports, 9 local, 0 mapped)
  1	g	globals<>
    bool: 1,2,3,4
  2	a	inv<>
    bool: 5,6,7,8
  3	b	inv<>
    bool: 5,6,9,10
  4	c	inv<>
    bool: 5,6,11,12
  5	d	inv<>
    bool: 2,6,13,14
  6	d2	inv<>
    bool: 4,6,15,16
  7	e	inv<>
    bool: 2,6,17,18
  8	f	inv<>
    bool: 5,1,19,20
  9	h	inv<>
    bool: 4,3,21,22
  bool instance pool: (0 ports, 22 local, 0 mapped)
  1	g.Vdd_1	
  2	g.GND_1	
  3	g.Vdd_2	
  4	g.GND_2	
  5	!GND	
  6	!Vdd	
  7	a.x	
  8	a.y	
  9	b.x	
  10	b.y	
  11	c.x	
  12	c.y	
  13	d.x	
  14	d.y	
  15	d2.x	
  16	d2.y	
  17	e.x	
  18	e.y	
  19	f.x	
  20	f.y	
  21	h.x	
  22	h.y	
}
