Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sun Jan 24 22:28:03 2021
| Host             : LAPTOP-GH6Q5S8T running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_DIBINA_power_routed.rpt -pb TOP_DIBINA_power_summary_routed.pb -rpx TOP_DIBINA_power_routed.rpx
| Design           : TOP_DIBINA
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.851 |
| Dynamic (W)              | 4.762 |
| Device Static (W)        | 0.089 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 60.7  |
| Junction Temperature (C) | 49.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.993 |      904 |       --- |             --- |
|   LUT as Logic          |     1.877 |      410 |     20800 |            1.97 |
|   Register              |     0.059 |      276 |     41600 |            0.66 |
|   CARRY4                |     0.048 |       38 |      8150 |            0.47 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |     0.003 |        3 |     32600 |           <0.01 |
|   LUT as Shift Register |    <0.001 |       13 |      9600 |            0.14 |
|   Others                |     0.000 |       30 |       --- |             --- |
| Signals                 |     1.666 |      612 |       --- |             --- |
| I/O                     |     1.104 |       36 |       106 |           33.96 |
| Static Power            |     0.089 |          |           |                 |
| Total                   |     4.851 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.747 |       3.723 |      0.024 |
| Vccaux    |       1.800 |     0.052 |       0.038 |      0.014 |
| Vcco33    |       3.300 |     0.295 |       0.294 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| TOP_DIBINA       |     4.762 |
|   covertidor     |     1.466 |
|     bin_dec0     |     0.673 |
|     bin_dec1     |     0.793 |
|   display        |     0.096 |
|     egoera       |    <0.001 |
|     swaper       |     0.095 |
|   linea_serie    |     0.202 |
|     receptor     |     0.094 |
|       baud_comp  |     0.083 |
|       receptor   |     0.011 |
|     transmisor   |     0.108 |
|       baud_comp  |     0.081 |
|       transmisor |     0.027 |
|   me_princ       |     1.735 |
+------------------+-----------+


