{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616105060334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616105060334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 19:04:20 2021 " "Processing started: Thu Mar 18 19:04:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616105060334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616105060334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616105060334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616105060787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 2 2 " "Found 2 design units, including 2 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616105060842 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_memoria " "Found entity 2: test_memoria" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616105060842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616105060842 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "endereco memoria.v(31) " "Verilog HDL Module Declaration error at memoria.v(31): top module port \"endereco\" is not found in the port list" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 31 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1616105060842 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clock memoria.v(31) " "Verilog HDL Module Declaration error at memoria.v(31): top module port \"clock\" is not found in the port list" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 31 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1616105060842 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "instrucao memoria.v(31) " "Verilog HDL Module Declaration error at memoria.v(31): top module port \"instrucao\" is not found in the port list" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 31 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1616105060842 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(34) " "Verilog HDL Procedural Assignment error at memoria.v(34): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060842 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(34) " "Verilog HDL error at memoria.v(34): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 34 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060842 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(35) " "Verilog HDL Procedural Assignment error at memoria.v(35): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(35) " "Verilog HDL error at memoria.v(35): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 35 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(36) " "Verilog HDL Procedural Assignment error at memoria.v(36): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(36) " "Verilog HDL error at memoria.v(36): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 36 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(37) " "Verilog HDL Procedural Assignment error at memoria.v(37): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(37) " "Verilog HDL error at memoria.v(37): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 37 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(38) " "Verilog HDL Procedural Assignment error at memoria.v(38): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(38) " "Verilog HDL error at memoria.v(38): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 38 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(39) " "Verilog HDL Procedural Assignment error at memoria.v(39): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(39) " "Verilog HDL error at memoria.v(39): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(40) " "Verilog HDL Procedural Assignment error at memoria.v(40): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(40) " "Verilog HDL error at memoria.v(40): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 40 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(41) " "Verilog HDL Procedural Assignment error at memoria.v(41): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(41) " "Verilog HDL error at memoria.v(41): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 41 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(42) " "Verilog HDL Procedural Assignment error at memoria.v(42): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(42) " "Verilog HDL error at memoria.v(42): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 42 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(43) " "Verilog HDL Procedural Assignment error at memoria.v(43): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(43) " "Verilog HDL error at memoria.v(43): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 43 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instrucao memoria.v(44) " "Verilog HDL Procedural Assignment error at memoria.v(44): object \"instrucao\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instrucao memoria.v(44) " "Verilog HDL error at memoria.v(44): value cannot be assigned to input \"instrucao\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "endereco memoria.v(48) " "Verilog HDL Procedural Assignment error at memoria.v(48): object \"endereco\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "endereco memoria.v(48) " "Verilog HDL error at memoria.v(48): value cannot be assigned to input \"endereco\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 48 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "endereco memoria.v(49) " "Verilog HDL Procedural Assignment error at memoria.v(49): object \"endereco\" on left-hand side of assignment must have a variable data type" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "endereco memoria.v(49) " "Verilog HDL error at memoria.v(49): value cannot be assigned to input \"endereco\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 49 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616105060847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 29 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 29 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616105060962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 18 19:04:20 2021 " "Processing ended: Thu Mar 18 19:04:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616105060962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616105060962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616105060962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616105060962 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 31 s 1  " "Quartus II Full Compilation was unsuccessful. 31 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616105061613 ""}
