// Seed: 2749586366
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    output tri1 id_11
);
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1,
    output tri   id_2,
    input  tri   id_3
);
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  wire id_5;
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3
    , id_5
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
  wire id_6;
  integer [-1 : -1 'b0] id_7;
  ;
endmodule
