[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of INA333AIDRGR production of TEXAS INSTRUMENTS from the text:50k/c87150k /c87 150k /c87\nA1\nA3VOUTVIN/c45\n6\nREF5RFI□Filtered□Inputs2V+\n7\nV/c4541\n8\n150k /c87 150k /c8750k/c87\nA2\nVIN+ RFI□Filtered□Inputs3\nINA333RG\nG□=□1□+100k /c87\nRGRFI□Filtered□Inputs\nRFI□Filtered□Inputs\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015\nINA333 Micro-Power (50μA),Zerø-Drift,Rail-to-Rail OutInstrumentation Amplifier\n11Features\n1•Low Offset Voltage: 25μV(Maximum), G≥100\n•Low Drift: 0.1μV/°C,G≥100\n•Low Noise: 50nV/√Hz,G≥100\n•High CMRR: 100dB(Minimum), G≥10\n•Low Input Bias Current: 200pA(Maximum)\n•Supply Range: 1.8Vto5.5V\n•Input Voltage: (V–)+0.1 Vto(V+) –0.1V\n•Output Range: (V–)+0.05 Vto(V+) –0.05 V\n•Low Quiescent Current: 50μA\n•Operating Temperature: –40°Cto+125 °C\n•RFIFiltered Inputs\n•8-Pin VSSOP and8-Pin WSON Packages\n2Applications\n•Bridge Amplifiers\n•ECG Amplifiers\n•Pressure Sensors\n•Medical Instrumentation\n•Portable Instrumentation\n•Weigh Scales\n•Thermocouple Amplifiers\n•RTD Sensor Amplifiers\n•Data Acquisition3Description\nThe INA333 device isalow-power, precision\ninstrumentation amplifier offering excellent accuracy.\nThe versatile 3-operational amplifier design, small\nsize, andlowpower make itideal forawide range of\nportable applications.\nAsingle external resistor sets any gain from 1to\n1000. The INA333 isdesigned touse anindustry-\nstandard gain equation: G=1+(100 kΩ/RG).\nThe INA333 device provides very lowoffset voltage\n(25μV,G≥100), excellent offset voltage drift\n(0.1μV/°C,G≥100), and high common-mode\nrejection (100 dBatG≥10). Itoperates with power\nsupplies aslow as1.8V(±0.9V)and quiescent\ncurrent isonly 50μA,making itideal forbattery-\noperated systems. Using autocalibration techniques\ntoensure excellent precision over the extended\nindustrial temperature range, theINA333 device also\noffers exceptionally low noise density (50 nV/√Hz)\nthatextends down toDC.\nThe INA333 device isavailable inboth 8-pin VSSOP\nandWSON surface-mount packages andisspecified\nover theTA=–40°Cto+125 °Ctemperature range.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nINA333VSSOP (8) 3.00 mm×3.00 mm\nWSON (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information ................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 13\n7.1 Overview ................................................................. 13\n7.2 Functional Block Diagram ....................................... 13\n7.3 Feature Description ................................................. 137.4 Device Functional Modes ........................................ 13\n8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14\n8.2 Typical Application ................................................. 14\n9Power Supply Recommendations ...................... 19\n10Layout ................................................................... 20\n10.1 Layout Guidelines ................................................. 20\n10.2 Layout Example .................................................... 20\n11Device andDocumentation Support ................. 21\n11.1 Device Support ...................................................... 21\n11.2 Documentation Support ........................................ 22\n11.3 Trademarks ........................................................... 22\n11.4 Electrostatic Discharge Caution ............................ 22\n11.5 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(October 2008) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nRG\nVIN-\nVIN+\nV-RG\nV+\nVOUT\nREF1\n2\n3\n48\n7\n6\n5Exposed\nThermal\nDie Pad\non\nUnderside\nVIN-\nVIN+\nV-RG\nV+\nVOUT1\n2\n3\n48\n7\n6\n5RG\nREF\n3INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated5PinConfiguration andFunctions\nDGK Package\n8-Pin VSSOP\nTopViewDRG Package\n8-Pin WSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nREF 5 I Reference input. This pinmust bedriven bylowimpedance orconnected toground.\nRG 1,8 — Gain setting pins. Forgains greater than 1,place again resistor between pins 1and8.\nV+7 — Positive supply\nV–4 — Negative supply\nVIN+ 3 I Positive input\nVIN– 2 I Negative input\nVOUT 6 O Output\n4INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Input pins arediode-clamped tothepower-supply rails. Input signals thatcanswing more than 0.3Vbeyond thesupply rails should be\ncurrent limited to10mAorless.\n(3) Short-circuit toground.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage 7 V\nAnalog input voltage(2)(V–)–0.3 (V+) +0.3 V\nOutput short-circuit(3)Continuous\nOperating temperature, TA –40 150 °C\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\nMachine model (MM) ±200\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVS Supply voltage 1.8 5.5 V\nSpecified temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)INA333\nUNIT DGK (VSSOP) DRG (WSON)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 169.5 60 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 62.7 60 °C/W\nRθJB Junction-to-board thermal resistance 90.3 50 °C/W\nψJT Junction-to-top characterization parameter 7.6 — °C/W\nψJB Junction-to-board characterization parameter 88.7 — °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — 6 °C/W\n5INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated(1) Total VOS,referred-to-input =(VOSI)+(VOSO/G)\n(2) RTI=Referred-to-input\n(3) 300-hour lifetestat150°Cdemonstrated randomly distributed variation ofapproximately 1μV\n(4) Does notinclude effects ofexternal resistor RG6.5 Electrical Characteristics\nforVS=1.8Vto5.5VatTA=25°C,RL=10kΩ,VREF=VS/2,andG=1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT(1)\nVOSI Offset voltage, RTI(2)±10±25/G ±25±75/G μV\nPSRvstemperature TA=–40°Cto+125 °C ±0.1±0.5/GμV/°C\nvspower supply 1.8V≤VS≤5.5V ±1±5/G ±5±15/G μV/V\nLong-term stability See(3)\nTurnon time tospecified VOSI TA=–40°Cto+125 °C See Typical Characteristics\nImpedance\nZIN Differential 100||3 GΩ||pF\nZIN Common-mode 100||3 GΩ||pF\nVCM Common-mode voltage range VO=0V (V–)+0.1 (V+) –0.1 V\nCMRCommon-mode rejection DCto60Hz\nG=1VCM=(V–)+0.1V\nto(V+) –0.1V80 90 dB\nG=10VCM=(V–)+0.1V\nto(V+) –0.1V100 110 dB\nG=100VCM=(V–)+0.1V\nto(V+) –0.1V100 115 dB\nG=1000VCM=(V–)+0.1V\nto(V+) –0.1V100 115 dB\nINPUT BIAS CURRENT\nIBInput bias current ±70 ±200 pA\nvstemperature TA=–40°Cto+125 °C See Figure 26 pA/°C\nIOSInput offset current ±50 ±200 pA\nvstemperature TA=–40°Cto+125 °C See Figure 28 pA/°C\nINPUT VOLTAGE NOISE\neNI Input voltage noiseG=100, RS=0Ω,f=10Hz 50 nV/√Hz\nG=100, RS=0Ω,f=100Hz 50 nV/√Hz\nG=100, RS=0Ω,f=1kHz 50 nV/√Hz\nG=100, RS=0Ω,f=0.1Hzto10Hz 1 μVPP\niN Input current noisef=10Hz 100 fA/√Hz\nf=0.1Hzto10Hz 2 pAPP\nGAIN\nG Gain equation 1+(100 kΩ/RG) V/V\nRange ofgain 1 1000 V/V\nGain errorVS=5.5V,(V–)+100mV\n≤VO≤(V+) –100mV\nG=1 ±0.01% ±0.1%\nG=10 ±0.05% ±0.25%\nG=100 ±0.07% ±0.25%\nG=1000 ±0.25% ±0.5%\nGain vstemperature, G=1 TA=–40°Cto+125 °C ±1 ±5 ppm/ °C\nGain vstemperature, G>1(4)TA=–40°Cto+125 °C ±15 ±50 ppm/ °C\nGain nonlinearityVS=5.5V,(V–)+100mV\n≤VO≤(V+) –100mV\nGain nonlinearity, G=1to1000 RL=10kΩ 10 ppm\nOUTPUT\nOutput voltage swing from rail VS=5.5V,RL=10kΩ See Figure 29 50 mV\nCapacitive load drive 500 pF\nISC Short-circuit current Continuous tocommon –40,+5 mA\n6INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedElectrical Characteristics (continued)\nforVS=1.8Vto5.5VatTA=25°C,RL=10kΩ,VREF=VS/2,andG=1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nFREQUENCY RESPONSE\nBandwidth, –3dBG=1 150 kHz\nG=10 35 kHz\nG=100 3.5 kHz\nG=1000 350 Hz\nSR Slew rateVS=5V,VO=4-Vstep, G=1 0.16 V/μs\nVS=5V,VO=4-Vstep, G=100 0.05 V/μs\ntS Settling time to0.01%VSTEP =4V,G=1 50 μs\nVSTEP =4V,G=100 400 μs\ntS Settling time to0.001%VSTEP =4V,G=1 60 μs\nVSTEP =4V,G=100 500 μs\nOverload recovery 50% overdrive 75 μs\nREFERENCE INPUT\nRIN 300 kΩ\nVoltage range V– V+ V\nPOWER SUPPLY\nVoltage rangeSingle voltage range +1.8 +5.5 V\nDual voltage range ±0.9 ±2.75 V\nIQQuiescent current VIN=VS/2 50 75 μA\nvstemperature TA=–40°Cto+125 °C 80 μA\nTEMPERATURE RANGE\nSpecified temperature range –40 125 °C\nOperating temperature range –40 150 °C\n0\n5\n10\n15\n20\n25/c45\n/c45\n/c45\n/c45\n/c45\n0 0.5 1.0 1.5\nV (V)CMV ( V)/c109\nOS\n5.0 2.0V =□5VS\n3.0 4.0 2.5 3.5 4.5V =□1.8VS\nTime□(1s/div)Gain□=□1\nNoise□(1 V/div)/c109\n/c4575.0\nOutput□Offset□Voltage□( V) /c109PopulationV =□5.5VS\n/c457.50\n7.515.0\n22.530.037.5\n45.0\n52.5\n60.0\n67.5/c4515.0/c4522.5/c4530.0/c4537.5/c4545.0/c4552.5/c4560.0/c4567.5 75.0\n/c450.50\nOutput□Voltage□Offset□Drift□( V/ C) /c109 /c176Population\n0.50V =□5.5VS\n/c450.050\n0.05\n0.10\n0.15\n0.20\n0.25\n0.30\n0.35\n0.40\n0.45/c450.10/c450.15/c450.20/c455 0.2\n/c450.30/c450.35/c450.40/c450.45\n/c4525.0\nInput□Offset□Voltage□( V) /c109PopulationV =□5.5VS\n/c452.50\n2.5\n5.0\n7.510.012.5\n15.0\n17.5\n20.0\n22.5 /c455.0/c457.5\n/c4510.0/c4512.5/c4515.0/c4517.5/c4520.0/c4522.525.0\n/c450.10\nInput□Voltage□Offset□Drift□( V/ C) /c109 /c176Population\n0.10V =□5.5VS\n/c450.010\n0.01\n0.02\n0.03\n0.04\n0.05\n0.06\n0.07\n0.08\n0.09/c452 0.0\n/c453 0.0\n/c454 0.0\n/c455 0.0\n/c456 0.0\n/c457 0.0\n/c458 0.0\n/c459 0.0\n7INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated6.6 Typical Characteristics\natTA=25°C,VS=5V,RL=10kΩ,VREF=midsupply, andG=1(unless otherwise noted)\nFigure 1.Input Offset Voltage Figure 2.Input Voltage Offset Drift (–40°Cto125°C)\nFigure 3.Output Offset Voltage Figure 4.Output Voltage Offset Drift (–40°Cto125°C)\nFigure 5.Offset Voltage vsCommon-Mode Voltage Figure 6.0.1-Hz to10-Hz Noise\nTime□(100 s/div) /c109Gain□=□100\nOutput□Voltage□(1V/div)\nTime□(10 s/div) /c109Gain□=□1\nOutput□Voltage□(50mV/div)\n0.012\n0.008\n0.004\n0\n0.004\n0.008\n0.012/c45\n/c45\n/c45\n0 1.0\nV (V)OUTDC□Output□Nonlinearity□Error□(%FSR)\n5.5 2.0 3.0 4.0 0.5 1.5 2.5 3.5 4.5 5.0G□=□1000\nG□=□100\nG□=□10\nG□=□1V = 2.75V /c177S\nTime□(25 s/div) /c109Gain□=□1\nOutput□Voltage□(1V/div)\n1000\n100\n10\n1\n0.1 1 10 100 1k\nFrequency□(Hz)Voltage□Noise□Density□(nV/ )/c214Hz\n10kCurrent□NoiseOutput□Noise\nInput□Noise\nTotal□Input-Referred□Noise□= (Input□Noise) +2(Output□Noise)\nG21000\n100\n10\n1Current□Noise□Density□(f )\nA/\n/c214Hz\nTime□(1s/div)Gain□=□100\nNoise□(0.5 V/div)/c109\n8INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=5V,RL=10kΩ,VREF=midsupply, andG=1(unless otherwise noted)\nFigure 7.0.1-Hz to10-Hz Noise Figure 8.Spectral Noise Density\nFigure 9.Nonlinearity Error Figure 10.Large Signal Response\nFigure 11.Large-Signal Step Response Figure 12.Small-Signal Step Response\n/c45100\nCMRR□( V/V) /c109Population\n100V =□5.5VS\n/c4510010\n20\n30\n40\n50\n60\n70\n80\n90/c4520/c4530/c4540/c4550/c4560/c4570/c4580/c4590\n10\n8\n6\n4\n2\n0\n2\n4\n6\n8\n10/c45\n/c45\n/c45\n/c45\n/c45\n/c4550 /c4525 0 25 50 75 100\nT emperature□( C) /c176CMRR□( V/V)/c109\nG□=□100,\nG□=□1000\n150V = 2.75VS/c177\nV = 0.9V /c177S\n125G□=□1\nG□=□10\n80\n60\n40\n20\n0\n20\n40\n60/c45\n/c45\n/c45\n10 100 1k 10k\nFrequency□(Hz)Gain□(dB)\n1MG□=□1G□=□1000\nG□=□100\nG□=□10\n100k\nTime□(50 s/div) /c109Gain□=□1\nSupply□(1V/div)Supply\nVOUTV (50 V/div)\n/c109OUT\n10000\n1000\n100\n10\n1 10 100\nGain□(V/V)Time□( s)/c109\n10000.01%0.001%\n0.1%\nTime□(100 s/div) /c109Gain□=□100\nOutput□Voltage□(50mV/div)\n9INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=5V,RL=10kΩ,VREF=midsupply, andG=1(unless otherwise noted)\nFigure 13.Small-Signal Step Response Figure 14.Settling Time vsGain\nFigure 15.Start-Up Settling Time Figure 16.Gain vsFrequency\nFigure 17.Common-Mode Rejection Ratio Figure 18.Common-Mode Rejection Ratio vsTemperature\n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0\nOutput□Voltage□(V)Common-Mode□Voltage□(V)\n0 0.2 0.4 0.5 0.8 1.0 1.8 1.2 1.4 1.6All□GainsV =□+1.8VS\nV =□0REF\n160\n140\n120\n100\n80\n60\n40\n20\n0\n10 100 1k 10k 100k\nFrequency□(Hz)+PSRR□(dB)\n1M 1G□=□100G□=□1000\nG□=□10\nG□=□1\n5\n4\n3\n2\n1\n0\n0 1 2 3 4\nOutput□Voltage□(V)Common-Mode□Voltage□(V)\n5V =□+5VS\nV =□0REF\nAll□Gains\n0.9\n0.7\n0.5\n0.3\n0.1\n0.1\n0.3\n0.5\n0.7\n0.9/c45\n/c45\n/c45\n/c45\n/c45\n/c450.9 /c450.7 /c450.5 /c450.3 /c450.1 0.1\nOutput□Voltage□(V)Common-Mode□Voltage□(V)\n0.9V = 0.9VS/c177\nV =□0REF\n0.3 0.5 0.7All□Gains\n160\n140\n120\n100\n80\n60\n40\n20\n0\n10 100 1k 10k\nFrequency□(Hz)CMRR□(dB)\n100kG□=□1G□=□1000\nG□=□100\nG□=□10\n2.5\n/c452.5 /c452.0 /c451.0 0 1.0 2.0\nOutput□Voltage□(V)Common-Mode□Voltage□(V)\n2.52.0\n1.0\n0\n/c451.0\n/c452.0\n2.5V = 2.5V\nV =□0/c177S\nREF\nAll□Gains\n10INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=5V,RL=10kΩ,VREF=midsupply, andG=1(unless otherwise noted)\nFigure 19.Common-Mode Rejection Ratio vsFrequency Figure 20.Typical Common-Mode Range vsOutput Voltage\nFigure 21.Typical Common-Mode Range vsOutput Voltage Figure 22.Typical Common-Mode Range vsOutput Voltage\nFigure 23.Typical Common-Mode Range vsOutput Voltage Figure 24.Positive Power-Supply Rejection Ratio\n(V+)\n(V+) 0.25 /c45\n(V+) 0.50 /c45\n(V+) 0.75 /c45\n(V+) 1.00 /c45\n(V+) 1.25 /c45\n(V )□+□1.75/c45\n(V )□+□0.75/c45(V )□+□1.00/c45\n(V )□+□0.50/c45\n(V )□+□0.25/c45\n(V )/c45\n0 10 30 40 50 60\nI (mA)OUTV (V)OUT(V+) 1.75 /c45(V+) 1.50 /c45\n(V )□+□1.50/c45\n(V )□+□1.25/c45\n20+125 C /c176\n+25 C/c176\n/c45 /c17640 CVS= 2.75V/c177\nVS= 0.9V/c177\n80\n70\n60\n50\n40\n30\n20\n10\n0\n/c4550 /c4525 0 25 50 75 100\nT emperature□( C) /c176I ( A)/c109\nQ\n150 125V =□5VS\nV =□1.8VS\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0\n0 0.5 1.0 1.5\nV (V)CM|□I (pA)B|\n5.0 2.0V =□5VS\n3.0 4.0 2.5 3.5 4.5V =□1.8VS\n250\n200\n150\n100\n50\n0\n50\n100/c45\n/c45\n/c4550 /c4525 0 25 50 75 100\nT emperature□( C) /c176I (pA)OS\n150 125V = 0.9V /c177SV = 2.75V /c177S\n160\n140\n120\n100\n80\n60\n40\n20\n0\n20/c45\n0.1 1 10 100 1k 10k 100k\nFrequency□(Hz)/c45PSRR□(dB)\n1MG□=□1000V =□5VS\nG□=□100\nG□=□1G□=□10\n1200\n1000\n800\n600\n400\n200\n0\n200/c45\n/c4550 /c4525 0 25 50 75 100\nT emperature□( C) /c176I (pA)B\n150+IB\n/c45IB\n125V = 0.9V /c177S V = 2.75V /c177S\n11INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=5V,RL=10kΩ,VREF=midsupply, andG=1(unless otherwise noted)\nFigure 25.Negative Power-Supply Rejection Ratio Figure 26.Input Bias Current vsTemperature\nFigure 27.Input Bias Current vsCommon-Mode Voltage Figure 28.Input Offset Current vsTemperature\nFigure 29.Output Voltage Swing vsOutput Current Figure 30.Quiescent Current vsTemperature\n80\n70\n60\n50\n40\n30\n20\n10\n0\n0 1.0\nV (V)CMI ( A)/c109\nQ\n5.0 2.0V =□5VS\n3.0 4.0V =□1.8VS\n12INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=5V,RL=10kΩ,VREF=midsupply, andG=1(unless otherwise noted)\nFigure 31.Quiescent Current vsCommon-Mode Voltage\n50k/c87150k /c87 150k /c87\nA1\nA3VOUTVIN/c45\n6\nREF5RFI□Filtered□Inputs2V+\n7\nV/c4541\n8\n150k /c87 150k /c8750k/c87\nA2\nVIN+ RFI□Filtered□Inputs3\nINA333RG\nG□=□1□+100k /c87\nRGRFI□Filtered□Inputs\nRFI□Filtered□Inputs\n13INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe INA333 isamonolithic instrumentation amplifier (INA) based ontheprecision zero-drift OPA333 (operational\namplifier) core. The INA333 also integrates laser-trimmed resistors toensure excellent common-mode rejection\nandlowgain error. The combination ofthezero-drift amplifier core andtheprecision resistors allows thisdevice\ntoachieve outstanding DCprecision andmakes theINA333 ideal formany 3.3-V and5-Vindustrial applications.\n7.2 Functional Block Diagram\n7.3 Feature Description\nThe INA333 isalow-power, zero-drift instrumentation amplifier offering excellent accuracy. The versatile three-\noperational-amplifier design and small size make theamplifiers ideal forawide range ofapplications. Zero-drift\nchopper circuitry provides excellent DCspecifications. Asingle external resistor sets anygain from 1to10,000.\nThe INA333 islaser trimmed forvery high common-mode rejection (100 dBatG≥100). This devices operate\nwith power supplies aslowas1.8V,andquiescent current of50µA,typically.\n7.4 Device Functional Modes\n7.4.1 Internal Offset Correction\nINA333 internal operational amplifiers use anauto-calibration technique with atime-continuous 350-kHz\noperational amplifier inthesignal path. The amplifier iszero-corrected every 8µsusing aproprietary technique.\nUpon power up,theamplifier requires approximately 100µstoachieve specified VOS accuracy. This design has\nnoaliasing orflicker noise.\n7.4.2 Input Common-Mode Range\nThe linear input voltage range oftheinput circuitry oftheINA333 isfrom approximately 0.1Vbelow thepositive\nsupply voltage to0.1Vabove thenegative supply. Asadifferential input voltage causes theoutput voltage to\nincrease, however, thelinear input range islimited bytheoutput voltage swing ofamplifiers A1andA2.Thus, the\nlinear common-mode input range isrelated totheoutput voltage ofthecomplete amplifier. This behavior also\ndepends onsupply voltage —seeFigure 20.\nInput overload conditions canproduce anoutput voltage thatappears normal. Forexample, ifaninput overload\ncondition drives both input amplifiers totherespective positive output swing limit, thedifference voltage\nmeasured bytheoutput amplifier isnear zero. The output oftheINA333 isnear 0Veven though both inputs are\noverloaded.\nA1\nA2A36\n150k /c87 150k /c87150k /c87 150k /c877\n43812VIN/c45\nVIN+RGV+\nV/c45INA333G□=□1□+100k /c87\nRG\n5RFI□Filter\n50k/c87\n50k/c87\nRFI□FilterLoadV =□G (V /c180 V/c45 )O IN+ IN /c450.1 F/c109\n0.1 F/c109+\n/c45VO\nRGAlso□drawn□in□simplified□form:\nINA333\nRefVOVIN/c45\nVIN+RefRFI□FilterRFI□Filter\n14INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe INA333 measures small differential voltage with high common-mode voltage developed between the\nnoninverting and inverting input. The high input impedance makes theINA333 suitable forawide range of\napplications. The ability tosetthereference pintoadjust thefunctionality oftheoutput signal offers additional\nflexibility thatispractical formultiple configurations.\n8.2 Typical Application\nFigure 32shows thebasic connections required foroperation oftheINA333 device. Good layout practice\nmandates theuseofbypass capacitors placed close tothedevice pins asshown.\nThe output oftheINA333 device isreferred totheoutput reference (REF) pin,which isnormally grounded. This\nconnection must below-impedance toassure good common-mode rejection. Although 15Ωorless ofstray\nresistance can betolerated while maintaining specified CMRR, small stray resistances oftens ofΩsinseries\nwith theREF pincancause noticeable degradation inCMRR.\nFigure 32.Basic Connections\n15INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nThe device canbeconfigured tomonitor theinput differential voltage when thegain oftheinput signal issetby\ntheexternal resistor RG. The output signal references totheRefpin.The most common application iswhere the\noutput isreferenced toground when noinput signal ispresent byconnecting theRefpintoground. When the\ninput signal increases, theoutput voltage attheOUT pinincreases, too.\n8.2.2 Detailed Design Procedure\n8.2.2.1 Setting theGain\nGain oftheINA333 device issetbyasingle external resistor, RG,connected between pins 1and8.The value of\nRGisselected according toEquation 1:\nG=1+(100 kΩ/RG) (1)\nTable 1listsseveral commonly-used gains andresistor values. The100kΩinEquation 1comes from thesum of\nthetwointernal feedback resistors ofA1andA2.These on-chip resistors arelaser trimmed toaccurate absolute\nvalues. The accuracy and temperature coefficient ofthese resistors areincluded inthegain accuracy and drift\nspecifications oftheINA333 device.\nThe stability andtemperature driftoftheexternal gain setting resistor, RG,also affects gain. The contribution of\nRGtogain accuracy anddriftcanbedirectly inferred from thegain Equation 1.Low resistor values required for\nhigh gain canmake wiring resistance important. Sockets add tothewiring resistance and contribute additional\ngain error (possibly anunstable gain error) ingains ofapproximately 100 orgreater. Toensure stability, avoid\nparasitic capacitance ofmore than afewpicofarads attheRGconnections. Careful matching ofanyparasitics on\nboth RGpins maintains optimal CMRR over frequency.\n(1) NCdenotes noconnection. When using theSPICE model, thesimulation willnotconverge unless a\nresistor isconnected totheRGpins; useavery large resistor value.Table 1.Commonly-Used Gains andResistor Values\nDESIRED GAIN RG(Ω) NEAREST 1%RG(Ω)\n1 NC(1)NC\n2 100k 100k\n5 25k 24.9k\n10 11.1k 11k\n20 5.26k 5.23k\n50 2.04k 2.05\n100 1.01k 1k\n200 502.5 499\n500 200.4 200\n1000 100.1 100\n8.2.2.2 Internal Offset Correction\nThe INA333 device internal operational amplifiers useanauto-calibration technique with atime-continuous 350-\nkHz operational amplifier inthesignal path. The amplifier iszero-corrected every 8μsusing aproprietary\ntechnique. Upon power-up, theamplifier requires approximately 100μstoachieve specified VOSaccuracy. This\ndesign hasnoaliasing orflicker noise.\n8.2.2.3 Offset Trimming\nMost applications require noexternal offset adjustment; however, ifnecessary, adjustments can bemade by\napplying avoltage totheREF pin.Figure 33shows anoptional circuit fortrimming theoutput offset voltage. The\nvoltage applied toREF pinissummed attheoutput. The operational amplifier buffer provides lowimpedance at\ntheREF pintopreserve good common-mode rejection.\n10k/c87OPA333\n±10mV\nAdjustment□Range100/c87\n100/c87100 A/c109\n1/2□REF200\n100 A/c109\n1/2□REF200V+\nV/c45RG INA333\nRefVOVIN/c45\nVIN+\n16INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedFigure 33.Optional Trimming ofOutput Offset Voltage\n8.2.2.4 Noise Performance\nThe auto-calibration technique used bytheINA333 device results inreduced lowfrequency noise, typically only\n50nV/√Hz,(G=100). The spectral noise density canbeseen indetail inFigure 8.Low frequency noise ofthe\nINA333 device isapproximately 1μVPPmeasured from 0.1Hzto10Hz,(G=100).\n8.2.2.5 Input Bias Current Return Path\nThe input impedance oftheINA333 device isextremely high—approximately 100GΩ.However, apath must be\nprovided fortheinput bias current ofboth inputs. This input bias current istypically ±70pA. High input\nimpedance means thatthisinput bias current changes very little with varying input voltage.\nInput circuitry must provide apath forthis input bias current forproper operation. Figure 34shows various\nprovisions foraninput bias current path. Without abias current path, theinputs float toapotential thatexceeds\nthecommon-mode range oftheINA333 device, and theinput amplifiers willsaturate. Ifthedifferential source\nresistance islow, thebias current return path canbeconnected tooneinput (see thethermocouple example in\nFigure 34).With higher source impedance, using twoequal resistors provides abalanced input with possible\nadvantages oflower input offset voltage asaresult ofbias current and better high-frequency common-mode\nrejection.\nINA333\n47k/c87 47k/c87\nINA333\n10k/c87Microphone,\nHydrophone,\netc.\nThermocouple\nINA333\nCenter□tap□provides\nbias□current□return.\n17INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedFigure 34.Providing anInput Common-Mode Current Path\n8.2.2.6 Input Common-Mode Range\nThe linear input voltage range oftheinput circuitry oftheINA333 device isfrom approximately 0.1Vbelow the\npositive supply voltage to0.1Vabove thenegative supply. Asadifferential input voltage causes theoutput\nvoltage toincrease, however, thelinear input range islimited bytheoutput voltage swing ofamplifiers A1andA2.\nThus, thelinear common-mode input range isrelated totheoutput voltage ofthecomplete amplifier. This\nbehavior also depends onsupply voltage —seeFigure 20toFigure 23intheTypical Characteristics section.\nInput overload conditions canproduce anoutput voltage thatappears normal. Forexample, ifaninput overload\ncondition drives both input amplifiers totherespective positive output swing limit, thedifference voltage\nmeasured bytheoutput amplifier isnear zero. The output oftheINA333 isnear 0Veven though both inputs are\noverloaded.\n8.2.2.7 Operating Voltage\nThe INA333 operates over apower-supply range of1.8Vto5.5V(±0.9Vto±2.75 V).Supply voltages higher\nthan 7V(absolute maximum) canpermanently damage thedevice. Parameters thatvary over supply voltage or\ntemperature areshown intheTypical Characteristics section ofthisdata sheet.\n8.2.2.8 Low Voltage Operation\nThe INA333 device can beoperated onpower supplies aslowas±0.9V.Most parameters vary only slightly\nthroughout this supply voltage range —see theTypical Characteristics section. Operation atvery lowsupply\nvoltage requires careful attention toassure thattheinput voltages remain within thelinear range. Voltage swing\nrequirements ofinternal nodes limit theinput common-mode range with lowpower-supply voltage. Figure 20to\nFigure 23show therange oflinear operation forvarious supply voltages andgains.\n8.2.2.9 Single-Supply Operation\nThe INA333 device canbeused onsingle power supplies of1.8Vto5.5V.Figure 35shows abasic single-\nsupply circuit. The output REF pinisconnected tomid-supply. Zero differential input voltage demands anoutput\nvoltage ofmid-supply. Actual output voltage swing islimited toapproximately 50mVmore than ground, when the\nload isreferred toground asshown. Figure 29shows how theoutput voltage swing varies with output current.\n300/c87+3V\n150/c87\nR(1)\n12V V/c45 /c68\n2V□+ V /c683V\nRG INA333 VO\nRef\n1.5V\n18INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedWith single-supply operation, VIN+and VIN–must both be0.1Vmore than ground forlinear operation. For\ninstance, theinverting input cannot beconnected toground tomeasure avoltage connected tothenoninverting\ninput.\nToshow theissues affecting lowvoltage operation, consider thecircuit inFigure 35.Itshows theINA333 device\noperating from asingle 3-Vsupply. Aresistor inseries with thelowside ofthebridge assures that thebridge\noutput voltage iswithin thecommon-mode range oftheamplifier inputs.\n(1) R1creates proper common-mode voltage, only forlow-voltage operation —seeSingle-Supply Operation .\nFigure 35.Single-Supply Bridge Amplifier\n8.2.2.10 Input Protection\nThe input pins oftheINA333 device areprotected with internal diodes connected tothepower-supply rails.\nThese diodes clamp theapplied signal toprevent itfrom damaging theinput circuitry. Iftheinput signal voltage\ncanexceed thepower supplies bymore than 0.3V,theinput signal current should belimited toless than 10mA\ntoprotect theinternal clamp diodes. This current limiting cangenerally bedone with aseries input resistor. Some\nsignal sources areinherently current-limited anddonotrequire limiting resistors.\nTime□(10 s/div) /c109Gain□=□1\nOutput□Voltage□(50mV/div)\nTime□(100 s/div) /c109Gain□=□100\nOutput□Voltage□(50mV/div)\nTime□(25 s/div) /c109Gain□=□1\nOutput□Voltage□(1V/div)\nTime□(100 s/div) /c109Gain□=□100\nOutput□Voltage□(1V/div)\n19INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 36.Large Signal Response Figure 37.Large-Signal Step Response\nFigure 38.Small-Signal Step Response Figure 39.Small-Signal Step Response\n9Power Supply Recommendations\nThe minimum power supply voltage forINA333 is1.8Vand themaximum power supply voltage is5.5V.For\noptimum performance, 3.3Vto5Visrecommended. TIrecommends adding abypass capacitor attheinput to\ncompensate forthelayout andpower supply source impedance.\nRG\nV+\nVO\nRefRG\nV-IN\nV+IN\nV-VIN-\nVIN+\nV- GNDBypass\nCapacitorGain Resistor\nBypass\nCapacitor\nGNDV+\nVOUT\n20INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nAttention togood layout practices isalways recommended. Keep traces short and, when possible, useaprinted-\ncircuit-board (PCB) ground plane with surface-mount components placed asclose tothedevice pins aspossible.\nPlace a0.1-μFbypass capacitor closely across thesupply pins. These guidelines should beapplied throughout\nthe analog circuit toimprove performance and provide benefits such asreducing the electromagnetic-\ninterference (EMI) susceptibility.\nInstrumentation amplifiers vary inthesusceptibility toradio-frequency interference (RFI). RFI can generally be\nidentified asavariation inoffset voltage orDCsignal levels with changes intheinterfering RFsignal. The\nINA333 device has been specifically designed tominimize susceptibility toRFI byincorporating passive RC\nfilters with an8-MHz corner frequency attheVIN+andVIN–inputs. Asaresult, theINA333 device demonstrates\nremarkably lowsensitivity compared toprevious generation devices. Strong RFfields may continue tocause\nvarying offset levels, however, andmay require additional shielding.\n10.2 Layout Example\nFigure 40.INA333 Layout\nVCC\nVCCVref+ Vref+\nVref+Rset 2.5MVoA2VoA1\n-\n++3\n1\n542\nU5 OPA369\n-\n++3\n1\n542\nU6 OPA3691/2□of□matched\nmonolithic□dual\nNPN□transistors\n(example:□MMDT3904)\nInput I 10n\nuC Vref/2 2.5V+\nVM1\nVCCVCC\nVref+Vref+\nV1 5uC Vref/2 2.5VdiffVout\n+-\n+\nU1 OPA335R3 14kR8 10k\nC1 1n+RG\nRGV+V/c45\nRef_\nOut2\n1\n8\n36\n754 U1 INA333\nVCC1/2□of□matched\nmonolithic□dual\nNPN□transistors\n(example:□MMDT3904)\nNOTE: T emperature□compensation\nof□logging□transistors□is□not□shown.Optional□buffer□for□driving\nSAR□converters□with\nsampling□systems□of 33kHz. /c179RELATED□PRODUCTS\nFor□monolithic□logarithmic□amplifiers□(such□as□LOG112□or□LOG114)□see□the□link□in□footnote□1.\n21INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 TINA-TI (Free Download Software)\nUsing TINA-TI SPICE-Based Analog Simulation Program with theINA333\nTINA isasimple, powerful, and easy-to-use circuit simulation program based onaSPICE engine. TINA-TI isa\nfree, fully functional version oftheTINA software, preloaded with alibrary ofmacromodels inaddition toarange\nofboth passive andactive models. Itprovides alltheconventional DC, transient, andfrequency domain analysis\nofSPICE aswellasadditional design capabilities.\nAvailable asafree download from theAnalog eLab Design Center ,TINA-TI offers extensive post-processing\ncapability thatallows users toformat results inavariety ofways.\nVirtual instruments offer users theability toselect input waveforms and probe circuit nodes, voltages, and\nwaveforms, creating adynamic quick-start tool.\nFigure 41and Figure 42show example TINA-TI circuits fortheINA333 device that can beused todevelop,\nmodify, andassess thecircuit design forspecific applications. Links todownload these simulation files aregiven\nbelow.\nNOTE\nThese files require thateither theTINA software (from DesignSoft) orTINA-TI software be\ninstalled. Download thefreeTINA-TI software from theTINA-TI folder.\n(1)Thefollowing linklaunches theTIlogarithmic amplifiers web page: Logarithmic Amplifier Products Home Page\nFigure 41.Low-Power LogFunction Circuit forPortable Battery-Powered Systems\n(Example Glucose Meter)\n3V3V\nVREF\n3VVREF3V\n3V\n3V\nVREF\nV4□3\nR\n2.5kSET1\n/c87A+\nIREF1\n+\n/c45+U3\nOPA333\nR\n2.5kSET2\n/c87A+\nIREF2R\n2k1\n/c87\nR\n100ZERO\n/c87RWb\n3/c87\nRWc\n4/c87\nRWd\n3/c87RWa\n3/c87\n+/c45\n+U2\nOPA333\nC\n470nF7OUTF\nGNDFOUTS\nGNDSInENU1□REF3212\n+\n/c45+\nOPA3331□OPA333V+\nVRTDVT□25VT+\nVT/c45\nMon+ Mon /c45RTD+\nRTD /c45EMU21□RTD3\nR\n100kGAIN\n/c87VDIFF\nT3□BF256A\nT1□BF256AUse□BF861A\nUse□BF861A\nGSRTD□Resistance\n(Volts□=□Ohms)T emp□( C)\n(Volts□= C)/c176\n/c176Pt100□RTD\nPGA112 MSP430\nVREF++RG\nV+V/c45\nRef/c952\n1\n8\n36\n754 U1 INA333\n3VRGOut\n22INA333\nSBOS445C –JULY 2008 –REVISED DECEMBER 2015 www.ti.com\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments IncorporatedDevice Support (continued)\nTodownload acompressed filethat contains theTINA-TI simulation fileforthiscircuit, click thefollowing link:\nLogCircuit .\nRWa, RWb, RWc, andRWd simulate wire resistance. These resistors areincluded toshow thefour-wire sense technique immunity toline\nmismatches. This method assumes theuseofafour-wire RTD.\nFigure 42.Four-Wire, 3-VConditioner foraPT100 RTD With Programmable Gain Acquisition System\nTodownload acompressed filethat contains theTINA-TI simulation fileforthiscircuit, click thefollowing link:\nPT100 RTD .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Precision, Low-Noise, Rail-to-Rail Output, 36-V, Zero-Drift Operational Amplifiers ,SBOS642\n•50μVVOS, 0.25μV/°C,35μACMOS OPERATIONAL AMPLIFIERS Zerø-Drift Series ,SBOS432\n•4ppm/ °C,100μA,SOT23-6 SERIES VOLTAGE REFERENCE ,SBVS058\n•Circuit Board Layout Techniques ,SLOA089\n11.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n23INA333\nwww.ti.com SBOS445C –JULY 2008 –REVISED DECEMBER 2015\nProduct Folder Links: INA333Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nINA333AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 I333\nINA333AIDGKRG4 ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 I333\nINA333AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 I333\nINA333AIDGKTG4 ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 I333\nINA333AIDRGR ACTIVE SON DRG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 I333A\nINA333AIDRGT ACTIVE SON DRG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 I333A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Aug-2021\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF INA333 :\n•Automotive : INA333-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nINA333AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nINA333AIDGKT VSSOP DGK 8250 330.0 12.4 5.33.41.48.012.0 Q1\nINA333AIDRGR SON DRG 83000 330.0 12.4 3.33.31.18.012.0 Q2\nINA333AIDRGT SON DRG 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nINA333AIDGKR VSSOP DGK 82500 366.0 364.0 50.0\nINA333AIDGKT VSSOP DGK 8250 366.0 364.0 50.0\nINA333AIDRGR SON DRG 83000 356.0 356.0 35.0\nINA333AIDRGT SON DRG 8250 210.0 185.0 35.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.3\n0.22.4 0.12X\n1.51.45 0.1\n6X 0.50.80.7\n8X 0.60.40.050.00A3.12.9 B\n3.12.9\n(DIM A) TYP\nOPT 01 SHOWNWSON - 0.8 mm max height DRG0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218886/A   01/2020DIMENSION A\nOPTION 01\n(0.1)\nOPTION 02 (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.05 C\n145\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.08 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.25)\n(2.4)\n(2.7)6X (0.5)(1.45)\n(0.2) VIA\nTYP(0.475)(0.95)8X (0.7)\n(R0.05) TYPWSON - 0.8 mm max height DRG0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218886/A   01/2020SYMM\n1\n458\nLAND PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.25)8X (0.7)\n(1.47)(1.07)\n(2.7)(0.635)\n6X (0.5)WSON - 0.8 mm max height DRG0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218886/A   01/2020\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 82% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4VSSOP - 1.1 mm max height DGK0008A\nSMALL OUTLINE PACKAGE\n4214862/A   04/20231\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187.\n PowerPAD is a trademark of Texas Instruments.A  20DETAIL A\nTYPICALSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYPVSSOP - 1.1 mm max height DGK0008A\nSMALL OUTLINE PACKAGE\n4214862/A   04/2023\nNOTES: (continued)   6. Publication IPC-7351 may have alternate designs.   7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n  8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown      on this view. It is recommended that vias under paste be filled, plugged or tented.  9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458\nSEE DETAILS\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYPVSSOP - 1.1 mm max height DGK0008A\nSMALL OUTLINE PACKAGE\n4214862/A   04/2023\nNOTES: (continued)\n 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   12. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\n SCALE: 15XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: INA333AIDRGR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage: 1.8V to 5.5V (±0.9V to ±2.75V)
  - Absolute Maximum Supply Voltage: 7V

- **Current Ratings:**
  - Quiescent Current: 50μA (typical)

- **Power Consumption:**
  - Low power consumption suitable for battery-operated systems.

- **Operating Temperature Range:**
  - -40°C to +125°C (specified)
  - -40°C to +150°C (operating)

- **Package Type:**
  - Available in 8-Pin VSSOP (DGK) and 8-Pin WSON (DRG) packages.

- **Special Features or Notes:**
  - Low offset voltage: 25μV (maximum) for gain ≥ 100.
  - Low drift: 0.1μV/°C for gain ≥ 100.
  - High common-mode rejection ratio (CMRR): 100dB (minimum) for gain ≥ 10.
  - Low input bias current: 200pA (maximum).
  - RF filtered inputs for reduced noise susceptibility.
  - Gain can be set from 1 to 1000 using a single external resistor.

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E.

**Description:**
The INA333 is a low-power, precision instrumentation amplifier designed for high accuracy and low noise applications. It utilizes a zero-drift architecture, which minimizes offset voltage and drift over temperature, making it ideal for precision measurement applications. The device features a three-operational amplifier design that allows for a wide range of gain settings, determined by a single external resistor.

**Typical Applications:**
The INA333 is commonly used in various applications, including:
- Bridge amplifiers for sensor signal conditioning.
- ECG (electrocardiogram) amplifiers in medical instrumentation.
- Pressure sensors and weigh scales.
- Thermocouple and RTD (Resistance Temperature Detector) sensor amplifiers.
- Data acquisition systems where high precision is required.
- Portable instrumentation due to its low power consumption and small size.

This component is particularly suited for applications that require high accuracy and low noise, such as medical devices and industrial sensors, where precision is critical.