///Register `DIEPDMA1` reader
pub type R = crate::R<DIEPDMA1rs>;
///Register `DIEPDMA1` writer
pub type W = crate::W<DIEPDMA1rs>;
///Field `DMAADDR` reader - DMA Address This field holds the start address in the external memory from which the data for the endpoint must be fetched. This register is incremented on every AHB transaction.
pub type DMAADDR_R = crate::FieldReader<u32>;
///Field `DMAADDR` writer - DMA Address This field holds the start address in the external memory from which the data for the endpoint must be fetched. This register is incremented on every AHB transaction.
pub type DMAADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    ///Bits 0:31 - DMA Address This field holds the start address in the external memory from which the data for the endpoint must be fetched. This register is incremented on every AHB transaction.
    #[inline(always)]
    pub fn dmaaddr(&self) -> DMAADDR_R {
        DMAADDR_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DIEPDMA1")
            .field("dmaaddr", &self.dmaaddr())
            .finish()
    }
}
impl W {
    ///Bits 0:31 - DMA Address This field holds the start address in the external memory from which the data for the endpoint must be fetched. This register is incremented on every AHB transaction.
    #[inline(always)]
    pub fn dmaaddr(&mut self) -> DMAADDR_W<DIEPDMA1rs> {
        DMAADDR_W::new(self, 0)
    }
}
/**OTG device IN endpoint 1 DMA address register

You can [`read`](crate::Reg::read) this register and get [`diepdma1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`diepdma1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H7S.html#OTG_HS:DIEPDMA1)*/
pub struct DIEPDMA1rs;
impl crate::RegisterSpec for DIEPDMA1rs {
    type Ux = u32;
}
///`read()` method returns [`diepdma1::R`](R) reader structure
impl crate::Readable for DIEPDMA1rs {}
///`write(|w| ..)` method takes [`diepdma1::W`](W) writer structure
impl crate::Writable for DIEPDMA1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets DIEPDMA1 to value 0
impl crate::Resettable for DIEPDMA1rs {}
