<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>vga_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">512</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vga_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>621f3b38</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vga_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>621f3b38</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c23d2b2e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>835c1032</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>blue</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">17</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/vga_ctrl_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vga_ctrl_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fbecf6c8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/vga_ctrl_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vga_ctrl_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/vga_ctrl_v1_0/data/vga_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_ctrl_v1_0/data/vga_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_ctrl_v1_0/src/vga_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_ctrl_v1_0/src/vga_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_ctrl_v1_0/src/vga_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/vga_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/test1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">17</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vga_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>vga_ctrl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-04-28T08:32:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6b2f27_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377ac047_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9f64c3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e999e41_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fda422_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d473928_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0ea06e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693943b8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552684d9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aec4d51_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66598562_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e266ee_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308eeeb8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56955b4e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d35b118_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eefdef_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e4de27_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f5234d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4c78bc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753b2f6e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e920c22_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5465faed_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2d65f5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa5b748_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f17f2cc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1846b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da4c8b3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d452d2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d615dfd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b51fa24_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc9ba55_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3034fa3d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740e6590_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142a579f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0ced5d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6318ca3b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7005e2f2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac9c64_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afc40a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d51a338_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df438e2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2252c4de_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187d2ffd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee9f4db_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0e44a0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e757535_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c24beee_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da204a9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc1db4b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16595944_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cd7463_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a942594_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f205f62_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22873050_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365888ca_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c912925_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba5dfc9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6f96cc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65570d19_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c7b6b3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb7e635_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7d04c5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b94a68e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3999e8f5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df1282a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23083de6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ca30ef_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f73c99e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd69116_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c2dca8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bce36b5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c0e520_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3b4593_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e65b81_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438772f5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435597af_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8b7b7a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648f7076_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2fe315_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b499ab_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e22096b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3628e0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776b9108_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54227322_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8f98a2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee5368e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24731a4a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5760fc_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ff89e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d6dc58_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8b1e59_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee144f3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddae437_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b28e931_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adba94b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e194ffe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de4f0f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391015a4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6168023_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cd0561_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ecd48d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18140ffd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed7a778_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593d0dd7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502a8833_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5a51ac_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648f78ab_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654fc2de_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624ce58_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f8f1e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a333181_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70da42c1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b59a8b4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7857759_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdf2c91_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc303fe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cb811f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315124ff_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210a1b73_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d57c09f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412c6fa6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2575f4c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d758b75_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58188954_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a3dc60_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afc60bb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a33c78_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a2076e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4593eaea_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5354747a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6117f5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f79d88_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a110612_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13786358_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bb0ecd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2150fb91_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62eac4c0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c007b73_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4cabbe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c237eb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159b703e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4416f254_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e00ff68_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6065eaa7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2d96b4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7defb0ac_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a0f895_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b7cf3f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fceed96_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d85b79f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a54f25b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfcc945_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93b0a2d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea04c78_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546083f0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656b5026_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1562719c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a026e1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c1b618_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618d68c1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a713966_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20748cfd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fca7d6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450d3c88_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139ed810_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e658ae3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9dfd6d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7cbe14_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dbddf2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40403df_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a01ef95_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c00eac_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b57211_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a89c89_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702f0107_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba0c653_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8af53e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bf2203_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c477ff_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faea778_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3644cb03_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e934c9c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502754ef_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb0d105_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769438f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64749aa8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59257618_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387825a0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495de998_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac839e7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56510213_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b72e76_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ae44ec_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a6c024_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb7ae23_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f54110_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cc69bd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2706b3f3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c148f79_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee9a2f2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7914afbf_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9d9fdd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fc68eb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6015aa2a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6825ba45_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736cc362_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@945712a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e97a895_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c97e6b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0794f3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2261c03f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e0c530_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bdd629_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2a7d8d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545568f2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e267b83_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528f52a7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b2cbfe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e5264e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fa4805_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aa07c1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7898de36_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fe2a43_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a6dac_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31401048_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d32a7fe_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c23038c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655ed5a6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c2ee1b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4580d388_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19cbaf1a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608a0c93_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6977dc91_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752753b9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e068728_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3523c417_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7508cc1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d769f2a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd05e45_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23779243_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a34eb49_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f1f366_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14aab0a3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73178bf1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56012177_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed9f1ac_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9802af_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9ae45f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393dd771_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c28fda4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a01338_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520a406d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171ceb3e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a591f6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626b6127_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591c0e3b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c612ab_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ace931d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cd99d8_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0676_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f292b1_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710257b6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd5f29c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7eaed2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428b7201_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58638f51_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c171578_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecbf91c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211b2509_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf4bf4e_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa0111d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e58c8f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce02d81_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e35c488_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57df70af_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ce69d6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e860551_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cb9a79_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2625d106_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e144d2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac085b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24255761_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b5471_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bdbdf70_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78502003_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6973392b_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac4d77a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a15ebd4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45788040_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69911c6f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21784881_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c67be6_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7470b7ab_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198248f7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e579b7d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584b37fb_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102db9c2_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412c54a9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69519233_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea6e67a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614d54b0_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d78c95_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c303c4d_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548f26c5_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1ce034_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f4533f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d0e2f3_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72abb03a_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552e2a2c_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15de22f4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e258e7_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a578afa_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e8dcdd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a0766f_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7cae14_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee80dbd_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6c90e9_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75eca7c4_ARCHIVE_LOCATION">c:/Xilinx/projects/vivado/pynq_timer/ip_repo_v0/vga_ctrl_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="974bb467"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7d5a3195"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4e3ec629"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="02a8cc60"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="40760e13"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
