#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026ce45cc2c0 .scope module, "tb_cpu" "tb_cpu" 2 1;
 .timescale 0 0;
v0000026ce46c1610_0 .net "ALUResult", 31 0, v0000026ce462a080_0;  1 drivers
v0000026ce46c1390_0 .net "Instr", 31 0, L_0000026ce45b1260;  1 drivers
v0000026ce46c0670_0 .net "MemWrite", 0 0, L_0000026ce46c07b0;  1 drivers
v0000026ce46c0990_0 .net "WriteData", 31 0, L_0000026ce46c05d0;  1 drivers
v0000026ce46c1750_0 .var "clk", 0 0;
v0000026ce46c08f0_0 .var "rst", 0 0;
S_0000026ce45cc620 .scope module, "DUT" "cpu" 2 11, 3 1 0, S_0000026ce45cc2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "ALUResult";
    .port_info 5 /OUTPUT 32 "Instr";
v0000026ce46c0e90_0 .net "ALUResult", 31 0, v0000026ce462a080_0;  alias, 1 drivers
v0000026ce46c1570_0 .net "Instr", 31 0, L_0000026ce45b1260;  alias, 1 drivers
v0000026ce46c16b0_0 .net "MemWrite", 0 0, L_0000026ce46c07b0;  alias, 1 drivers
v0000026ce46c0850_0 .net "PC", 31 0, v0000026ce4628c80_0;  1 drivers
v0000026ce46c1f70_0 .net "ReadData", 31 0, L_0000026ce45b0fc0;  1 drivers
v0000026ce46c00d0_0 .net "WriteData", 31 0, L_0000026ce46c05d0;  alias, 1 drivers
v0000026ce46c0530_0 .net "clk", 0 0, v0000026ce46c1750_0;  1 drivers
v0000026ce46c0fd0_0 .net "rst", 0 0, v0000026ce46c08f0_0;  1 drivers
S_0000026ce45cc7b0 .scope module, "DATA_MEMORY" "data_memory" 3 30, 4 1 0, S_0000026ce45cc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000026ce45b0fc0 .functor BUFZ 32, L_0000026ce46c0350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ce45c8710_0 .net *"_ivl_1", 29 0, L_0000026ce46c1070;  1 drivers
L_0000026ce46c23b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ce45c87b0_0 .net *"_ivl_5", 1 0, L_0000026ce46c23b0;  1 drivers
v0000026ce45c9610_0 .net *"_ivl_6", 31 0, L_0000026ce46c0350;  1 drivers
v0000026ce45c9110_0 .net "a", 31 0, v0000026ce462a080_0;  alias, 1 drivers
v0000026ce45c9390_0 .net "addr_word", 31 0, L_0000026ce46c1110;  1 drivers
v0000026ce45c91b0_0 .net "clk", 0 0, v0000026ce46c1750_0;  alias, 1 drivers
v0000026ce45c8ad0 .array "ram", 65535 0, 31 0;
v0000026ce45c9a70_0 .net "rd", 31 0, L_0000026ce45b0fc0;  alias, 1 drivers
v0000026ce45c9b10_0 .net "wd", 31 0, L_0000026ce46c05d0;  alias, 1 drivers
v0000026ce45c80d0_0 .net "we", 0 0, L_0000026ce46c07b0;  alias, 1 drivers
E_0000026ce45b7140 .event posedge, v0000026ce45c91b0_0;
L_0000026ce46c1070 .part v0000026ce462a080_0, 2, 30;
L_0000026ce46c1110 .concat [ 30 2 0 0], L_0000026ce46c1070, L_0000026ce46c23b0;
L_0000026ce46c0350 .array/port v0000026ce45c8ad0, L_0000026ce46c1110;
S_0000026ce45acb40 .scope module, "INSTR" "instruction_memory" 3 25, 5 1 0, S_0000026ce45cc620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
P_0000026ce45cc940 .param/str "PATH_FILE" 0 5 2, "C:/Users/fehse/Documents/unifei/cidigital/fernanda/entregas/Trabalho/Microarquitetura_RISC-V_Single-Cycle/machine_language.txt";
P_0000026ce45cc978 .param/l "PC_BASE_WORD" 1 5 8, C4<00000000000000000000010000000000>;
P_0000026ce45cc9b0 .param/l "WIDTH_WORD" 0 5 3, +C4<00000000000000001111111111111111>;
L_0000026ce45b1260 .functor BUFZ 32, L_0000026ce46c0d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ce45c9570_0 .net *"_ivl_0", 31 0, L_0000026ce46c0d50;  1 drivers
v0000026ce45c88f0_0 .net *"_ivl_10", 31 0, L_0000026ce46c0f30;  1 drivers
v0000026ce45c8f30_0 .net *"_ivl_3", 29 0, L_0000026ce46c02b0;  1 drivers
v0000026ce45c96b0_0 .net *"_ivl_4", 31 0, L_0000026ce46c0df0;  1 drivers
L_0000026ce46c2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ce45c8850_0 .net *"_ivl_7", 1 0, L_0000026ce46c2320;  1 drivers
L_0000026ce46c2368 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce45c8fd0_0 .net/2u *"_ivl_8", 31 0, L_0000026ce46c2368;  1 drivers
v0000026ce45c97f0_0 .net "a", 31 0, v0000026ce4628c80_0;  alias, 1 drivers
v0000026ce45c9d90_0 .net "rd", 31 0, L_0000026ce45b1260;  alias, 1 drivers
v0000026ce45c9250 .array "rom", 0 65535, 31 0;
L_0000026ce46c0d50 .array/port v0000026ce45c9250, L_0000026ce46c0f30;
L_0000026ce46c02b0 .part v0000026ce4628c80_0, 2, 30;
L_0000026ce46c0df0 .concat [ 30 2 0 0], L_0000026ce46c02b0, L_0000026ce46c2320;
L_0000026ce46c0f30 .arith/sub 32, L_0000026ce46c0df0, L_0000026ce46c2368;
S_0000026ce45accd0 .scope module, "SYSTEM" "system_cycle" 3 11, 6 1 0, S_0000026ce45cc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /OUTPUT 32 "WriteData";
v0000026ce462c300_0 .net "ALUControl", 2 0, v0000026ce45c8df0_0;  1 drivers
v0000026ce462b680_0 .net "ALUResult", 31 0, v0000026ce462a080_0;  alias, 1 drivers
v0000026ce462c3a0_0 .net "ALUSrc", 0 0, L_0000026ce46c1e30;  1 drivers
v0000026ce462c8a0_0 .net "ImmSrc", 1 0, L_0000026ce46c11b0;  1 drivers
v0000026ce462af00_0 .net "Instr", 31 0, L_0000026ce45b1260;  alias, 1 drivers
v0000026ce462c940_0 .net "MemWrite", 0 0, L_0000026ce46c07b0;  alias, 1 drivers
v0000026ce462b2c0_0 .net "PC", 31 0, v0000026ce4628c80_0;  alias, 1 drivers
v0000026ce462b360_0 .net "PCSrc", 0 0, L_0000026ce45b1b20;  1 drivers
v0000026ce462ca80_0 .net "ReadData", 31 0, L_0000026ce45b0fc0;  alias, 1 drivers
v0000026ce462abe0_0 .net "RegWrite", 0 0, L_0000026ce46c0170;  1 drivers
v0000026ce462b7c0_0 .net "ResultSrc", 0 0, L_0000026ce46c1250;  1 drivers
v0000026ce462ad20_0 .net "WriteData", 31 0, L_0000026ce46c05d0;  alias, 1 drivers
v0000026ce462b9a0_0 .net "Zero", 0 0, v0000026ce4628780_0;  1 drivers
v0000026ce462ae60_0 .net "clk", 0 0, v0000026ce46c1750_0;  alias, 1 drivers
v0000026ce462afa0_0 .net "funct3", 2 0, L_0000026ce46c03f0;  1 drivers
v0000026ce462b900_0 .net "funct7_5", 0 0, L_0000026ce46c0a30;  1 drivers
v0000026ce462ba40_0 .net "op", 6 0, L_0000026ce46c17f0;  1 drivers
v0000026ce462bae0_0 .net "rst", 0 0, v0000026ce46c08f0_0;  alias, 1 drivers
L_0000026ce46c17f0 .part L_0000026ce45b1260, 0, 7;
L_0000026ce46c03f0 .part L_0000026ce45b1260, 12, 3;
L_0000026ce46c0a30 .part L_0000026ce45b1260, 30, 1;
S_0000026ce45a3e90 .scope module, "CONTROL_UNIT" "control_unit" 6 46, 7 1 0, S_0000026ce45accd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 1 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 3 "ALUControl";
L_0000026ce45b1b20 .functor AND 1, v0000026ce4628780_0, L_0000026ce46c1ed0, C4<1>, C4<1>;
v0000026ce45c8530_0 .net "ALUControl", 2 0, v0000026ce45c8df0_0;  alias, 1 drivers
v0000026ce45c8030_0 .net "ALUOp", 1 0, L_0000026ce46c0210;  1 drivers
v0000026ce45c8cb0_0 .net "ALUSrc", 0 0, L_0000026ce46c1e30;  alias, 1 drivers
v0000026ce45c8e90_0 .net "Branch", 0 0, L_0000026ce46c1ed0;  1 drivers
v0000026ce45c8490_0 .net "ImmSrc", 1 0, L_0000026ce46c11b0;  alias, 1 drivers
v0000026ce45c8170_0 .net "MemWrite", 0 0, L_0000026ce46c07b0;  alias, 1 drivers
v0000026ce45c8210_0 .net "PCSrc", 0 0, L_0000026ce45b1b20;  alias, 1 drivers
v0000026ce45c82b0_0 .net "RegWrite", 0 0, L_0000026ce46c0170;  alias, 1 drivers
v0000026ce45c85d0_0 .net "ResultSrc", 0 0, L_0000026ce46c1250;  alias, 1 drivers
v0000026ce45c8670_0 .net "Zero", 0 0, v0000026ce4628780_0;  alias, 1 drivers
v0000026ce45bf630_0 .net "funct3", 2 0, L_0000026ce46c03f0;  alias, 1 drivers
v0000026ce4629ae0_0 .net "funct7_5", 0 0, L_0000026ce46c0a30;  alias, 1 drivers
v0000026ce4628be0_0 .net "op", 6 0, L_0000026ce46c17f0;  alias, 1 drivers
L_0000026ce46c0490 .part L_0000026ce46c17f0, 5, 1;
S_0000026ce45a4020 .scope module, "ALUDecoder" "alu_decoder" 7 28, 8 1 0, S_0000026ce45a3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "op_5";
    .port_info 4 /OUTPUT 3 "ALUControl";
v0000026ce45c8df0_0 .var "ALUControl", 2 0;
v0000026ce45c8350_0 .net "ALUOp", 1 0, L_0000026ce46c0210;  alias, 1 drivers
v0000026ce45c8990_0 .net "funct3", 2 0, L_0000026ce46c03f0;  alias, 1 drivers
v0000026ce45c9070_0 .net "funct7_5", 0 0, L_0000026ce46c0a30;  alias, 1 drivers
v0000026ce45c9890_0 .net "op_5", 0 0, L_0000026ce46c0490;  1 drivers
E_0000026ce45b6f80 .event anyedge, v0000026ce45c8350_0, v0000026ce45c8990_0, v0000026ce45c9890_0, v0000026ce45c9070_0;
S_0000026ce4592790 .scope module, "MainDecoder" "main_decoder" 7 17, 9 1 0, S_0000026ce45a3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000026ce45c92f0_0 .net "ALUOp", 1 0, L_0000026ce46c0210;  alias, 1 drivers
v0000026ce45c9930_0 .net "ALUSrc", 0 0, L_0000026ce46c1e30;  alias, 1 drivers
v0000026ce45c83f0_0 .net "Branch", 0 0, L_0000026ce46c1ed0;  alias, 1 drivers
v0000026ce45c99d0_0 .net "ImmSrc", 1 0, L_0000026ce46c11b0;  alias, 1 drivers
v0000026ce45c8a30_0 .net "MemWrite", 0 0, L_0000026ce46c07b0;  alias, 1 drivers
v0000026ce45c9c50_0 .net "RegWrite", 0 0, L_0000026ce46c0170;  alias, 1 drivers
v0000026ce45c9cf0_0 .net "ResultSrc", 0 0, L_0000026ce46c1250;  alias, 1 drivers
v0000026ce45c8b70_0 .net *"_ivl_9", 8 0, v0000026ce45c8c10_0;  1 drivers
v0000026ce45c8c10_0 .var "instruction", 8 0;
v0000026ce45c7f90_0 .net "op", 6 0, L_0000026ce46c17f0;  alias, 1 drivers
E_0000026ce45b6fc0 .event anyedge, v0000026ce45c7f90_0;
L_0000026ce46c0170 .part v0000026ce45c8c10_0, 8, 1;
L_0000026ce46c11b0 .part v0000026ce45c8c10_0, 6, 2;
L_0000026ce46c1e30 .part v0000026ce45c8c10_0, 5, 1;
L_0000026ce46c07b0 .part v0000026ce45c8c10_0, 4, 1;
L_0000026ce46c1250 .part v0000026ce45c8c10_0, 3, 1;
L_0000026ce46c1ed0 .part v0000026ce45c8c10_0, 2, 1;
L_0000026ce46c0210 .part v0000026ce45c8c10_0, 0, 2;
S_0000026ce4592920 .scope module, "DATAPATH" "datapath" 6 29, 10 1 0, S_0000026ce45accd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "ResultSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 32 "Instr";
    .port_info 10 /OUTPUT 32 "ALUResult";
    .port_info 11 /OUTPUT 32 "WriteData";
    .port_info 12 /OUTPUT 32 "PC";
    .port_info 13 /OUTPUT 1 "Zero";
v0000026ce462b040_0 .net "ALUControl", 2 0, v0000026ce45c8df0_0;  alias, 1 drivers
v0000026ce462c4e0_0 .net "ALUResult", 31 0, v0000026ce462a080_0;  alias, 1 drivers
v0000026ce462b180_0 .net "ALUSrc", 0 0, L_0000026ce46c1e30;  alias, 1 drivers
v0000026ce462b5e0_0 .net "ImmExt", 31 0, v0000026ce4628dc0_0;  1 drivers
v0000026ce462b720_0 .net "ImmSrc", 1 0, L_0000026ce46c11b0;  alias, 1 drivers
v0000026ce462c6c0_0 .net "Instr", 31 0, L_0000026ce45b1260;  alias, 1 drivers
v0000026ce462c760_0 .net "PC", 31 0, v0000026ce4628c80_0;  alias, 1 drivers
v0000026ce462c120_0 .net "PCNext", 31 0, L_0000026ce46c1890;  1 drivers
v0000026ce462bc20_0 .net "PCPlus4", 31 0, L_0000026ce46c12f0;  1 drivers
v0000026ce462c1c0_0 .net "PCSrc", 0 0, L_0000026ce45b1b20;  alias, 1 drivers
v0000026ce462b4a0_0 .net "PCTarget", 31 0, L_0000026ce46c1430;  1 drivers
v0000026ce462c620_0 .net "ReadData", 31 0, L_0000026ce45b0fc0;  alias, 1 drivers
v0000026ce462ac80_0 .net "RegWrite", 0 0, L_0000026ce46c0170;  alias, 1 drivers
v0000026ce462bcc0_0 .net "Result", 31 0, L_0000026ce46c1cf0;  1 drivers
v0000026ce462c800_0 .net "ResultSrc", 0 0, L_0000026ce46c1250;  alias, 1 drivers
v0000026ce462c9e0_0 .net "SrcA", 31 0, L_0000026ce46c19d0;  1 drivers
v0000026ce462c260_0 .net "SrcB", 31 0, L_0000026ce46c0710;  1 drivers
v0000026ce462b220_0 .net "WriteData", 31 0, L_0000026ce46c05d0;  alias, 1 drivers
v0000026ce462c440_0 .net "Zero", 0 0, v0000026ce4628780_0;  alias, 1 drivers
v0000026ce462bd60_0 .net "clk", 0 0, v0000026ce46c1750_0;  alias, 1 drivers
v0000026ce462b540_0 .net "rst", 0 0, v0000026ce46c08f0_0;  alias, 1 drivers
L_0000026ce46c0cb0 .part L_0000026ce45b1260, 15, 5;
L_0000026ce46c1d90 .part L_0000026ce45b1260, 20, 5;
L_0000026ce46c1c50 .part L_0000026ce45b1260, 7, 5;
S_0000026ce458f260 .scope module, "ALU" "alu" 10 78, 11 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000026ce46288c0_0 .net/s "a", 31 0, L_0000026ce46c19d0;  alias, 1 drivers
v0000026ce4628960_0 .net/s "alu_ctrl", 2 0, v0000026ce45c8df0_0;  alias, 1 drivers
v0000026ce4629540_0 .net/s "b", 31 0, L_0000026ce46c0710;  alias, 1 drivers
v0000026ce462a080_0 .var/s "result", 31 0;
v0000026ce4628780_0 .var/s "zero", 0 0;
E_0000026ce45b7000 .event anyedge, v0000026ce45c9110_0, v0000026ce45c8df0_0, v0000026ce46288c0_0, v0000026ce4629540_0;
S_0000026ce458f3f0 .scope module, "ALU_SRC_MUX" "mux2x1" 10 71, 12 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v0000026ce4629360_0 .net "d0", 31 0, L_0000026ce46c05d0;  alias, 1 drivers
v0000026ce46295e0_0 .net "d1", 31 0, v0000026ce4628dc0_0;  alias, 1 drivers
v0000026ce4628a00_0 .net "sel", 0 0, L_0000026ce46c1e30;  alias, 1 drivers
v0000026ce4628820_0 .net "y", 31 0, L_0000026ce46c0710;  alias, 1 drivers
L_0000026ce46c0710 .functor MUXZ 32, L_0000026ce46c05d0, v0000026ce4628dc0_0, L_0000026ce46c1e30, C4<>;
S_0000026ce4580c70 .scope module, "EXTEND_UNIT" "extend" 10 64, 13 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000026ce4629680_0 .net "ImmExt", 31 0, v0000026ce4628dc0_0;  alias, 1 drivers
v0000026ce4628dc0_0 .var "ImmExtReg", 31 0;
v0000026ce4628b40_0 .net "ImmSrc", 1 0, L_0000026ce46c11b0;  alias, 1 drivers
v0000026ce4629220_0 .net "Instr", 31 0, L_0000026ce45b1260;  alias, 1 drivers
E_0000026ce45b7240 .event anyedge, v0000026ce45c99d0_0, v0000026ce45c9d90_0;
S_0000026ce4580e00 .scope module, "PC_ADDER" "adder" 10 31, 14 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000026ce4629b80_0 .net "a", 31 0, v0000026ce4628c80_0;  alias, 1 drivers
L_0000026ce46c2098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026ce4628640_0 .net "b", 31 0, L_0000026ce46c2098;  1 drivers
v0000026ce4629720_0 .net "y", 31 0, L_0000026ce46c12f0;  alias, 1 drivers
L_0000026ce46c12f0 .arith/sum 32, v0000026ce4628c80_0, L_0000026ce46c2098;
S_0000026ce458d240 .scope module, "PC_MUX" "mux2x1" 10 45, 12 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v0000026ce4629ea0_0 .net "d0", 31 0, L_0000026ce46c12f0;  alias, 1 drivers
v0000026ce46292c0_0 .net "d1", 31 0, L_0000026ce46c1430;  alias, 1 drivers
v0000026ce4628aa0_0 .net "sel", 0 0, L_0000026ce45b1b20;  alias, 1 drivers
v0000026ce46286e0_0 .net "y", 31 0, L_0000026ce46c1890;  alias, 1 drivers
L_0000026ce46c1890 .functor MUXZ 32, L_0000026ce46c12f0, L_0000026ce46c1430, L_0000026ce45b1b20, C4<>;
S_0000026ce458d3d0 .scope module, "PC_REG" "pc" 10 23, 15 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
P_0000026ce45b7580 .param/l "PC_RESET" 1 15 8, C4<00000000000000000001000000000000>;
v0000026ce46297c0_0 .net "clk", 0 0, v0000026ce46c1750_0;  alias, 1 drivers
v0000026ce4628c80_0 .var "pc", 31 0;
v0000026ce4629a40_0 .net "pc_next", 31 0, L_0000026ce46c1890;  alias, 1 drivers
v0000026ce4629400_0 .net "rst", 0 0, v0000026ce46c08f0_0;  alias, 1 drivers
E_0000026ce45b7bc0 .event posedge, v0000026ce4629400_0, v0000026ce45c91b0_0;
S_0000026ce458a990 .scope module, "PC_TARGET_ADDER" "adder" 10 38, 14 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000026ce4628d20_0 .net "a", 31 0, v0000026ce4628c80_0;  alias, 1 drivers
v0000026ce4628460_0 .net "b", 31 0, v0000026ce4628dc0_0;  alias, 1 drivers
v0000026ce4628f00_0 .net "y", 31 0, L_0000026ce46c1430;  alias, 1 drivers
L_0000026ce46c1430 .arith/sum 32, v0000026ce4628c80_0, v0000026ce4628dc0_0;
S_0000026ce458ab20 .scope module, "REGISTER_FILE" "register_file" 10 52, 16 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0000026ce4629c20_0 .net *"_ivl_0", 31 0, L_0000026ce46c0ad0;  1 drivers
v0000026ce4629860_0 .net *"_ivl_10", 6 0, L_0000026ce46c14d0;  1 drivers
L_0000026ce46c2170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ce4629cc0_0 .net *"_ivl_13", 1 0, L_0000026ce46c2170;  1 drivers
L_0000026ce46c21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce46294a0_0 .net/2u *"_ivl_14", 31 0, L_0000026ce46c21b8;  1 drivers
v0000026ce4629900_0 .net *"_ivl_18", 31 0, L_0000026ce46c1b10;  1 drivers
L_0000026ce46c2200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce4628e60_0 .net *"_ivl_21", 26 0, L_0000026ce46c2200;  1 drivers
L_0000026ce46c2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce46290e0_0 .net/2u *"_ivl_22", 31 0, L_0000026ce46c2248;  1 drivers
v0000026ce462a120_0 .net *"_ivl_24", 0 0, L_0000026ce46c0b70;  1 drivers
v0000026ce4628fa0_0 .net *"_ivl_26", 31 0, L_0000026ce46c1bb0;  1 drivers
v0000026ce4629d60_0 .net *"_ivl_28", 6 0, L_0000026ce46c0c10;  1 drivers
L_0000026ce46c20e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce4629040_0 .net *"_ivl_3", 26 0, L_0000026ce46c20e0;  1 drivers
L_0000026ce46c2290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ce46299a0_0 .net *"_ivl_31", 1 0, L_0000026ce46c2290;  1 drivers
L_0000026ce46c22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce4629e00_0 .net/2u *"_ivl_32", 31 0, L_0000026ce46c22d8;  1 drivers
L_0000026ce46c2128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ce4628500_0 .net/2u *"_ivl_4", 31 0, L_0000026ce46c2128;  1 drivers
v0000026ce462a1c0_0 .net *"_ivl_6", 0 0, L_0000026ce46c1a70;  1 drivers
v0000026ce4629f40_0 .net *"_ivl_8", 31 0, L_0000026ce46c1930;  1 drivers
v0000026ce4629fe0_0 .net "clk", 0 0, v0000026ce46c1750_0;  alias, 1 drivers
v0000026ce462a260_0 .var/i "i", 31 0;
v0000026ce46283c0_0 .net "ra1", 4 0, L_0000026ce46c0cb0;  1 drivers
v0000026ce46285a0_0 .net "ra2", 4 0, L_0000026ce46c1d90;  1 drivers
v0000026ce462be00_0 .net "rd1", 31 0, L_0000026ce46c19d0;  alias, 1 drivers
v0000026ce462b860_0 .net "rd2", 31 0, L_0000026ce46c05d0;  alias, 1 drivers
v0000026ce462b0e0 .array "registers", 0 31, 31 0;
v0000026ce462bb80_0 .net "rst", 0 0, v0000026ce46c08f0_0;  alias, 1 drivers
v0000026ce462c080_0 .net "wa3", 4 0, L_0000026ce46c1c50;  1 drivers
v0000026ce462b400_0 .net "wd3", 31 0, L_0000026ce46c1cf0;  alias, 1 drivers
v0000026ce462c580_0 .net "we3", 0 0, L_0000026ce46c0170;  alias, 1 drivers
L_0000026ce46c0ad0 .concat [ 5 27 0 0], L_0000026ce46c0cb0, L_0000026ce46c20e0;
L_0000026ce46c1a70 .cmp/ne 32, L_0000026ce46c0ad0, L_0000026ce46c2128;
L_0000026ce46c1930 .array/port v0000026ce462b0e0, L_0000026ce46c14d0;
L_0000026ce46c14d0 .concat [ 5 2 0 0], L_0000026ce46c0cb0, L_0000026ce46c2170;
L_0000026ce46c19d0 .functor MUXZ 32, L_0000026ce46c21b8, L_0000026ce46c1930, L_0000026ce46c1a70, C4<>;
L_0000026ce46c1b10 .concat [ 5 27 0 0], L_0000026ce46c1d90, L_0000026ce46c2200;
L_0000026ce46c0b70 .cmp/ne 32, L_0000026ce46c1b10, L_0000026ce46c2248;
L_0000026ce46c1bb0 .array/port v0000026ce462b0e0, L_0000026ce46c0c10;
L_0000026ce46c0c10 .concat [ 5 2 0 0], L_0000026ce46c1d90, L_0000026ce46c2290;
L_0000026ce46c05d0 .functor MUXZ 32, L_0000026ce46c22d8, L_0000026ce46c1bb0, L_0000026ce46c0b70, C4<>;
S_0000026ce462d870 .scope module, "RESULT_MUX" "mux2x1" 10 87, 12 1 0, S_0000026ce4592920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v0000026ce462bea0_0 .net "d0", 31 0, v0000026ce462a080_0;  alias, 1 drivers
v0000026ce462bf40_0 .net "d1", 31 0, L_0000026ce45b0fc0;  alias, 1 drivers
v0000026ce462adc0_0 .net "sel", 0 0, L_0000026ce46c1250;  alias, 1 drivers
v0000026ce462bfe0_0 .net "y", 31 0, L_0000026ce46c1cf0;  alias, 1 drivers
L_0000026ce46c1cf0 .functor MUXZ 32, v0000026ce462a080_0, L_0000026ce45b0fc0, L_0000026ce46c1250, C4<>;
    .scope S_0000026ce458d3d0;
T_0 ;
    %wait E_0000026ce45b7bc0;
    %load/vec4 v0000026ce4629400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0000026ce4628c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026ce4629a40_0;
    %assign/vec4 v0000026ce4628c80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026ce458ab20;
T_1 ;
    %wait E_0000026ce45b7140;
    %load/vec4 v0000026ce462bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ce462a260_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026ce462a260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000026ce462a260_0;
    %store/vec4a v0000026ce462b0e0, 4, 0;
    %load/vec4 v0000026ce462a260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ce462a260_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ce462b0e0, 0, 4;
    %pushi/vec4 8196, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ce462b0e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026ce462c580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000026ce462c080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000026ce462b400_0;
    %load/vec4 v0000026ce462c080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ce462b0e0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ce4580c70;
T_2 ;
    %wait E_0000026ce45b7240;
    %load/vec4 v0000026ce4628b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ce4628dc0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000026ce4629220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026ce4629220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026ce4628dc0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0000026ce4629220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026ce4629220_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ce4629220_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026ce4628dc0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000026ce4629220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026ce4629220_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ce4629220_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ce4629220_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026ce4628dc0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026ce458f260;
T_3 ;
    %wait E_0000026ce45b7000;
    %load/vec4 v0000026ce462a080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ce4628780_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ce4628780_0, 0, 1;
T_3.1 ;
    %load/vec4 v0000026ce4628960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026ce462a080_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0000026ce46288c0_0;
    %load/vec4 v0000026ce4629540_0;
    %add;
    %assign/vec4 v0000026ce462a080_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000026ce46288c0_0;
    %load/vec4 v0000026ce4629540_0;
    %sub;
    %assign/vec4 v0000026ce462a080_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000026ce46288c0_0;
    %load/vec4 v0000026ce4629540_0;
    %and;
    %assign/vec4 v0000026ce462a080_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000026ce46288c0_0;
    %load/vec4 v0000026ce4629540_0;
    %or;
    %assign/vec4 v0000026ce462a080_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000026ce46288c0_0;
    %load/vec4 v0000026ce4629540_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0000026ce462a080_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026ce4592790;
T_4 ;
    %wait E_0000026ce45b6fc0;
    %load/vec4 v0000026ce45c7f90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000026ce45c8c10_0, 0, 9;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 296, 0, 9;
    %store/vec4 v0000026ce45c8c10_0, 0, 9;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 112, 0, 9;
    %store/vec4 v0000026ce45c8c10_0, 0, 9;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 258, 0, 9;
    %store/vec4 v0000026ce45c8c10_0, 0, 9;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 133, 0, 9;
    %store/vec4 v0000026ce45c8c10_0, 0, 9;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026ce45a4020;
T_5 ;
    %wait E_0000026ce45b6f80;
    %load/vec4 v0000026ce45c8350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000026ce45c8990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0000026ce45c9890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.13, 9;
    %load/vec4 v0000026ce45c9070_0;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
T_5.12 ;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026ce45c8df0_0, 0, 3;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026ce45acb40;
T_6 ;
    %vpi_call 5 13 "$readmemh", P_0000026ce45cc940, v0000026ce45c9250 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000026ce45cc7b0;
T_7 ;
    %wait E_0000026ce45b7140;
    %load/vec4 v0000026ce45c80d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026ce45c9b10_0;
    %ix/getv 3, v0000026ce45c9390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ce45c8ad0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ce45cc7b0;
T_8 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2048, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ce45c8ad0, 4, 0;
    %end;
    .thread T_8;
    .scope S_0000026ce45cc2c0;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0000026ce46c1750_0;
    %inv;
    %store/vec4 v0000026ce46c1750_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026ce45cc2c0;
T_10 ;
    %vpi_call 2 22 "$dumpfile", "riscv_cpu.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026ce45cc2c0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000026ce45cc2c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ce46c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ce46c08f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ce46c08f0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 35 "$display", "Simulacao terminou por timeout" {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000026ce45cc2c0;
T_12 ;
    %wait E_0000026ce45b7140;
    %load/vec4 v0000026ce46c0670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 42 "$display", "STORE: Addr=%0d, Data=%0d", v0000026ce46c1610_0, v0000026ce46c0990_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    ".\system_cycle\tb_cpu.v";
    ".\system_cycle\cpu.v";
    ".\data_memory\data_memory.v";
    ".\instruction_memory\instruction_memory.v";
    ".\system_cycle\system_cycle.v";
    ".\control_unit\control_unit.v";
    ".\control_unit\alu_decoder.v";
    ".\control_unit\main_decoder.v";
    ".\datapath\datapath.v";
    ".\alu\alu.v";
    ".\mux\mux2x1.v";
    ".\extend\extend.v";
    ".\adder\adder.v";
    ".\pc\pc.v";
    ".\register_file\register_file.v";
