{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571534730708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571534730708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 22:25:30 2019 " "Processing started: Sat Oct 19 22:25:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571534730708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1571534730708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1571534730708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1571534731550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1571534731550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743945 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534743945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRLUNIT-Behavior " "Found design unit 1: CTRLUNIT-Behavior" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/ctrlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743955 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRLUNIT " "Found entity 1: CTRLUNIT" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/ctrlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534743955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqproj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arqproj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projArq-ula " "Found design unit 1: projArq-ula" {  } { { "arqProj.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/arqProj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743962 ""} { "Info" "ISGN_ENTITY_NAME" "1 projArq " "Found entity 1: projArq" {  } { { "arqProj.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/arqProj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534743962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registermod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registermod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registerMod.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/registerMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743971 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registerMod.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/registerMod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534743971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743990 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534743990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534743998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534743998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1571534744074 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "upCodeout cpu.vhd(35) " "VHDL Signal Declaration warning at cpu.vhd(35): used implicit default value for signal \"upCodeout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1571534744076 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Imediato cpu.vhd(38) " "VHDL Signal Declaration warning at cpu.vhd(38): used explicit default value for signal \"Imediato\" because signal was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1571534744076 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "op cpu.vhd(40) " "VHDL Signal Declaration warning at cpu.vhd(40): used implicit default value for signal \"op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1571534744076 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRLUNIT CTRLUNIT:unidadeControle " "Elaborating entity \"CTRLUNIT\" for hierarchy \"CTRLUNIT:unidadeControle\"" {  } { { "cpu.vhd" "unidadeControle" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571534744120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "cpu.vhd" "reg0" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571534744123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:triState0 " "Elaborating entity \"trin\" for hierarchy \"trin:triState0\"" {  } { { "cpu.vhd" "triState0" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571534744130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projArq projArq:UndLA " "Elaborating entity \"projArq\" for hierarchy \"projArq:UndLA\"" {  } { { "cpu.vhd" "UndLA" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571534744136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571534744745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 22:25:44 2019 " "Processing ended: Sat Oct 19 22:25:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571534744745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571534744745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571534744745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1571534744745 ""}
