
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000034                       # Number of seconds simulated
sim_ticks                                    33745000                       # Number of ticks simulated
final_tick                                   33745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72244                       # Simulator instruction rate (inst/s)
host_op_rate                                    88649                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              147039215                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646676                       # Number of bytes of host memory used
host_seconds                                     0.23                       # Real time elapsed on the host
sim_insts                                       16577                       # Number of instructions simulated
sim_ops                                         20343                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1103807972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          544317677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1648125648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1103807972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1103807972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3793155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3793155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3793155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1103807972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         544317677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1651918803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                       870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      33736500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.103030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.367194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.959601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50     30.30%     30.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     26.06%     56.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     11.52%     67.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      6.67%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      6.06%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      5.45%     86.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.42%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      3.03%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      8.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          165                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      6811750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23124250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7829.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26579.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1650.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1650.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38688.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   990360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   540375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5155800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21404925                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30192450                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            961.389906                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        83750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30363750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1107600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20423385                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               927750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24808470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            789.952874                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1447750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28931000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                    8172                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5972                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               921                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5865                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2410                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.091219                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     808                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                            67491                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              18086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          41879                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        8172                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3218                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         17372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1917                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                      5417                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   598                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              36416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.341553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.722034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27868     76.53%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      723      1.99%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      890      2.44%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      655      1.80%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      582      1.60%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      485      1.33%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      587      1.61%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      897      2.46%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3729     10.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                36416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.121083                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.620512                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    14025                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 14818                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5939                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   957                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    677                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  981                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   291                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  41784                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1081                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    677                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    14726                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2781                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6061                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      6164                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  6007                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  39950                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1039                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     58                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4743                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               43395                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                184894                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            47459                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 21872                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    21523                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                118                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            117                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4171                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6764                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5617                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               537                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              475                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      37170                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 256                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     24462                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2182                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        62497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         36416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.671738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.907714                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               22941     63.00%     63.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2488      6.83%     69.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10987     30.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           36416                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 15626     63.88%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  248      1.01%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.01%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4499     18.39%     83.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4086     16.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  24462                       # Type of FU issued
system.cpu.iq.rate                           0.362448                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              87466                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             54509                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        23433                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  24434                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               59                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3619                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1854                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    677                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2403                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   223                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               37435                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                94                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  6764                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 5617                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                112                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   199                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             99                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  671                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 24037                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  4313                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               425                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                         8294                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     3679                       # Number of branches executed
system.cpu.iew.exec_stores                       3981                       # Number of stores executed
system.cpu.iew.exec_rate                     0.356151                       # Inst execution rate
system.cpu.iew.wb_sent                          23627                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         23461                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     12904                       # num instructions producing a value
system.cpu.iew.wb_consumers                     28921                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.347617                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.446181                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           17095                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               640                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        33865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.600709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.250617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        24356     71.92%     71.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3700     10.93%     82.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3851     11.37%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          727      2.15%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          371      1.10%     97.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          366      1.08%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          213      0.63%     99.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           80      0.24%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          201      0.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        33865                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                16577                       # Number of instructions committed
system.cpu.commit.committedOps                  20343                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           6908                       # Number of memory references committed
system.cpu.commit.loads                          3145                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       3091                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     17720                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            13189     64.83%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             243      1.19%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.01%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3145     15.46%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3763     18.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20343                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   201                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        70919                       # The number of ROB reads
system.cpu.rob.rob_writes                       77434                       # The number of ROB writes
system.cpu.timesIdled                             380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       16577                       # Number of Instructions Simulated
system.cpu.committedOps                         20343                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.071364                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.071364                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.245618                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.245618                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    26821                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13918                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     83776                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11444                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    9356                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                10                       # number of replacements
system.cpu.dcache.tags.tagsinuse           155.765117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6081                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.188153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   155.765117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.152114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.152114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.270508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             15779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            15779                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         3800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3800                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2176                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          5976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         5979                       # number of overall hits
system.cpu.dcache.overall_hits::total            5979                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           226                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1437                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1663                       # number of overall misses
system.cpu.dcache.overall_misses::total          1663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13155250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13155250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     76778742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76778742                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       114750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     89933992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     89933992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     89933992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     89933992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         4026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         3613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         7639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         7642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7642                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.056135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056135                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.397730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.397730                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.217699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.217699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.217613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.217613                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58209.070796                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58209.070796                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53429.883090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53429.883090                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        57375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54079.369814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54079.369814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54079.369814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54079.369814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           74                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1304                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1304                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1378                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7382995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7382995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     16193995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16193995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     16193995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16193995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.037755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.036812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037309                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037309                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037294                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57967.105263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57967.105263                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55511.240602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55511.240602                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56821.035088                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56821.035088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56821.035088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56821.035088                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               204                       # number of replacements
system.cpu.icache.tags.tagsinuse           234.786187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                     8                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   234.786187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.458567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.458567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11416                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         4656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4656                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4656                       # number of overall hits
system.cpu.icache.overall_hits::total            4656                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           761                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          761                       # number of overall misses
system.cpu.icache.overall_misses::total           761                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41360000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41360000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5417                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.140484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.140484                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.140484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.140484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.140484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.140484                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54349.540079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54349.540079                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54349.540079                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54349.540079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54349.540079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54349.540079                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          583                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     31413750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31413750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     31413750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31413750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     31413750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31413750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.107624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.107624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.107624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.107624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.107624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.107624                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53882.933105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53882.933105                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53882.933105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53882.933105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53882.933105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53882.933105                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 737                       # Transaction distribution
system.membus.trans_dist::ReadResp                736                       # Transaction distribution
system.membus.trans_dist::Writeback                 2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               133                       # Transaction distribution
system.membus.trans_dist::ReadExResp              133                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        18496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 872                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3096250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1541000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
