[N
26
7
18 adder_subtractor_n
21
8 iInstExt
13
10 ADDR_WIDTH
2
8 mux2t1_n
1
91 /home/teoh/cpre381/cpre3810_Proj1Part2_HW/cpre3810-toolflow/containers/sim_container_0/work
4
1 N
24
5 mixed
16
18 sign_extendernto32
19
6 ex_mem
11
3 rtl
9
5 fetch
8
9 structure
6
14 ripple_adder_n
14
4 regn
17
10 behavioral
26
12 OUTPUT_TRACE
23
2 tb
20
15 riscv_processor
18
6 id_exe
12
10 DATA_WIDTH
3
10 structural
10
3 mem
5
19 ones_complementor_n
25
9 gCLK_HPER
15
13 ifid_register
22
9 iInstAddr
]
[G
1
23
24
1
25
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
16
17
1
4
1
0
12
0
0 0
0
0
]
[G
1
16
17
2
4
1
0
13
0
0 0
0
0
]
[G
1
16
17
3
4
1
0
32
0
0 0
0
0
]
[G
1
16
17
4
4
1
0
21
0
0 0
0
0
]
[G
1
23
24
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
19
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
2
4
1
0
5
0
0 0
0
0
]
[G
1
14
3
3
4
1
0
3
0
0 0
0
0
]
[G
1
14
3
4
4
1
0
4
0
0 0
0
0
]
[G
1
14
3
5
4
1
0
2
0
0 0
0
0
]
[G
1
15
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
23
24
1
26
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
7
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
13
1
0
10
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
20
8
21
22
1
0
0
]
