;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	SLT 20, @12
	SUB -207, <-120
	ADD 210, 60
	SUB @-127, 100
	ADD 100, 90
	CMP @-127, 100
	SUB 1, <-1
	SUB @-127, 100
	ADD #270, <1
	SLT 20, @12
	SLT #270, <691
	SLT 20, @12
	SLT 20, @12
	ADD 210, 69
	DJN 20, <12
	MOV -7, <-20
	ADD #270, <1
	SUB @0, @2
	SUB @157, 106
	SUB @157, 106
	CMP -207, <-120
	ADD #270, <1
	SPL 220, <12
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB #72, @200
	MOV -7, <-20
	DJN 20, <12
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, #9
	CMP -207, <-120
	DAT #20, <12
	MOV -1, <-20
	SPL 0, #9
	SPL 0, #9
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
