<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4697" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4697{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4697{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4697{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4697{left:70px;bottom:658px;letter-spacing:0.15px;}
#t5_4697{left:151px;bottom:658px;letter-spacing:0.19px;word-spacing:0.01px;}
#t6_4697{left:150px;bottom:632px;letter-spacing:0.22px;word-spacing:-0.03px;}
#t7_4697{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t8_4697{left:131px;bottom:613px;}
#t9_4697{left:146px;bottom:606px;letter-spacing:-0.31px;}
#ta_4697{left:180px;bottom:613px;}
#tb_4697{left:195px;bottom:606px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tc_4697{left:70px;bottom:590px;letter-spacing:-0.19px;word-spacing:-1.06px;}
#td_4697{left:70px;bottom:573px;letter-spacing:-0.17px;word-spacing:-1.34px;}
#te_4697{left:70px;bottom:556px;letter-spacing:-0.16px;}
#tf_4697{left:83px;bottom:998px;letter-spacing:-0.16px;}
#tg_4697{left:139px;bottom:998px;letter-spacing:-0.16px;}
#th_4697{left:190px;bottom:998px;letter-spacing:-0.16px;}
#ti_4697{left:448px;bottom:998px;letter-spacing:-0.13px;}
#tj_4697{left:541px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_4697{left:541px;bottom:981px;letter-spacing:-0.15px;}
#tl_4697{left:83px;bottom:956px;letter-spacing:-0.16px;}
#tm_4697{left:139px;bottom:956px;letter-spacing:-0.16px;}
#tn_4697{left:190px;bottom:956px;letter-spacing:-0.16px;}
#to_4697{left:448px;bottom:956px;letter-spacing:-0.13px;}
#tp_4697{left:541px;bottom:956px;letter-spacing:-0.12px;}
#tq_4697{left:541px;bottom:940px;letter-spacing:-0.15px;}
#tr_4697{left:83px;bottom:915px;letter-spacing:-0.16px;}
#ts_4697{left:139px;bottom:915px;letter-spacing:-0.16px;}
#tt_4697{left:190px;bottom:915px;letter-spacing:-0.16px;}
#tu_4697{left:448px;bottom:915px;letter-spacing:-0.13px;}
#tv_4697{left:541px;bottom:915px;letter-spacing:-0.12px;}
#tw_4697{left:82px;bottom:891px;letter-spacing:-0.16px;}
#tx_4697{left:139px;bottom:891px;letter-spacing:-0.16px;}
#ty_4697{left:190px;bottom:891px;letter-spacing:-0.16px;}
#tz_4697{left:448px;bottom:891px;letter-spacing:-0.13px;}
#t10_4697{left:541px;bottom:891px;letter-spacing:-0.12px;}
#t11_4697{left:83px;bottom:866px;letter-spacing:-0.16px;}
#t12_4697{left:139px;bottom:866px;letter-spacing:-0.16px;}
#t13_4697{left:190px;bottom:866px;letter-spacing:-0.16px;}
#t14_4697{left:448px;bottom:866px;letter-spacing:-0.12px;}
#t15_4697{left:541px;bottom:866px;letter-spacing:-0.12px;}
#t16_4697{left:541px;bottom:849px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_4697{left:82px;bottom:825px;letter-spacing:-0.15px;}
#t18_4697{left:139px;bottom:825px;letter-spacing:-0.17px;}
#t19_4697{left:190px;bottom:825px;letter-spacing:-0.16px;}
#t1a_4697{left:448px;bottom:825px;letter-spacing:-0.13px;}
#t1b_4697{left:541px;bottom:825px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1c_4697{left:541px;bottom:808px;letter-spacing:-0.15px;}
#t1d_4697{left:83px;bottom:784px;letter-spacing:-0.16px;}
#t1e_4697{left:139px;bottom:784px;letter-spacing:-0.16px;}
#t1f_4697{left:190px;bottom:784px;letter-spacing:-0.16px;}
#t1g_4697{left:448px;bottom:784px;letter-spacing:-0.13px;}
#t1h_4697{left:541px;bottom:784px;letter-spacing:-0.12px;}
#t1i_4697{left:541px;bottom:767px;letter-spacing:-0.15px;}
#t1j_4697{left:82px;bottom:742px;letter-spacing:-0.14px;}
#t1k_4697{left:143px;bottom:742px;letter-spacing:-0.17px;}
#t1l_4697{left:190px;bottom:742px;letter-spacing:-0.16px;}
#t1m_4697{left:448px;bottom:742px;letter-spacing:-0.14px;}
#t1n_4697{left:541px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1o_4697{left:541px;bottom:726px;letter-spacing:-0.1px;}
#t1p_4697{left:122px;bottom:512px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1q_4697{left:208px;bottom:512px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1r_4697{left:101px;bottom:489px;letter-spacing:-0.12px;}
#t1s_4697{left:102px;bottom:472px;letter-spacing:-0.13px;}
#t1t_4697{left:225px;bottom:472px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1u_4697{left:455px;bottom:472px;letter-spacing:-0.12px;}
#t1v_4697{left:641px;bottom:472px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1w_4697{left:88px;bottom:448px;letter-spacing:-0.17px;}
#t1x_4697{left:144px;bottom:448px;letter-spacing:-0.16px;}
#t1y_4697{left:83px;bottom:423px;letter-spacing:-0.16px;}
#t1z_4697{left:143px;bottom:423px;letter-spacing:-0.17px;}
#t20_4697{left:190px;bottom:423px;letter-spacing:-0.14px;}
#t21_4697{left:433px;bottom:423px;letter-spacing:-0.13px;}
#t22_4697{left:526px;bottom:423px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_4697{left:526px;bottom:402px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t24_4697{left:526px;bottom:385px;letter-spacing:-0.11px;}
#t25_4697{left:190px;bottom:360px;letter-spacing:-0.11px;}
#t26_4697{left:526px;bottom:360px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_4697{left:526px;bottom:339px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t28_4697{left:526px;bottom:322px;letter-spacing:-0.1px;}
#t29_4697{left:526px;bottom:301px;letter-spacing:-0.11px;}
#t2a_4697{left:526px;bottom:284px;letter-spacing:-0.14px;}
#t2b_4697{left:526px;bottom:263px;letter-spacing:-0.11px;}
#t2c_4697{left:526px;bottom:241px;letter-spacing:-0.1px;}
#t2d_4697{left:526px;bottom:224px;letter-spacing:-0.11px;}
#t2e_4697{left:526px;bottom:208px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t2f_4697{left:526px;bottom:191px;letter-spacing:-0.12px;}
#t2g_4697{left:190px;bottom:166px;letter-spacing:-0.14px;}
#t2h_4697{left:526px;bottom:166px;letter-spacing:-0.14px;}
#t2i_4697{left:82px;bottom:142px;letter-spacing:-0.14px;}
#t2j_4697{left:143px;bottom:142px;letter-spacing:-0.18px;}
#t2k_4697{left:190px;bottom:142px;letter-spacing:-0.15px;}
#t2l_4697{left:433px;bottom:142px;letter-spacing:-0.14px;}
#t2m_4697{left:526px;bottom:142px;letter-spacing:-0.12px;}
#t2n_4697{left:189px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2o_4697{left:275px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2p_4697{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2q_4697{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2r_4697{left:232px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2s_4697{left:470px;bottom:1046px;letter-spacing:-0.15px;}
#t2t_4697{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2u_4697{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2v_4697{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4697{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4697{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4697{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4697{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4697{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4697{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4697{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4697{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4697" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4697Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4697" style="-webkit-user-select: none;"><object width="935" height="1210" data="4697/4697.svg" type="image/svg+xml" id="pdf4697" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4697" class="t s1_4697">Vol. 4 </span><span id="t2_4697" class="t s1_4697">2-175 </span>
<span id="t3_4697" class="t s2_4697">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4697" class="t s3_4697">2.9 </span><span id="t5_4697" class="t s3_4697">MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES BASED ON </span>
<span id="t6_4697" class="t s3_4697">WESTMERE MICROARCHITECTURE </span>
<span id="t7_4697" class="t s4_4697">The Intel </span>
<span id="t8_4697" class="t s5_4697">® </span>
<span id="t9_4697" class="t s4_4697">Xeon </span>
<span id="ta_4697" class="t s5_4697">® </span>
<span id="tb_4697" class="t s4_4697">Processor 5600 Series is based on Westmere microarchitecture and supports the MSR interfaces </span>
<span id="tc_4697" class="t s4_4697">listed in Table 2-15, Table 2-16, plus additional MSRs listed in Table 2-18. These MSRs apply to the Intel Core i7, i5, </span>
<span id="td_4697" class="t s4_4697">and i3 processor family with a CPUID Signature DisplayFamily_DisplayModel value of 06_25H or 06_2CH; see Table </span>
<span id="te_4697" class="t s4_4697">2-1. </span>
<span id="tf_4697" class="t s6_4697">E55H </span><span id="tg_4697" class="t s6_4697">3669 </span><span id="th_4697" class="t s6_4697">MSR_M0_PMON_ADDR_MATCH </span><span id="ti_4697" class="t s6_4697">Package </span><span id="tj_4697" class="t s6_4697">Uncore M-box 0 perfmon local box address match </span>
<span id="tk_4697" class="t s6_4697">MSR. </span>
<span id="tl_4697" class="t s6_4697">E56H </span><span id="tm_4697" class="t s6_4697">3670 </span><span id="tn_4697" class="t s6_4697">MSR_M0_PMON_ADDR_MASK </span><span id="to_4697" class="t s6_4697">Package </span><span id="tp_4697" class="t s6_4697">Uncore M-box 0 perfmon local box address mask </span>
<span id="tq_4697" class="t s6_4697">MSR. </span>
<span id="tr_4697" class="t s6_4697">E59H </span><span id="ts_4697" class="t s6_4697">3673 </span><span id="tt_4697" class="t s6_4697">MSR_S1_PMON_MATCH </span><span id="tu_4697" class="t s6_4697">Package </span><span id="tv_4697" class="t s6_4697">Uncore S-box 1 perfmon local box match MSR. </span>
<span id="tw_4697" class="t s6_4697">E5AH </span><span id="tx_4697" class="t s6_4697">3674 </span><span id="ty_4697" class="t s6_4697">MSR_S1_PMON_MASK </span><span id="tz_4697" class="t s6_4697">Package </span><span id="t10_4697" class="t s6_4697">Uncore S-box 1 perfmon local box mask MSR. </span>
<span id="t11_4697" class="t s6_4697">E5CH </span><span id="t12_4697" class="t s6_4697">3676 </span><span id="t13_4697" class="t s6_4697">MSR_M1_PMON_MM_CONFIG </span><span id="t14_4697" class="t s6_4697">Package </span><span id="t15_4697" class="t s6_4697">Uncore M-box 1 perfmon local box address </span>
<span id="t16_4697" class="t s6_4697">match/mask config MSR. </span>
<span id="t17_4697" class="t s6_4697">E5DH </span><span id="t18_4697" class="t s6_4697">3677 </span><span id="t19_4697" class="t s6_4697">MSR_M1_PMON_ADDR_MATCH </span><span id="t1a_4697" class="t s6_4697">Package </span><span id="t1b_4697" class="t s6_4697">Uncore M-box 1 perfmon local box address match </span>
<span id="t1c_4697" class="t s6_4697">MSR. </span>
<span id="t1d_4697" class="t s6_4697">E5EH </span><span id="t1e_4697" class="t s6_4697">3678 </span><span id="t1f_4697" class="t s6_4697">MSR_M1_PMON_ADDR_MASK </span><span id="t1g_4697" class="t s6_4697">Package </span><span id="t1h_4697" class="t s6_4697">Uncore M-box 1 perfmon local box address mask </span>
<span id="t1i_4697" class="t s6_4697">MSR. </span>
<span id="t1j_4697" class="t s6_4697">3B5H </span><span id="t1k_4697" class="t s6_4697">965 </span><span id="t1l_4697" class="t s6_4697">MSR_UNCORE_PMC5 </span><span id="t1m_4697" class="t s6_4697">Package </span><span id="t1n_4697" class="t s6_4697">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t1o_4697" class="t s6_4697">Configuration Facility.” </span>
<span id="t1p_4697" class="t s7_4697">Table 2-18. </span><span id="t1q_4697" class="t s7_4697">Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture </span>
<span id="t1r_4697" class="t s8_4697">Register </span>
<span id="t1s_4697" class="t s8_4697">Address </span><span id="t1t_4697" class="t s8_4697">Register Name / Bit Fields </span><span id="t1u_4697" class="t s8_4697">Scope </span><span id="t1v_4697" class="t s8_4697">Bit Description </span>
<span id="t1w_4697" class="t s8_4697">Hex </span><span id="t1x_4697" class="t s8_4697">Dec </span>
<span id="t1y_4697" class="t s6_4697">13CH </span><span id="t1z_4697" class="t s6_4697">316 </span><span id="t20_4697" class="t s6_4697">MSR_FEATURE_CONFIG </span><span id="t21_4697" class="t s6_4697">Core </span><span id="t22_4697" class="t s6_4697">AES Configuration (RW-L) </span>
<span id="t23_4697" class="t s6_4697">Privileged post-BIOS agent must provide a #GP handler </span>
<span id="t24_4697" class="t s6_4697">to handle unsuccessful read of this MSR. </span>
<span id="t25_4697" class="t s6_4697">1:0 </span><span id="t26_4697" class="t s6_4697">AES Configuration (RW-L) </span>
<span id="t27_4697" class="t s6_4697">Upon a successful read of this MSR, the configuration </span>
<span id="t28_4697" class="t s6_4697">of AES instruction set availability is as follows: </span>
<span id="t29_4697" class="t s6_4697">11b: AES instructions are not available until next </span>
<span id="t2a_4697" class="t s6_4697">RESET. </span>
<span id="t2b_4697" class="t s6_4697">Otherwise, AES instructions are available. </span>
<span id="t2c_4697" class="t s6_4697">Note, AES instruction set is not available if read is </span>
<span id="t2d_4697" class="t s6_4697">unsuccessful. If the configuration is not 01b, AES </span>
<span id="t2e_4697" class="t s6_4697">instructions can be mis-configured if a privileged agent </span>
<span id="t2f_4697" class="t s6_4697">unintentionally writes 11b. </span>
<span id="t2g_4697" class="t s6_4697">63:2 </span><span id="t2h_4697" class="t s6_4697">Reserved </span>
<span id="t2i_4697" class="t s6_4697">1A7H </span><span id="t2j_4697" class="t s6_4697">423 </span><span id="t2k_4697" class="t s6_4697">MSR_OFFCORE_RSP_1 </span><span id="t2l_4697" class="t s6_4697">Thread </span><span id="t2m_4697" class="t s6_4697">Offcore Response Event Select Register (R/W) </span>
<span id="t2n_4697" class="t s7_4697">Table 2-17. </span><span id="t2o_4697" class="t s7_4697">Additional MSRs in the Intel® Xeon® Processor 7500 Series (Contd.) </span>
<span id="t2p_4697" class="t s8_4697">Register </span>
<span id="t2q_4697" class="t s8_4697">Address </span><span id="t2r_4697" class="t s8_4697">Register Name / Bit Fields </span><span id="t2s_4697" class="t s8_4697">Scope </span><span id="t2t_4697" class="t s8_4697">Bit Description </span>
<span id="t2u_4697" class="t s8_4697">Hex </span><span id="t2v_4697" class="t s8_4697">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
