<?xml version="1.0" encoding="UTF-8"?>
<project xsi:noNamespaceSchemaLocation="http://www.sigasi.com/schemas/project-description.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <metadata>
      <file_format>1</file_format>
      <date>2020-02-27T11:44:47.885+01:00</date>
      <project_name>SweRV-LSP</project_name>
      <default_white_space>SPACES</default_white_space>
      <default_encoding>UTF-8</default_encoding>
   </metadata>
   <verilog_project_info>
      <default_language_level>verilog_2005</default_language_level>
      <verilog_sequences>
         <verilog_sequence>
            <preprocessor_settings>
               <includePaths>
                  <includePath>include/</includePath>
                  <includePath>default/</includePath>
               </includePaths>
               <defines>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE1</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE3</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_BYTE_WIDTH</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE0</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE2</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE1</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE3</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE0</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE2</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_INDEX1_LO</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE7</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MPICCFG_OFFSET</signature>
                     <body> 'h3000
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE6</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE5</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ENABLE4</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>ASSERT_ON</signature>
                     <body>
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_TOTAL_INT_PLUS1</signature>
                     <body> 9
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_SADR</signature>
                     <body> 32'hee000000
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_NUM_BANKS</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_LSU_BUS_TAG</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_EXTERNAL_DATA</signature>
                     <body> 'hc0580000
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MEIPT_OFFSET</signature>
                     <body> 'h3004
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE5</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE4</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE7</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MEIPL_OFFSET</signature>
                     <body> 'h0000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ENABLE6</signature>
                     <body> 1'h0
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_DATA_CELL</signature>
                     <body> ram_2048x39
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_ADDR_HI</signature>
                     <body> 7
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK0</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_ADDR_HI</signature>
                     <body> 5
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_DATA_CELL</signature>
                     <body> ram_256x34
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK1</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK2</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_NUM_BANKS_8</signature>
                     <body>
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK3</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK4</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DEC_INSTBUF_DEPTH</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK5</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK6</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_INDEX2_HI</signature>
                     <body> 7
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_MASK7</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_ECC_WIDTH</signature>
                     <body> 7
</body>
                  </define>
                  <define>
                     <signature>RV_STERR_ROLLBACK</signature>
                     <body> 0
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_BANK_BITS</signature>
                     <body> 3
</body>
                  </define>
                  <define>
                     <signature>TOP</signature>
                     <body> tb_top
</body>
                  </define>
                  <define>
                     <signature>RV_RET_STACK_SIZE</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_BITS</signature>
                     <body> 16
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_WIDTH_BITS</signature>
                     <body> 2
</body>
                  </define>
                  <define>
                     <signature>RV_LSU_NUM_NBLOAD</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_EADR</signature>
                     <body> 32'hee07ffff
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_SIZE</signature>
                     <body> 64
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_BANK_BITS</signature>
                     <body> 3
</body>
                  </define>
                  <define>
                     <signature>SDVT_AHB</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_ARRAY_DEPTH</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_OFFSET</signature>
                     <body> 28'h40000
</body>
                  </define>
                  <define>
                     <signature>RV_EXT_ADDRWIDTH</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_IC_DEPTH</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_BITS</signature>
                     <body> 19
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_INDEX_BITS</signature>
                     <body> 11
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_INDEX3_LO</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_TAG_LOW</signature>
                     <body> 6
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_REGION</signature>
                     <body> 4'he
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_BASE_ADDR</signature>
                     <body> 32'hf00c0000
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_ARRAY_DEPTH</signature>
                     <body> 16
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR6</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR7</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_BITS</signature>
                     <body> 15
</body>
                  </define>
                  <define>
                     <signature>RV_DEBUG_SB_MEM</signature>
                     <body> 'hb0580000
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_BTAG_SIZE</signature>
                     <body> 9
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_SADR</signature>
                     <body> 32'hf0040000
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_SIZE</signature>
                     <body> 512
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR0</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_XLEN</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR1</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_BTAG_FOLD</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_SIZE</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_EADR</signature>
                     <body> 32'hf004ffff
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR2</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR3</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR4</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_INST_ACCESS_ADDR5</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR6</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>TEC_RV_ICG</signature>
                     <body> clockhdr</body>
                  </define>
                  <define>
                     <signature>CPU_TOP</signature>
                     <body> `RV_TOP.swerv
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR7</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_ENABLE</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK5</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR2</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK6</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR3</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR4</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK7</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MEIP_OFFSET</signature>
                     <body> 'h1000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR5</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK1</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK2</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK3</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK4</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_HASH_STRING</signature>
                     <body> {ghr[3:2] ^ {ghr[3+1], {4-1-2{1'b0} } },hashin[5:4]^ghr[2-1:0]}
</body>
                  </define>
                  <define>
                     <signature>RV_TOP</signature>
                     <body> `TOP.rvtop
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_MASK0</signature>
                     <body> 'hffffffff
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_REGION</signature>
                     <body> 4'hf
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_NUM_BANKS_8</signature>
                     <body>
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_TAG_CELL</signature>
                     <body> ram_64x21
</body>
                  </define>
                  <define>
                     <signature>RV_LSU_SB_BITS</signature>
                     <body> 16
</body>
                  </define>
                  <define>
                     <signature>DATAWIDTH</signature>
                     <body> 64
</body>
                  </define>
                  <define>
                     <signature>RV_IFU_BUS_TAG</signature>
                     <body> 3
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_TADDR_HIGH</signature>
                     <body> 5
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_INDEX1_HI</signature>
                     <body> 5
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_ROWS</signature>
                     <body> 16384
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_GHR_RANGE</signature>
                     <body> 4:0
</body>
                  </define>
                  <define>
                     <signature>RV_EXTERNAL_PROG</signature>
                     <body> 'hb0000000
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_IC_INDEX</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_LSU_STBUF_DEPTH</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR0</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DATA_ACCESS_ADDR1</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_TAG_DEPTH</signature>
                     <body> 64
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_INDEX2_LO</signature>
                     <body> 6
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_DATA_CELL</signature>
                     <body> ram_16384x39
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_ADDR_LO</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_ADDR_LO</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_SIZE</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_SB_BUS_TAG</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_REGION</signature>
                     <body> 4'hf
</body>
                  </define>
                  <define>
                     <signature>RV_BUILD_AXI4</signature>
                     <body>
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_SIZE</signature>
                     <body> 128
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_DATA_WIDTH</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_TAG_HIGH</signature>
                     <body> 12
</body>
                  </define>
                  <define>
                     <signature>RV_LDERR_ROLLBACK</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_OFFSET</signature>
                     <body> 10'hc0000
</body>
                  </define>
                  <define>
                     <signature>RV_SERIALIO</signature>
                     <body> 'hd0580000
</body>
                  </define>
                  <define>
                     <signature>RV_BTB_INDEX3_HI</signature>
                     <body> 9
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_TOTAL_INT</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_GHR_SIZE</signature>
                     <body> 5
</body>
                  </define>
                  <define>
                     <signature>RV_LSU_NUM_NBLOAD_WIDTH</signature>
                     <body> 3
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_ROWS</signature>
                     <body> 2048
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_SIZE</signature>
                     <body> 16
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MEIE_OFFSET</signature>
                     <body> 'h2000
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_SIZE_512</signature>
                     <body>
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_SIZE_64</signature>
                     <body>
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_INDEX_BITS</signature>
                     <body> 14
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_GHR_PAD</signature>
                     <body> fghr[4],3'b0
</body>
                  </define>
                  <define>
                     <signature>RV_DMA_BUS_TAG</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MEIGWCLR_OFFSET</signature>
                     <body> 'h5000
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_RESERVED</signature>
                     <body> 'h1000
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_INT_WORDS</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>RV_RESET_VEC</signature>
                     <body> 'h80000000
</body>
                  </define>
                  <define>
                     <signature>RV_EXT_DATAWIDTH</signature>
                     <body> 64
</body>
                  </define>
                  <define>
                     <signature>CLOCK_PERIOD</signature>
                     <body> 100
</body>
                  </define>
                  <define>
                     <signature>RV_PIC_MEIGWCTRL_OFFSET</signature>
                     <body> 'h4000
</body>
                  </define>
                  <define>
                     <signature>RV_ICACHE_IC_ROWS</signature>
                     <body> 256
</body>
                  </define>
                  <define>
                     <signature>RV_EXTERNAL_DATA_1</signature>
                     <body> 'h00000000
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_FDATA_WIDTH</signature>
                     <body> 39
</body>
                  </define>
                  <define>
                     <signature>RV_NMI_VEC</signature>
                     <body> 'h11110000
</body>
                  </define>
                  <define>
                     <signature>RV_DCCM_ENABLE</signature>
                     <body> 1
</body>
                  </define>
                  <define>
                     <signature>REGWIDTH</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_NUMIREGS</signature>
                     <body> 32
</body>
                  </define>
                  <define>
                     <signature>RV_DMA_BUF_DEPTH</signature>
                     <body> 4
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_RESERVED</signature>
                     <body> 'h1000
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_OFFSET</signature>
                     <body> 10'he000000
</body>
                  </define>
                  <define>
                     <signature>RV_ICCM_NUM_BANKS</signature>
                     <body> 8
</body>
                  </define>
                  <define>
                     <signature>RV_TARGET</signature>
                     <body> default
</body>
                  </define>
                  <define>
                     <signature>RV_BHT_GHR_PAD2</signature>
                     <body> fghr[4:3],2'b0
</body>
                  </define>
               </defines>
            </preprocessor_settings>
            <verilog_files>
               <file>
                  <uri>dbg/dbg.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dec/dec.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dec/dec_decode_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dec/dec_gpr_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dec/dec_ib_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dec/dec_tlu_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dec/dec_trigger.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dma_ctrl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>dmi/dmi_jtag_to_core_sync.v</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
               </file>
               <file>
                  <uri>dmi/dmi_wrapper.v</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
               </file>
               <file>
                  <uri>dmi/rvjtag_tap.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>exu/exu.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>exu/exu_alu_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>exu/exu_div_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>exu/exu_mul_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_aln_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_bp_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_compress_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_ic_mem.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_iccm_mem.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_ifc_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>ifu/ifu_mem_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>include/swerv_types.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lib/ahb_to_axi4.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lib/axi4_to_ahb.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lib/beh_lib.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lib/mem_lib.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu6.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_addrcheck.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_bus_buffer.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_bus_intf.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_clkdomain.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_dccm_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_dccm_mem.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_ecc.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_lsc_ctl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_stbuf.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>lsu/lsu_trigger.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>mem.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>pic_ctrl.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>swerv.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
               <file>
                  <uri>swerv_wrapper.sv</uri>
                  <library>work</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>system_verilog_2012</language_level>
               </file>
            </verilog_files>
         </verilog_sequence>
      </verilog_sequences>
   </verilog_project_info>
</project>
