// Seed: 40228825
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    output wand id_6,
    input wire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input uwire id_11
    , id_13
);
  logic id_14;
  ;
  final begin : LABEL_0
    assert (id_8);
  end
  logic [-1 : -1] id_15;
  ;
  assign id_14 = id_1;
  assign id_13 = -1;
  always @(id_1 + 1'd0);
  logic   id_16 = id_14;
  integer id_17;
  ;
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
    , id_10,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6,
    input supply1 id_7,
    input tri id_8
);
  genvar id_11;
  assign id_11 = -1 * id_5;
  localparam id_12 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_7,
      id_3,
      id_6,
      id_8,
      id_5,
      id_7,
      id_3,
      id_0
  );
endmodule
