# Compile of conf_tb_siso_gen_calc_8.vhd failed with 1 errors.
# Compile of siso_gen_calc_arch.vhd failed with 1 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 12 errors.
# 5 compiles, 3 failed with 14 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 12 errors.
# Compile of conf_tb_siso_gen_calc_8.vhd failed with 1 errors.
# 5 compiles, 2 failed with 13 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 12 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 12 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 3 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc +notimingchecks -noglitch work.conf_tb_siso_gen_calc_8_mix
# vsim -voptargs="+acc" "+notimingchecks" -noglitch work.conf_tb_siso_gen_calc_8_mix 
# Start time: 21:25:48 on Oct 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd(161): (vopt-3473) Component instance "forcer : tvc_forcer" is not bound.
#         Region: /tb_siso_gen_top/tg/tvc
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "siso_gen(calc)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
# ** Warning: (vsim-3473) Component instance "forcer : tvc_forcer" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_siso_gen_top/tg/tvc File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
add wave -position end  sim:/tb_siso_gen_top/tg/data_in
add wave -position end  sim:/tb_siso_gen_top/tg/data_out
add wave -position end  sim:/tb_siso_gen_top/tg/clk
add wave -position end  sim:/tb_siso_gen_top/tg/reset
add wave -position end  sim:/tb_siso_gen_top/tg/req
add wave -position end  sim:/tb_siso_gen_top/tg/ready
run -all
# ** Failure: Input error while reading signal data_in at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/stimuli File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 61
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 1 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 1 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 4 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 28 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 28 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 3 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# Break key hit
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 90
restart -f
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# Break key hit
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 90
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
run -all
# ** Failure: Input error while reading signal operand1 at line nr. 1
#    Time: 5 ns  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
# ** Failure: Input error while reading signal operand2 at line nr. 1
#    Time: 10 ns  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 60
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 60
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
run
run -all
# ** Failure: Input error while reading signal operand1 at line nr. 1
#    Time: 5 ns  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 0 ps  Iteration: 0  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 39
run
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 18 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 18 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 18 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 18 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 17 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 17 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 16 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 16 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 21 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 21 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 21 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 21 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 20 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 20 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 18 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 18 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 15 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 15 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 16 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 16 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 14 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 14 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 13 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 13 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 13 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 13 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 10 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 10 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 40 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 40 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 38 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 38 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 37 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 37 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 31 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 31 errors.

# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 34 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 34 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 11 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 11 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 8 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 8 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 7 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 7 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 6 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 6 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 5 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 4 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 2 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 2 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# Break key hit
# Simulation stop requested.
add wave -position end  sim:/tb_siso_gen_top/tg/tvc/cur_state
add wave -position end  sim:/tb_siso_gen_top/tg/tvc/next_state
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# Break key hit
# Simulation stop requested.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 2 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Causality operation skipped due to absence of debug database file
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: Input error while reading signal opcode at line nr. 1
#    Time: 7500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 45
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 10 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 10 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 9 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 9 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 9 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 9 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 8 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 8 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 8 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 8 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for null operation ; expected: UUUUUUUU; read: UUUUUUUU
#    Time: 12500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: Input error while reading signal operand1 at line nr. 2
#    Time: 22500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 46
add wave -position end  sim:/tb_siso_gen_top/tg/tvc/data_out
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for null operation ; expected: UUUUUUUU; read: UUUUUUUU
#    Time: 12500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for addition ; expected: 00100111; read: UUUUUUUU
#    Time: 27500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for null operation ; expected: 00000000; read: UUUUUUUU
#    Time: 42500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 47500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Fatal error in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 119
# 
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 119 Process send_input
# 
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 119 Process send_input
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for addition ; expected: 00100111; read: UUUUUUUU
#    Time: 27500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for null operation ; expected: 00000000; read: UUUUUUUU
#    Time: 42500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 47500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Fatal error in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 121
# 
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 121 Process send_input
# 
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for addition ; expected: 00100111; read: UUUUUUUU
#    Time: 27500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for null operation ; expected: 00000000; read: UUUUUUUU
#    Time: 42500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 47500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Fatal error in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 121
# 
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 121 Process send_input
# 
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Note: Output error for addition ; expected: 00100111; read: UUUUUUUU
#    Time: 27500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for null operation ; expected: 00000000; read: UUUUUUUU
#    Time: 42500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 47500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Fatal error in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 121
# 
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 121 Process send_input
# 
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/mult_out
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/out1
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Note: Output error for addition ; expected: 00100111; read: UUUUUUUU
#    Time: 27500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for null operation ; expected: 00000000; read: UUUUUUUU
#    Time: 42500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 47500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Fatal error in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 121
# 
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 121 Process send_input
# 
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 3 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 47500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Fatal error in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 122
# 
# HDL call sequence:
# Stopped at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd 122 Process send_input
# 
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/expected_mult
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/last_opcode
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: Input error while reading signal operand1 at line nr. 1
#    Time: 7500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 47
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 1 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 1 error.
run -all
# ** Failure: Input error while reading signal operand2 at line nr. 1
#    Time: 12500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Subprogram check_read at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 47
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/opcode
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 2 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for addition ; expected: 00100111; read: UUUUUUUU
#    Time: 27500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for null operation ; expected: 00000000; read: UUUUUUUU
#    Time: 42500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for multiplication ; expected: 1111111111001000; read: UUUUUUUU
#    Time: 57500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for addition ; expected: 10101010; read: UUUUUUUU
#    Time: 72500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for addition ; expected: 01011000; read: UUUUUUUU
#    Time: 87500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "siso_gen(calc)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for multiplication ; expected: 1111111111001000; read: UUUUUUUU
#    Time: 57500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for multiplication ; expected: 1111111111001000; read: UUUUUUUU
#    Time: 62500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for multiplication bits 15-8 ; expected: 11111111; read: 00000000
#    Time: 57500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for multiplication bits 7-0 ; expected: 11001000; read: 00110001
#    Time: 62500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 1 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 2 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 7 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 7 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 5 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 5 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 4 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 1 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 5 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 4 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 3 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd failed with 12 errors.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 1 failed with 12 errors.
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tvc_siso_gen(tester)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Note: Output error for multiplication bits 15-8 ; expected: 11111111; read: 00000000
#    Time: 57500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for multiplication bits 7-0 ; expected: 11001000; read: 00110001
#    Time: 62500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 97500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
add wave -position end  sim:/tb_siso_gen_top/tg/duv/clk
add wave -position end  sim:/tb_siso_gen_top/tg/duv/data_in
add wave -position end  sim:/tb_siso_gen_top/tg/duv/data_out
add wave -position 1  sim:/tb_siso_gen_top/tg/duv/reset
add wave -position end  sim:/tb_siso_gen_top/tg/ready
add wave -position end  sim:/tb_siso_gen_top/tg/tvc/cur_state
add wave -position end  sim:/tb_siso_gen_top/tg/tvc/next_state
run -all
# ** Note: Output error for multiplication bits 15-8 ; expected: 11111111; read: 00000000
#    Time: 57500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for multiplication bits 7-0 ; expected: 11001000; read: 00110001
#    Time: 62500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 142500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/last_opcode
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/expected_output
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/expected_mult
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/out1
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/opcode
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/operand1
add wave -position end  /tb_siso_gen_top/tg/tvc/send_input/operand2
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# ** Note: Output error for multiplication bits 15-8 ; expected: 11111111; read: 00000000
#    Time: 57500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Note: Output error for multiplication bits 7-0 ; expected: 11001000; read: 00110001
#    Time: 62500 ps  Iteration: 1  Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 142500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# Compile of siso_gen_ent.vhd was successful.
# Compile of siso_gen_calc_arch.vhd was successful.
# Compile of tvc_siso_gen_ent.vhd was successful.
# Compile of tvc_siso_gen_tester_arch.vhd was successful.
# Compile of tb_siso_gen.vhd was successful.
# Compile of conf_tb_siso_gen_calc_8.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "siso_gen(calc)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_calc_8_mix#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(calc)#1
# Loading work.tvc_siso_gen(tester)#1
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 142500 ps  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/send_input File: /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd
# Break in Process send_input at /home/s3310914/Documents/ver/tvc_siso_gen_tester_arch.vhd line 66
# End time: 21:40:05 on Oct 02,2023, Elapsed time: 24:14:17
# Errors: 0, Warnings: 1
