<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/top_FPGA_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="common" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="top_fpga_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="25" />
   <wvobject fp_name="/top_fpga_tb/uut/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/clk_proc_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_proc_in</obj_property>
      <obj_property name="ObjectShortName">clk_proc_in</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/instructions" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instructions[15:0]</obj_property>
      <obj_property name="ObjectShortName">instructions[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/r1_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">r1_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">r1_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/r2_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">r2_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">r2_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/r1_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">r1_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">r1_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/r2_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">r2_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">r2_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/rd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/r_control" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">r_control</obj_property>
      <obj_property name="ObjectShortName">r_control</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/current_pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">current_pc[7:0]</obj_property>
      <obj_property name="ObjectShortName">current_pc[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/new_pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">new_pc[7:0]</obj_property>
      <obj_property name="ObjectShortName">new_pc[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/control_pc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">control_pc</obj_property>
      <obj_property name="ObjectShortName">control_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/incr_pc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">incr_pc</obj_property>
      <obj_property name="ObjectShortName">incr_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/opcode" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">opcode</obj_property>
      <obj_property name="ObjectShortName">opcode</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/alu1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu1[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/alu2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu2[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu2[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/alu_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/opcode_bits" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_bits[3:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_bits[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/opcode_string" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_string</obj_property>
      <obj_property name="ObjectShortName">opcode_string</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/reg2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">reg2[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg2[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/imval" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">imval[7:0]</obj_property>
      <obj_property name="ObjectShortName">imval[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/tail" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tail[2:0]</obj_property>
      <obj_property name="ObjectShortName">tail[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_fpga_tb/uut/Decoder_Controller_inst/temp" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">temp[5:0]</obj_property>
      <obj_property name="ObjectShortName">temp[5:0]</obj_property>
   </wvobject>
</wave_config>
