<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>FPGA Memory Types - Project F</title>
<meta name=theme-color><meta name=description content="Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This how to gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.128.2"><meta itemprop=name content="FPGA Memory Types"><meta itemprop=description content="Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This how to gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs."><meta itemprop=datePublished content="2020-08-24T00:00:00+00:00"><meta itemprop=dateModified content="2023-10-02T00:00:00+00:00"><meta itemprop=wordCount content="2153"><meta itemprop=image content="https://projectf.io/posts/fpga-memory-types/img/social/fpga-memory-types.jpg"><meta itemprop=keywords content="Memory"><meta property="og:url" content="https://projectf.io/posts/fpga-memory-types/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="FPGA Memory Types"><meta property="og:description" content="Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This how to gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2020-08-24T00:00:00+00:00"><meta property="article:modified_time" content="2023-10-02T00:00:00+00:00"><meta property="article:tag" content="Memory"><meta property="og:image" content="https://projectf.io/posts/fpga-memory-types/img/social/fpga-memory-types.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/fpga-memory-types/img/social/fpga-memory-types.jpg"><meta name=twitter:title content="FPGA Memory Types"><meta name=twitter:description content="Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This how to gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs."><link rel=canonical href=https://projectf.io/posts/fpga-memory-types/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">FPGA Memory Types</h1><div class="text-sm antialiased opacity-60">Published
<time>24 Aug 2020</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>02 Oct 2023</time></span></div></header><section><p>Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This <a href=/tutorials/#fpga-how-to>how to</a> gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs.</p><p>To give a sense of the memory capability of small FPGAs, I&rsquo;ve included the memory capabilities for Lattice iCE40 UP5K and Xilinx Spartan XC7S25. I use Kib for 1024 <em>bits</em> and KiB for 1024 <em>bytes</em>.</p><p>You can find memory designs in the <a href=/verilog-lib/>Project F Verilog Library</a>.</p><p><em>This is a draft post. More content to follow.</em></p><h2 id=contents>Contents</h2><ul><li><a href=#memory-terminology>Memory Terminology</a></li><li><a href=#flip-flops>Flip-Flops</a></li><li><a href=#distributed-ram>Distributed RAM</a></li><li><a href=#block-ram>Block RAM</a> and <a href=#ultraram>UltraRAM</a></li><li><a href=#high-bandwidth-memory>High Bandwidth Memory</a></li><li><a href=#static-ram>Static RAM</a></li><li><a href=#dynamic-ram>Dynamic RAM</a></li><li><a href=#pseudo-sram>Pseudo SRAM</a></li></ul><h2 id=memory-terminology>Memory Terminology</h2><ul><li><strong>Address Width</strong> - how many bits are needed to address all the elements in the memory array</li><li><strong>Bandwidth</strong> - how much data can be transferred by a memory interface each second</li><li><strong>(Data) Width</strong> - how many bits there are in each element</li><li><strong>Depth</strong> - how many elements there are in the memory array</li><li><strong>Organisation</strong> - <em>depth</em> x <em>width</em> (see below)</li><li><strong>Latency</strong> - how long it takes for a memory interface to start returning data</li></ul><p><em>ProTip: In SystemVerilog you can use <code>$clog2</code> to calculate the address width from the depth.</em></p><h3 id=memory-organisation>Memory Organisation</h3><p>Memory is described by its organisation: <strong>depth x width</strong></p><p>For example, a 4 Mib (megabit) SRAM could be organised as 512K x 8, which means it has 524288 (512 x 1024) locations, each of which holds 8 bits.</p><p>512K x 8 has 2<sup>19</sup> locations, so the address bus is 19 bits with an 8-bit data bus.</p><p>The same memory capacity could also be organised as 256K x 16, which means it has 262144 (256 x 1024) locations, each of which holds 16 bits.</p><p>256K x 16 has 2<sup>18</sup> locations, so the address bus is 18 bits with a 16-bit data bus.</p><p>The 16-bit organisation can transfer twice as much data per clock cycle but requires 7 more signals. In general, wider memories increase bandwidth but require more signals.</p><h2 id=flip-flops>Flip-Flops</h2><p>Flip-flops are the state keepers of FPGAs. Each flip-flop holds one bit.</p><p>When you create a simple counter, you&rsquo;re using flip-flops:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cnt <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;  <span style=color:#75715e>// 16 flip-flops
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        cnt <span style=color:#f92672>&lt;=</span> cnt <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// add one to the counter on every positive clock edge
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>Flip-flops let you break complex logic into multiple steps (pipelining) to run at a higher clock speed. Without flip-flops, signals would have to traverse your whole design in a single clock cycle; one complex piece of logic would slow everything down.</p><p>Other uses for flip-flops include in state machines, delaying signals, and forming CPU registers.</p><p>Flip-flops are great for saving state, but they&rsquo;re not suited to all but the smallest memories: their numbers are limited, they&rsquo;re spread throughout the FPGA (making routing larger memories hard), and they don&rsquo;t support multiple ports.</p><p>The Lattice iCE40 UP5K has 5280 flip-flops, while the Xilinx Spartan 7S25 has 29200.</p><h2 id=distributed-ram>Distributed RAM</h2><p>Distributed ram is built with LUTs. LUTs are usually used to create the logic of your design, but can also support memory in some FPGAs. Distributed ram is, as its name suggests, distributed throughout the FPGA. A single 6-input LUT can store 64 bits, while a 4-input LUT can store 16 bits.</p><p>Distributed ram is read asynchronously, but written to synchronously (requires a clock). Writes are limited to a single port, but you can read from up to four ports in some FPGAs. Distributed ram is flexible in the data width it supports, for example, if dealing with 32-level data you use a width of 5 bits.</p><p>Given the asynchronous nature of reads, distributed ram is ideal for fast buffers: you can read a value immediately, rather than waiting for the next clock tick. You can also use distributed ram to create small ROMs. However, distributed ram is not suited to large memories, you&rsquo;ll get better performance (and lower power consumption) for memories larger than about 128 bits (based on Xilinx 7 Series) using block ram (see next section).</p><p>In Xilinx 7 Series FPGAs, only LUTs in SLICEM blocks may be used as memory. A Spartan 7S25 FPGA has 14600 6-input LUTs, of which 5000 are SLICEM, so you have a maximum of: 5000 x 64 bits = 320000 bits.</p><p>For more on Xilinx distributed ram see <a href=https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf>UG474: 7 Series FPGAs Configurable Logic Block</a>.</p><p>The following SystemVerilog example shows a <strong>ROM</strong> module using distributed ram:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> rom_async #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> WIDTH<span style=color:#f92672>=</span><span style=color:#ae81ff>8</span>, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> DEPTH<span style=color:#f92672>=</span><span style=color:#ae81ff>256</span>, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> INIT_F<span style=color:#f92672>=</span><span style=color:#e6db74>&#34;&#34;</span>,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> ADDRW<span style=color:#f92672>=</span>$clog2(DEPTH)
</span></span><span style=display:flex><span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span>     <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] memory [DEPTH];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>initial</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (INIT_F <span style=color:#f92672>!=</span> <span style=color:#ae81ff>0</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;Creating rom_async from init file &#39;%s&#39;.&#34;</span>, INIT_F);
</span></span><span style=display:flex><span>            $readmemh(INIT_F, memory);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> data <span style=color:#f92672>=</span> memory[addr];
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>To learn more about loading memory with <code>$readmemh</code> and <code>$readmemb</code> see <a href=/posts/initialize-memory-in-verilog/>Initialize Memory in Verilog</a>.</p><h2 id=block-ram>Block RAM</h2><p>Block ram (BRAM) is implemented using dedicated ram circuitry within the FPGA and is ideal for memories from a few hundred bits up to hundreds of kilobits. But BRAM is not just better than distributed ram for larger memories: I&rsquo;d go so far as to say that block RAM is one of the great things about developing hardware with FPGAs.</p><p><em>Being written&mldr;</em></p><h3 id=xilinx-bram>Xilinx BRAM</h3><p>Xilinx 7 series FPGAs have 36 Kib BRAM blocks with two ports and up to 72 bit data width. Each port has an independent clock, so you can share data across clock domains. For example, you could have a RISC-V CPU accessing a block ram at 180 MHz, while your custom hardware accesses the same block at 133 MHz.</p><p>BRAMs are quite flexible in organisation; with two read/write ports (true dual-port BRAM) you can have data widths of 1, 2, 4, 9, 18, and 36 bits. The reasons the latter widths are multiples of 9 is because of ECC (error correction) support. For example, if you have 4-bit data then the organisation would be 8K x 4 (only 32 of the 36 Kib are used in this case). If you restrict yourself to one read and one write port (simple dual-port BRAM) then you can have 72-bit wide data.</p><p>Each 36 Kib block may also be split into two independent 18 Kib BRAMs, though the maximum data width of each is reduced.</p><ul><li>Inference vs Primitives</li><li>Larger memories with multiple blocks&mldr;</li><li>Byte-level writes&mldr;</li><li>Block ram columns&mldr;</li><li>Collisions occur when both ports access the same address&mldr;</li><li>Output registers for higher clock speeds&mldr;</li></ul><p>For more details on Xilinx BRAM see <a href=https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf>UG473: 7 Series FPGAs Memory Resources</a>.</p><blockquote><p><strong>BRAM Data Sheet Capacity</strong><br>Be careful when interpreting the headline BRAM capacity on FPGA data sheets. For example, if you look at Xilinx&rsquo;s <a href=https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf>7 Series Overview</a>, you&rsquo;ll see that the Spartan S25 has 1620 Kib of block ram. However, you shouldn&rsquo;t think of this as having ~200 KiB of ram like you would on a microcontroller. This figure includes the 9th bit usually used for error correction; for 32-bit data the capacity is 1440 Kib. More importantly, BRAM is composed of many small blocks spread across the FPGA: you can&rsquo;t expect to combine them all together into one big memory and get good performance.</p></blockquote><h3 id=ice40-bram>iCE40 BRAM</h3><p>iCE40 5UP has 4 Kib BRAMs&mldr;</p><p><em>Being written&mldr;</em></p><p>For more details on Lattice BRAM see <a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=47775">Memory Usage Guide for iCE40 Devices</a>.</p><h3 id=fifos>FIFOs</h3><p>First in, first out&mldr;</p><h3 id=example-modules>Example Modules</h3><p>The following example shows a dual-por block ram module for iCE40 (a port can only be read or write on this FPGA):</p><p><em>New example to be added</em></p><p>The following example shows a simple Xilinx block ram module using a single read and a single write port (ports may be both read and write):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> bram_basic_xc7 #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> WIDTH<span style=color:#f92672>=</span><span style=color:#ae81ff>8</span>, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> DEPTH<span style=color:#f92672>=</span><span style=color:#ae81ff>256</span>, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> INIT_F<span style=color:#f92672>=</span><span style=color:#e6db74>&#34;&#34;</span>,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> ADDRW<span style=color:#f92672>=</span>$clog2(DEPTH)
</span></span><span style=display:flex><span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,                       <span style=color:#75715e>// clock (port a &amp; b)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> we,                        <span style=color:#75715e>// write enable (port a)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr_write,    <span style=color:#75715e>// write address (port a)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr_read,     <span style=color:#75715e>// read address (port b)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_in,       <span style=color:#75715e>// data in (port a)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>     <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_out       <span style=color:#75715e>// data out (port b)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>/* verilator lint_off MULTIDRIVEN */</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] memory [DEPTH];
</span></span><span style=display:flex><span>    <span style=color:#75715e>/* verilator lint_on MULTIDRIVEN */</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>initial</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (INIT_F <span style=color:#f92672>!=</span> <span style=color:#ae81ff>0</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;Loading memory init file &#39;%s&#39; into bram_basic.&#34;</span>, INIT_F);
</span></span><span style=display:flex><span>            $readmemh(INIT_F, memory);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Port A: Sync Write
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (we) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            memory[addr_write] <span style=color:#f92672>&lt;=</span> data_in;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Port B: Sync Read
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        data_out <span style=color:#f92672>&lt;=</span> memory[addr_read];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>The following example shows a synchronous ROM module that should work with both Xilinx and Lattice BRAM:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> rom_sync #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> WIDTH<span style=color:#f92672>=</span><span style=color:#ae81ff>8</span>, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> DEPTH<span style=color:#f92672>=</span><span style=color:#ae81ff>512</span>, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> INIT_F<span style=color:#f92672>=</span><span style=color:#e6db74>&#34;&#34;</span>,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> ADDRW<span style=color:#f92672>=</span>$clog2(DEPTH)
</span></span><span style=display:flex><span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span>     <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] memory [DEPTH];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>initial</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (INIT_F <span style=color:#f92672>!=</span> <span style=color:#ae81ff>0</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;Creating rom_sync from init file &#39;%s&#39;.&#34;</span>, INIT_F);
</span></span><span style=display:flex><span>            $readmemh(INIT_F, memory);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        data <span style=color:#f92672>&lt;=</span> memory[addr];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h3 id=ultraram>UltraRAM</h3><p>UltraRAM is a type of memory available in Xilinx UltraScale and UltraScale+ FPGAs. UltraRAM is like block ram on steroids: bigger but less agile. The blocks are 288 Kib in size (eight times larger than regular BRAM): combining all the blocks in a column gives you up to 36 Mib of memory to play with. However, while UltraRAM is dual-ported, it does not support independent clocks on each port, and is a fixed 72 bits wide.</p><h2 id=high-bandwidth-memory>High Bandwidth Memory</h2><p><em>Being written&mldr;</em></p><p>Better known as <strong>HBM</strong> - Bandwidth, bandwidth and more bandwidth&mldr;</p><p>Found only on high-end FPGAs and graphics cards&mldr;</p><h2 id=static-ram>Static RAM</h2><p><em>Being written&mldr;</em></p><p>If you were to imagine a memory chip, you&rsquo;d probably imagine something like static ram (<strong>SRAM</strong>). You provide the address of a the element you want on the address bus, wait some nanoseconds and the data is returned on the data bus.</p><p>SRAM&rsquo;s big issue is cost, which also limits the capacities its available in.</p><p>Few recent FPGA dev boards include SRAM, which is a shame, as this ram is ideal for beginners and low-latency hardware designs. One that does is the Digilent <a href=https://reference.digilentinc.com/reference/programmable-logic/cmod-a7/reference-manual>Cmod A7</a>, which features 4 Mib (512K x 8) of 8ns SRAM.</p><p>Static RAM is available in both synchronous and asynchronous types&mldr;</p><h3 id=asynchronous-sram>Asynchronous SRAM</h3><p>Async SRAM doesn&rsquo;t use a clock&mldr; speed in nanoseconds</p><p>Async SRAM is most commonly ~3V, which work well with current FPGA designs.</p><p>4 Mib asynchronous SRAMs ICs are cheap (for SRAM) and widely available at speeds of 10 ns with a 8 or 16-bit data bus. A 4 Mib (512 KiB) 10ns SRAM costs around $2 in small quantities. A 4 Mib (512K x 8) SRAM has 8 data pins and 19 address pins, and typically three control pins: write enable, output enable, and chip select.</p><h3 id=synchronous-sram>Synchronous SRAM</h3><p>Faster SRAM is clocked&mldr; speed in megahertz&mldr; not always full random I/O&mldr; pipelined vs flow-through&mldr;</p><p>The iCE40 UP FPGAs include Synchronous SRAM, see <a href=/posts/spram-ice40-fpga/>SPRAM on iCE40 FPGA</a>.</p><h2 id=dynamic-ram>Dynamic RAM</h2><p><em>Being written&mldr;</em></p><p><strong>DRAM</strong> is the everyday memory that forms the main memory in your PC. Dynamic ram needs to be refreshed periodically, otherwise the data is lost. It&rsquo;s cheap and offers plenty of bandwidth, but DRAM is complex to interface with: you&rsquo;re almost certainly going to have to use vendor IP blocks and a cache to make DRAM usable. If you&rsquo;re accessing data sequentially, or interfacing with a CPU via a cache, then DRAM works well, but for random I/O the high latency is a significant issue.</p><h2 id=pseudo-sram>Pseudo SRAM</h2><p><em>Being written&mldr;</em></p><p>SRAM is expensive, and DRAM is complex, and both use a significant number of I/O pins. By using a self-refreshing circuit <em>and</em> a simplified interface, similar to SPI flash, a new type of ram can be created. This type of ram is usually referred to as <strong>Pseudo SRAM</strong>.</p><p>The two interfaces you&rsquo;ll come across are <strong>HyperRAM</strong>, created by <a href=https://www.cypress.com/products/hyperram-memory>Cypress</a>, and <strong>xSPI (OctalSPI)</strong>, standardised by <a href=https://www.jedec.org/standards-documents/docs/jesd251a>JEDEC</a> in early 2020. In both cases you only need 11 or 12 FPGA pins to interface with the ram. As of summer 2020 this ram is available in capacities up to 256 Mib (32 MiB) in 1.8V and 3V. 64 Mib (8 MiB) parts costs around $3 in small quantities.</p><p>We haven&rsquo;t seen this ram on many FPGA dev boards, but Kevin Hubbard&rsquo;s open source <a href=https://github.com/blackmesalabs/hyperram>HyperRAM Pmod</a> has proved popular, and is available pre-assembled from <a href=https://1bitsquared.com/products/pmod-hyperram>1BitSquared</a>. I hope we&rsquo;ll see an updated version with faster xSPI ram in due course.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>You might be interested in <a href=/posts/initialize-memory-in-verilog/>Initialize Memory in Verilog</a>. You can also check out my <a href=/tutorials/>FPGA & RISC-V Tutorials</a>.</p><p>Get in touch on <a href=https://mastodon.social/@WillFlux>Mastodon</a>, <a href=https://willflux.bsky.social>Bluesky</a>, or <a href=https://x.com/WillFlux>X</a>. Enjoy my work? Please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. 🙏</p><p><em>The wonderful image of the Micron MT4C1024 DRAM used in the social media card for this post comes from <a href=https://zeptobars.com/en/read/Micron-MT4C1024-dram>Zeptobars</a> and is licensed under a <a href=https://creativecommons.org/licenses/by/3.0/>Creative Commons licence</a>.</em></p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/memory>memory</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: FPGA and RISC-V. Only hardware makes it possible!
&copy; 2025 Will Green.</div></footer></body></html>