
####################################################
# Sites
sites - DSP48_X0Y64 DSP48_X0Y65 DSP48_X0Y66 DSP48_X0Y67 DSP48_X0Y68 DSP48_X0Y69 DSP48_X0Y70 DSP48_X0Y71 RAMB18_X0Y64 RAMB18_X0Y65 RAMB18_X0Y66 RAMB18_X0Y67 RAMB18_X0Y68 RAMB18_X0Y69 RAMB18_X0Y70 RAMB18_X0Y71 RAMB36_X0Y32 RAMB36_X0Y33 RAMB36_X0Y34 RAMB36_X0Y35 SLICE_X10Y156 SLICE_X10Y157 SLICE_X10Y158 SLICE_X10Y159 SLICE_X10Y160 SLICE_X10Y161 SLICE_X10Y162 SLICE_X10Y163 SLICE_X10Y164 SLICE_X10Y165 SLICE_X10Y166 SLICE_X10Y167 SLICE_X10Y168 SLICE_X10Y169 SLICE_X10Y170 SLICE_X10Y171 SLICE_X10Y172 SLICE_X10Y173 SLICE_X10Y174 SLICE_X10Y175 SLICE_X10Y176 SLICE_X10Y177 SLICE_X10Y178 SLICE_X10Y179 SLICE_X11Y156 SLICE_X11Y157 SLICE_X11Y158 SLICE_X11Y159 SLICE_X11Y160 SLICE_X11Y161 SLICE_X11Y162 SLICE_X11Y163 SLICE_X11Y164 SLICE_X11Y165 SLICE_X11Y166 SLICE_X11Y167 SLICE_X11Y168 SLICE_X11Y169 SLICE_X11Y170 SLICE_X11Y171 SLICE_X11Y172 SLICE_X11Y173 SLICE_X11Y174 SLICE_X11Y175 SLICE_X11Y176 SLICE_X11Y177 SLICE_X11Y178 SLICE_X11Y179 SLICE_X12Y156 SLICE_X12Y157 SLICE_X12Y158 SLICE_X12Y159 SLICE_X12Y160 SLICE_X12Y161 SLICE_X12Y162 SLICE_X12Y163 SLICE_X12Y164 SLICE_X12Y165 SLICE_X12Y166 SLICE_X12Y167 SLICE_X12Y168 SLICE_X12Y169 SLICE_X12Y170 SLICE_X12Y171 SLICE_X12Y172 SLICE_X12Y173 SLICE_X12Y174 SLICE_X12Y175 SLICE_X12Y176 SLICE_X12Y177 SLICE_X12Y178 SLICE_X12Y179 SLICE_X13Y156 SLICE_X13Y157 SLICE_X13Y158 SLICE_X13Y159 SLICE_X13Y160 SLICE_X13Y161 SLICE_X13Y162 SLICE_X13Y163 SLICE_X13Y164 SLICE_X13Y165 SLICE_X13Y166 SLICE_X13Y167 SLICE_X13Y168 SLICE_X13Y169 SLICE_X13Y170 SLICE_X13Y171 SLICE_X13Y172 SLICE_X13Y173 SLICE_X13Y174 SLICE_X13Y175 SLICE_X13Y176 SLICE_X13Y177 SLICE_X13Y178 SLICE_X13Y179 SLICE_X14Y156 SLICE_X14Y157 SLICE_X14Y158 SLICE_X14Y159 SLICE_X14Y160 SLICE_X14Y161 SLICE_X14Y162 SLICE_X14Y163 SLICE_X14Y164 SLICE_X14Y165 SLICE_X14Y166 SLICE_X14Y167 SLICE_X14Y168 SLICE_X14Y169 SLICE_X14Y170 SLICE_X14Y171 SLICE_X14Y172 SLICE_X14Y173 SLICE_X14Y174 SLICE_X14Y175 SLICE_X14Y176 SLICE_X14Y177 SLICE_X14Y178 SLICE_X14Y179 SLICE_X15Y156 SLICE_X15Y157 SLICE_X15Y158 SLICE_X15Y159 SLICE_X15Y160 SLICE_X15Y161 SLICE_X15Y162 SLICE_X15Y163 SLICE_X15Y164 SLICE_X15Y165 SLICE_X15Y166 SLICE_X15Y167 SLICE_X15Y168 SLICE_X15Y169 SLICE_X15Y170 SLICE_X15Y171 SLICE_X15Y172 SLICE_X15Y173 SLICE_X15Y174 SLICE_X15Y175 SLICE_X15Y176 SLICE_X15Y177 SLICE_X15Y178 SLICE_X15Y179 SLICE_X16Y156 SLICE_X16Y157 SLICE_X16Y158 SLICE_X16Y159 SLICE_X16Y160 SLICE_X16Y161 SLICE_X16Y162 SLICE_X16Y163 SLICE_X16Y164 SLICE_X16Y165 SLICE_X16Y166 SLICE_X16Y167 SLICE_X16Y168 SLICE_X16Y169 SLICE_X16Y170 SLICE_X16Y171 SLICE_X16Y172 SLICE_X16Y173 SLICE_X16Y174 SLICE_X16Y175 SLICE_X16Y176 SLICE_X16Y177 SLICE_X16Y178 SLICE_X16Y179 SLICE_X17Y156 SLICE_X17Y157 SLICE_X17Y158 SLICE_X17Y159 SLICE_X17Y160 SLICE_X17Y161 SLICE_X17Y162 SLICE_X17Y163 SLICE_X17Y164 SLICE_X17Y165 SLICE_X17Y166 SLICE_X17Y167 SLICE_X17Y168 SLICE_X17Y169 SLICE_X17Y170 SLICE_X17Y171 SLICE_X17Y172 SLICE_X17Y173 SLICE_X17Y174 SLICE_X17Y175 SLICE_X17Y176 SLICE_X17Y177 SLICE_X17Y178 SLICE_X17Y179 SLICE_X6Y156 SLICE_X6Y157 SLICE_X6Y158 SLICE_X6Y159 SLICE_X6Y160 SLICE_X6Y161 SLICE_X6Y162 SLICE_X6Y163 SLICE_X6Y164 SLICE_X6Y165 SLICE_X6Y166 SLICE_X6Y167 SLICE_X6Y168 SLICE_X6Y169 SLICE_X6Y170 SLICE_X6Y171 SLICE_X6Y172 SLICE_X6Y173 SLICE_X6Y174 SLICE_X6Y175 SLICE_X6Y176 SLICE_X6Y177 SLICE_X6Y178 SLICE_X6Y179 SLICE_X7Y156 SLICE_X7Y157 SLICE_X7Y158 SLICE_X7Y159 SLICE_X7Y160 SLICE_X7Y161 SLICE_X7Y162 SLICE_X7Y163 SLICE_X7Y164 SLICE_X7Y165 SLICE_X7Y166 SLICE_X7Y167 SLICE_X7Y168 SLICE_X7Y169 SLICE_X7Y170 SLICE_X7Y171 SLICE_X7Y172 SLICE_X7Y173 SLICE_X7Y174 SLICE_X7Y175 SLICE_X7Y176 SLICE_X7Y177 SLICE_X7Y178 SLICE_X7Y179 SLICE_X8Y156 SLICE_X8Y157 SLICE_X8Y158 SLICE_X8Y159 SLICE_X8Y160 SLICE_X8Y161 SLICE_X8Y162 SLICE_X8Y163 SLICE_X8Y164 SLICE_X8Y165 SLICE_X8Y166 SLICE_X8Y167 SLICE_X8Y168 SLICE_X8Y169 SLICE_X8Y170 SLICE_X8Y171 SLICE_X8Y172 SLICE_X8Y173 SLICE_X8Y174 SLICE_X8Y175 SLICE_X8Y176 SLICE_X8Y177 SLICE_X8Y178 SLICE_X8Y179 SLICE_X9Y156 SLICE_X9Y157 SLICE_X9Y158 SLICE_X9Y159 SLICE_X9Y160 SLICE_X9Y161 SLICE_X9Y162 SLICE_X9Y163 SLICE_X9Y164 SLICE_X9Y165 SLICE_X9Y166 SLICE_X9Y167 SLICE_X9Y168 SLICE_X9Y169 SLICE_X9Y170 SLICE_X9Y171 SLICE_X9Y172 SLICE_X9Y173 SLICE_X9Y174 SLICE_X9Y175 SLICE_X9Y176 SLICE_X9Y177 SLICE_X9Y178 SLICE_X9Y179

####################################################
# Cells
FSM_sequential_state[0]_i_1 - 
nets: {FSM_sequential_state[0]_i_1_n_0 FSM_sequential_state[0]_i_1/O}, {processor/instruction[15] FSM_sequential_state[0]_i_1/I0}, {processor/instruction[14] FSM_sequential_state[0]_i_1/I1}, {processor/instruction[13] FSM_sequential_state[0]_i_1/I2}, {processor/instruction[12] FSM_sequential_state[0]_i_1/I3}, {processor/instruction[11] FSM_sequential_state[0]_i_1/I4}, {FSM_sequential_state[0]_i_2_n_0 FSM_sequential_state[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8001FFFF00000000, 
LOC: SLICE_X9Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_state[0]_i_2 - 
nets: {FSM_sequential_state[0]_i_2_n_0 FSM_sequential_state[0]_i_2/O}, {processor/control_unit_i/state[0] FSM_sequential_state[0]_i_2/I0}, {processor/control_unit_i/state[2] FSM_sequential_state[0]_i_2/I1}, {processor/control_unit_i/state[3] FSM_sequential_state[0]_i_2/I2}, {processor/control_unit_i/state[4] FSM_sequential_state[0]_i_2/I3}, {processor/control_unit_i/state[1] FSM_sequential_state[0]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X9Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_state[1]_i_1 - 
nets: {FSM_sequential_state[1]_i_1_n_0 FSM_sequential_state[1]_i_1/O}, {FSM_sequential_state[1]_i_2_n_0 FSM_sequential_state[1]_i_1/I0}, {processor/instruction[14] FSM_sequential_state[1]_i_1/I1}, {processor/instruction[13] FSM_sequential_state[1]_i_1/I2}, {FSM_sequential_state[1]_i_3_n_0 FSM_sequential_state[1]_i_1/I3}, {FSM_sequential_state[1]_i_4_n_0 FSM_sequential_state[1]_i_1/I4}, {processor/instruction[15] FSM_sequential_state[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFAAFFFEFFAA, 
LOC: SLICE_X9Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_state[1]_i_2 - 
nets: {FSM_sequential_state[1]_i_2_n_0 FSM_sequential_state[1]_i_2/O}, {processor/control_unit_i/state[4] FSM_sequential_state[1]_i_2/I0}, {processor/control_unit_i/state[2] FSM_sequential_state[1]_i_2/I1}, {processor/control_unit_i/_n_0 FSM_sequential_state[1]_i_2/I2}, {FSM_sequential_state[1]_i_5_n_0 FSM_sequential_state[1]_i_2/I3}, {processor/control_unit_i/state[3] FSM_sequential_state[1]_i_2/I4}, {processor/control_unit_i/state[1] FSM_sequential_state[1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7777FFFFAFAAAFAA, 
LOC: SLICE_X9Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_state[1]_i_3 - 
nets: {FSM_sequential_state[1]_i_3_n_0 FSM_sequential_state[1]_i_3/O}, {processor/control_unit_i/state[1] FSM_sequential_state[1]_i_3/I0}, {processor/control_unit_i/state[2] FSM_sequential_state[1]_i_3/I1}, {processor/control_unit_i/state[3] FSM_sequential_state[1]_i_3/I2}, {processor/control_unit_i/state[0] FSM_sequential_state[1]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFF54, 
LOC: SLICE_X9Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_state[1]_i_4 - 
nets: {FSM_sequential_state[1]_i_4_n_0 FSM_sequential_state[1]_i_4/O}, {processor/instruction[12] FSM_sequential_state[1]_i_4/I0}, {processor/instruction[11] FSM_sequential_state[1]_i_4/I1}, {processor/control_unit_i/state[1] FSM_sequential_state[1]_i_4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X9Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_state[1]_i_5 - 
nets: {FSM_sequential_state[1]_i_5_n_0 FSM_sequential_state[1]_i_5/O}, {processor/instruction[14] FSM_sequential_state[1]_i_5/I0}, {processor/instruction[13] FSM_sequential_state[1]_i_5/I1}, {processor/instruction[15] FSM_sequential_state[1]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X10Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_state[2]_i_1 - 
nets: {FSM_sequential_state[2]_i_1_n_0 FSM_sequential_state[2]_i_1/O}, {processor/control_unit_i/state[1] FSM_sequential_state[2]_i_1/I0}, {processor/instruction[11] FSM_sequential_state[2]_i_1/I1}, {processor/instruction[12] FSM_sequential_state[2]_i_1/I2}, {processor/instruction[13] FSM_sequential_state[2]_i_1/I3}, {FSM_sequential_state[4]_i_4_n_0 FSM_sequential_state[2]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFF5401, 
LOC: SLICE_X10Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_state[3]_i_1 - 
nets: {FSM_sequential_state[3]_i_1_n_0 FSM_sequential_state[3]_i_1/O}, {FSM_sequential_state[3]_i_2_n_0 FSM_sequential_state[3]_i_1/I0}, {FSM_sequential_state[3]_i_3_n_0 FSM_sequential_state[3]_i_1/I1}, {processor/control_unit_i/state[4] FSM_sequential_state[3]_i_1/I2}, {processor/control_unit_i/state[2] FSM_sequential_state[3]_i_1/I3}, {processor/control_unit_i/state[1] FSM_sequential_state[3]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEFFFFEFE, 
LOC: SLICE_X10Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_state[3]_i_2 - 
nets: {FSM_sequential_state[3]_i_2_n_0 FSM_sequential_state[3]_i_2/O}, {processor/control_unit_i/state[1] FSM_sequential_state[3]_i_2/I0}, {processor/instruction[11] FSM_sequential_state[3]_i_2/I1}, {processor/instruction[12] FSM_sequential_state[3]_i_2/I2}, {processor/instruction[14] FSM_sequential_state[3]_i_2/I3}, {processor/instruction[13] FSM_sequential_state[3]_i_2/I4}, {FSM_sequential_state[1]_i_3_n_0 FSM_sequential_state[3]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF55005401, 
LOC: SLICE_X9Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_state[3]_i_3 - 
nets: {FSM_sequential_state[3]_i_3_n_0 FSM_sequential_state[3]_i_3/O}, {processor/instruction[13] FSM_sequential_state[3]_i_3/I0}, {processor/instruction[14] FSM_sequential_state[3]_i_3/I1}, {processor/instruction[15] FSM_sequential_state[3]_i_3/I2}, {processor/instruction[12] FSM_sequential_state[3]_i_3/I3}, {processor/control_unit_i/state[3] FSM_sequential_state[3]_i_3/I4}, {processor/control_unit_i/state[1] FSM_sequential_state[3]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000FFFF00010001, 
LOC: SLICE_X10Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_state[4]_i_1 - 
nets: {FSM_sequential_state[4]_i_1_n_0 FSM_sequential_state[4]_i_1/O}, {processor/control_unit_i/state[3] FSM_sequential_state[4]_i_1/I0}, {processor/control_unit_i/state[1] FSM_sequential_state[4]_i_1/I1}, {processor/control_unit_i/state[4] FSM_sequential_state[4]_i_1/I2}, {processor/control_unit_i/state[2] FSM_sequential_state[4]_i_1/I3}, {processor/control_unit_i/state[0] FSM_sequential_state[4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h7FFFFFFF, 
LOC: SLICE_X9Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_state[4]_i_2 - 
nets: {FSM_sequential_state[4]_i_2_n_0 FSM_sequential_state[4]_i_2/O}, {processor/control_unit_i/state[1] FSM_sequential_state[4]_i_2/I0}, {processor/instruction[15] FSM_sequential_state[4]_i_2/I1}, {processor/instruction[12] FSM_sequential_state[4]_i_2/I2}, {FSM_sequential_state[4]_i_3_n_0 FSM_sequential_state[4]_i_2/I3}, {processor/instruction[11] FSM_sequential_state[4]_i_2/I4}, {FSM_sequential_state[4]_i_4_n_0 FSM_sequential_state[4]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF44454440, 
LOC: SLICE_X10Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_state[4]_i_3 - 
nets: {FSM_sequential_state[4]_i_3_n_0 FSM_sequential_state[4]_i_3/O}, {processor/instruction[13] FSM_sequential_state[4]_i_3/I0}, {processor/instruction[14] FSM_sequential_state[4]_i_3/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X10Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_state[4]_i_4 - 
nets: {FSM_sequential_state[4]_i_4_n_0 FSM_sequential_state[4]_i_4/O}, {processor/control_unit_i/state[4] FSM_sequential_state[4]_i_4/I0}, {processor/control_unit_i/state[2] FSM_sequential_state[4]_i_4/I1}, {processor/control_unit_i/state[1] FSM_sequential_state[4]_i_4/I2}, {processor/control_unit_i/state[0] FSM_sequential_state[4]_i_4/I3}, {processor/control_unit_i/state[3] FSM_sequential_state[4]_i_4/I4}, {FSM_sequential_state[3]_i_3_n_0 FSM_sequential_state[4]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF7F7F7F7E, 
LOC: SLICE_X10Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_reg_rep[10]_i_2 - 
nets: {PC_reg_rep[10]_i_2_n_0 PC_reg_rep[10]_i_2/O}, {PC0[10] PC_reg_rep[10]_i_2/I0}, {processor/ninst_addr[10] PC_reg_rep[10]_i_2/I1}, {processor/selpc PC_reg_rep[10]_i_2/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X8Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

PC_reg_rep[4]_i_1 - 
nets: {PC_reg_rep[4]_i_1_n_0 PC_reg_rep[4]_i_1/O}, {PC0[4] PC_reg_rep[4]_i_1/I0}, {processor/ninst_addr[4] PC_reg_rep[4]_i_1/I1}, {processor/selpc PC_reg_rep[4]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

PC_rep[0]_i_1 - 
nets: {PC_rep[0]_i_1_n_0 PC_rep[0]_i_1/O}, {PC_rep[0]_i_2_n_0 PC_rep[0]_i_1/I0}, {PC_rep[0]_i_3_n_0 PC_rep[0]_i_1/I1}, {processor/selpc PC_rep[0]_i_1/I2}, {din[0] PC_rep[0]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hE0EF, 
LOC: SLICE_X12Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

PC_rep[0]_i_2 - 
nets: {PC_rep[0]_i_2_n_0 PC_rep[0]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[0]_i_2/I0}, {processor/c PC_rep[0]_i_2/I1}, {processor/instruction[0] PC_rep[0]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[0]_i_2/I3}, {dout[0] PC_rep[0]_i_2/I4}, {PC_rep[5]_i_6_n_0 PC_rep[0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF020FFFFF020F020, 
LOC: SLICE_X13Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[0]_i_3 - 
nets: {PC_rep[0]_i_3_n_0 PC_rep[0]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[0]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[0]_i_3/I1}, {processor/c PC_rep[0]_i_3/I2}, {processor/instruction[0] PC_rep[0]_i_3/I3}, {processor/z PC_rep[0]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[0]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X12Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[10]_i_1 - 
nets: {processor/ldpc PC_rep[10]_i_1/O}, {processor/control_unit_i/state[4] PC_rep[10]_i_1/I0}, {processor/control_unit_i/state[2] PC_rep[10]_i_1/I1}, {processor/control_unit_i/state[1] PC_rep[10]_i_1/I2}, {processor/control_unit_i/state[0] PC_rep[10]_i_1/I3}, {processor/control_unit_i/state[3] PC_rep[10]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h7F7FFFFE, 
LOC: SLICE_X8Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[10]_i_10 - 
nets: {PC_rep[10]_i_10_n_0 PC_rep[10]_i_10/O}, {processor/control_unit_i/state[4] PC_rep[10]_i_10/I0}, {processor/control_unit_i/state[1] PC_rep[10]_i_10/I1}, {processor/control_unit_i/state[3] PC_rep[10]_i_10/I2}, {processor/control_unit_i/state[2] PC_rep[10]_i_10/I3}, {processor/control_unit_i/state[0] PC_rep[10]_i_10/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h40000040, 
LOC: SLICE_X12Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[10]_i_11 - 
nets: {PC_rep[10]_i_11_n_0 PC_rep[10]_i_11/O}, {PC_rep[5]_i_6_n_0 PC_rep[10]_i_11/I0}, {dout[10] PC_rep[10]_i_11/I1}, {dout[9] PC_rep[10]_i_11/I2}, {processor/data_path_i/PC_rep[10]_i_16_n_0 PC_rep[10]_i_11/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h2888, 
LOC: SLICE_X8Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

PC_rep[10]_i_12 - 
nets: {PC_rep[10]_i_12_n_0 PC_rep[10]_i_12/O}, {processor/control_unit_i/state[0] PC_rep[10]_i_12/I0}, {processor/control_unit_i/state[1] PC_rep[10]_i_12/I1}, {processor/control_unit_i/state[4] PC_rep[10]_i_12/I2}, {processor/control_unit_i/state[3] PC_rep[10]_i_12/I3}, {processor/control_unit_i/state[2] PC_rep[10]_i_12/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h04200000, 
LOC: SLICE_X12Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[10]_i_13 - 
nets: {PC_rep[10]_i_13_n_0 PC_rep[10]_i_13/O}, {PC_rep[8]_i_5_n_0 PC_rep[10]_i_13/I0}, {PC_rep[8]_i_6_n_0 PC_rep[10]_i_13/I1}, {processor/c PC_rep[10]_i_13/I2}, {processor/instruction[10] PC_rep[10]_i_13/I3}, {processor/z PC_rep[10]_i_13/I4}, {PC_rep[10]_i_8_n_0 PC_rep[10]_i_13/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X8Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[10]_i_14 - 
nets: {PC_rep[10]_i_14_n_0 PC_rep[10]_i_14/O}, {processor/control_unit_i/state[3] PC_rep[10]_i_14/I0}, {processor/control_unit_i/state[1] PC_rep[10]_i_14/I1}, {processor/control_unit_i/state[4] PC_rep[10]_i_14/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X12Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

PC_rep[10]_i_15 - 
nets: {PC_rep[10]_i_15_n_0 PC_rep[10]_i_15/O}, {processor/control_unit_i/state[3] PC_rep[10]_i_15/I0}, {processor/control_unit_i/state[2] PC_rep[10]_i_15/I1}, {processor/control_unit_i/state[0] PC_rep[10]_i_15/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X12Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

PC_rep[10]_i_3 - 
nets: {processor/selpc PC_rep[10]_i_3/O}, {PC_rep[10]_i_6_n_0 PC_rep[10]_i_3/I0}, {PC_rep[10]_i_7_n_0 PC_rep[10]_i_3/I1}, {PC_rep[10]_i_8_n_0 PC_rep[10]_i_3/I2}, {processor/z PC_rep[10]_i_3/I3}, {PC_rep[10]_i_9_n_0 PC_rep[10]_i_3/I4}, {PC_rep[10]_i_10_n_0 PC_rep[10]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFEEFE, 
LOC: SLICE_X12Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[10]_i_4 - 
nets: {PC0[10] PC_rep[10]_i_4/O}, {PC_rep[9]_i_3_n_0 PC_rep[10]_i_4/I0}, {din[9] PC_rep[10]_i_4/I1}, {din[8] PC_rep[10]_i_4/I2}, {din[7] PC_rep[10]_i_4/I3}, {din[10] PC_rep[10]_i_4/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h7FFF8000, 
LOC: SLICE_X8Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[10]_i_5 - 
nets: {processor/ninst_addr[10] PC_rep[10]_i_5/O}, {PC_rep[10]_i_11_n_0 PC_rep[10]_i_5/I0}, {PC_rep[10]_i_10_n_0 PC_rep[10]_i_5/I1}, {processor/instruction[10] PC_rep[10]_i_5/I2}, {processor/c PC_rep[10]_i_5/I3}, {PC_rep[10]_i_12_n_0 PC_rep[10]_i_5/I4}, {PC_rep[10]_i_13_n_0 PC_rep[10]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEAFAEAEA, 
LOC: SLICE_X8Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[10]_i_6 - 
nets: {PC_rep[10]_i_6_n_0 PC_rep[10]_i_6/O}, {processor/c PC_rep[10]_i_6/I0}, {processor/control_unit_i/state[0] PC_rep[10]_i_6/I1}, {PC_rep[10]_i_14_n_0 PC_rep[10]_i_6/I2}, {PC_rep[10]_i_15_n_0 PC_rep[10]_i_6/I3}, {processor/z PC_rep[10]_i_6/I4}, {processor/control_unit_i/state[4] PC_rep[10]_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD0FF1010D0D01010, 
LOC: SLICE_X12Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[10]_i_7 - 
nets: {PC_rep[10]_i_7_n_0 PC_rep[10]_i_7/O}, {processor/c PC_rep[10]_i_7/I0}, {processor/control_unit_i/state[1] PC_rep[10]_i_7/I1}, {processor/control_unit_i/state[4] PC_rep[10]_i_7/I2}, {processor/control_unit_i/state[3] PC_rep[10]_i_7/I3}, {processor/control_unit_i/state[2] PC_rep[10]_i_7/I4}, {processor/control_unit_i/state[0] PC_rep[10]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0A00000000200030, 
LOC: SLICE_X12Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[10]_i_8 - 
nets: {PC_rep[10]_i_8_n_0 PC_rep[10]_i_8/O}, {processor/control_unit_i/state[3] PC_rep[10]_i_8/I0}, {processor/control_unit_i/state[4] PC_rep[10]_i_8/I1}, {processor/control_unit_i/state[1] PC_rep[10]_i_8/I2}, {processor/control_unit_i/state[2] PC_rep[10]_i_8/I3}, {processor/control_unit_i/state[0] PC_rep[10]_i_8/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00400200, 
LOC: SLICE_X12Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[10]_i_9 - 
nets: {PC_rep[10]_i_9_n_0 PC_rep[10]_i_9/O}, {processor/c PC_rep[10]_i_9/I0}, {processor/control_unit_i/state[1] PC_rep[10]_i_9/I1}, {processor/control_unit_i/state[4] PC_rep[10]_i_9/I2}, {processor/control_unit_i/state[3] PC_rep[10]_i_9/I3}, {processor/control_unit_i/state[0] PC_rep[10]_i_9/I4}, {processor/control_unit_i/state[2] PC_rep[10]_i_9/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0010000000000000, 
LOC: SLICE_X12Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[1]_i_1 - 
nets: {PC_rep[1]_i_1_n_0 PC_rep[1]_i_1/O}, {PC_rep[1]_i_2_n_0 PC_rep[1]_i_1/I0}, {PC_rep[1]_i_3_n_0 PC_rep[1]_i_1/I1}, {processor/selpc PC_rep[1]_i_1/I2}, {din[0] PC_rep[1]_i_1/I3}, {din[1] PC_rep[1]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hE0EFEFE0, 
LOC: SLICE_X10Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[1]_i_2 - 
nets: {PC_rep[1]_i_2_n_0 PC_rep[1]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[1]_i_2/I0}, {processor/c PC_rep[1]_i_2/I1}, {processor/instruction[1] PC_rep[1]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[1]_i_2/I3}, {PC_rep[1]_i_4_n_0 PC_rep[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF020, 
LOC: SLICE_X11Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[1]_i_3 - 
nets: {PC_rep[1]_i_3_n_0 PC_rep[1]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[1]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[1]_i_3/I1}, {processor/c PC_rep[1]_i_3/I2}, {processor/instruction[1] PC_rep[1]_i_3/I3}, {processor/z PC_rep[1]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X11Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[1]_i_4 - 
nets: {PC_rep[1]_i_4_n_0 PC_rep[1]_i_4/O}, {PC_rep[5]_i_6_n_0 PC_rep[1]_i_4/I0}, {dout[1] PC_rep[1]_i_4/I1}, {dout[0] PC_rep[1]_i_4/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h28, 
LOC: SLICE_X12Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

PC_rep[2]_i_1 - 
nets: {PC_rep[2]_i_1_n_0 PC_rep[2]_i_1/O}, {PC_rep[2]_i_2_n_0 PC_rep[2]_i_1/I0}, {PC_rep[2]_i_3_n_0 PC_rep[2]_i_1/I1}, {processor/selpc PC_rep[2]_i_1/I2}, {din[1] PC_rep[2]_i_1/I3}, {din[0] PC_rep[2]_i_1/I4}, {din[2] PC_rep[2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hE0EFEFEFEFE0E0E0, 
LOC: SLICE_X10Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[2]_i_2 - 
nets: {PC_rep[2]_i_2_n_0 PC_rep[2]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[2]_i_2/I0}, {processor/c PC_rep[2]_i_2/I1}, {processor/instruction[2] PC_rep[2]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[2]_i_2/I3}, {PC_rep[2]_i_4_n_0 PC_rep[2]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF020, 
LOC: SLICE_X13Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[2]_i_3 - 
nets: {PC_rep[2]_i_3_n_0 PC_rep[2]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[2]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[2]_i_3/I1}, {processor/c PC_rep[2]_i_3/I2}, {processor/instruction[2] PC_rep[2]_i_3/I3}, {processor/z PC_rep[2]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X10Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[2]_i_4 - 
nets: {PC_rep[2]_i_4_n_0 PC_rep[2]_i_4/O}, {PC_rep[5]_i_6_n_0 PC_rep[2]_i_4/I0}, {dout[2] PC_rep[2]_i_4/I1}, {dout[1] PC_rep[2]_i_4/I2}, {dout[0] PC_rep[2]_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2888, 
LOC: SLICE_X13Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

PC_rep[3]_i_1 - 
nets: {PC_rep[3]_i_1_n_0 PC_rep[3]_i_1/O}, {processor/ninst_addr[3] PC_rep[3]_i_1/I0}, {processor/selpc PC_rep[3]_i_1/I1}, {din[2] PC_rep[3]_i_1/I2}, {din[0] PC_rep[3]_i_1/I3}, {din[1] PC_rep[3]_i_1/I4}, {din[3] PC_rep[3]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8BBBBBBBB8888888, 
LOC: SLICE_X10Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[3]_i_2 - 
nets: {processor/ninst_addr[3] PC_rep[3]_i_2/O}, {PC_rep[3]_i_3_n_0 PC_rep[3]_i_2/I0}, {PC_rep[10]_i_10_n_0 PC_rep[3]_i_2/I1}, {processor/instruction[3] PC_rep[3]_i_2/I2}, {processor/c PC_rep[3]_i_2/I3}, {PC_rep[10]_i_12_n_0 PC_rep[3]_i_2/I4}, {PC_rep[3]_i_4_n_0 PC_rep[3]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEAFAEAEA, 
LOC: SLICE_X13Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[3]_i_3 - 
nets: {PC_rep[3]_i_3_n_0 PC_rep[3]_i_3/O}, {PC_rep[5]_i_6_n_0 PC_rep[3]_i_3/I0}, {dout[3] PC_rep[3]_i_3/I1}, {dout[2] PC_rep[3]_i_3/I2}, {dout[0] PC_rep[3]_i_3/I3}, {dout[1] PC_rep[3]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h28888888, 
LOC: SLICE_X13Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[3]_i_4 - 
nets: {PC_rep[3]_i_4_n_0 PC_rep[3]_i_4/O}, {PC_rep[8]_i_5_n_0 PC_rep[3]_i_4/I0}, {PC_rep[8]_i_6_n_0 PC_rep[3]_i_4/I1}, {processor/c PC_rep[3]_i_4/I2}, {processor/instruction[3] PC_rep[3]_i_4/I3}, {processor/z PC_rep[3]_i_4/I4}, {PC_rep[10]_i_8_n_0 PC_rep[3]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X12Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[4]_i_2 - 
nets: {PC0[4] PC_rep[4]_i_2/O}, {din[3] PC_rep[4]_i_2/I0}, {din[1] PC_rep[4]_i_2/I1}, {din[0] PC_rep[4]_i_2/I2}, {din[2] PC_rep[4]_i_2/I3}, {din[4] PC_rep[4]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h7FFF8000, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[4]_i_3 - 
nets: {processor/ninst_addr[4] PC_rep[4]_i_3/O}, {PC_rep[4]_i_4_n_0 PC_rep[4]_i_3/I0}, {PC_rep[10]_i_10_n_0 PC_rep[4]_i_3/I1}, {processor/instruction[4] PC_rep[4]_i_3/I2}, {processor/c PC_rep[4]_i_3/I3}, {PC_rep[10]_i_12_n_0 PC_rep[4]_i_3/I4}, {PC_rep[4]_i_5_n_0 PC_rep[4]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEAFAEAEA, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[4]_i_4 - 
nets: {PC_rep[4]_i_4_n_0 PC_rep[4]_i_4/O}, {PC_rep[5]_i_6_n_0 PC_rep[4]_i_4/I0}, {dout[4] PC_rep[4]_i_4/I1}, {dout[3] PC_rep[4]_i_4/I2}, {dout[1] PC_rep[4]_i_4/I3}, {dout[0] PC_rep[4]_i_4/I4}, {dout[2] PC_rep[4]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2888888888888888, 
LOC: SLICE_X11Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[4]_i_5 - 
nets: {PC_rep[4]_i_5_n_0 PC_rep[4]_i_5/O}, {PC_rep[8]_i_5_n_0 PC_rep[4]_i_5/I0}, {PC_rep[8]_i_6_n_0 PC_rep[4]_i_5/I1}, {processor/c PC_rep[4]_i_5/I2}, {processor/instruction[4] PC_rep[4]_i_5/I3}, {processor/z PC_rep[4]_i_5/I4}, {PC_rep[10]_i_8_n_0 PC_rep[4]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X8Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[5]_i_1 - 
nets: {PC_rep[5]_i_1_n_0 PC_rep[5]_i_1/O}, {PC_rep[5]_i_2_n_0 PC_rep[5]_i_1/I0}, {PC_rep[5]_i_3_n_0 PC_rep[5]_i_1/I1}, {processor/selpc PC_rep[5]_i_1/I2}, {PC_rep[5]_i_4_n_0 PC_rep[5]_i_1/I3}, {din[5] PC_rep[5]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hE0EFEFE0, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[5]_i_2 - 
nets: {PC_rep[5]_i_2_n_0 PC_rep[5]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[5]_i_2/I0}, {processor/c PC_rep[5]_i_2/I1}, {processor/instruction[5] PC_rep[5]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[5]_i_2/I3}, {processor/stack_addr[5] PC_rep[5]_i_2/I4}, {PC_rep[5]_i_6_n_0 PC_rep[5]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF020F020F020, 
LOC: SLICE_X9Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[5]_i_3 - 
nets: {PC_rep[5]_i_3_n_0 PC_rep[5]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[5]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[5]_i_3/I1}, {processor/c PC_rep[5]_i_3/I2}, {processor/instruction[5] PC_rep[5]_i_3/I3}, {processor/z PC_rep[5]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[5]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X8Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[5]_i_4 - 
nets: {PC_rep[5]_i_4_n_0 PC_rep[5]_i_4/O}, {din[3] PC_rep[5]_i_4/I0}, {din[1] PC_rep[5]_i_4/I1}, {din[0] PC_rep[5]_i_4/I2}, {din[2] PC_rep[5]_i_4/I3}, {din[4] PC_rep[5]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[5]_i_6 - 
nets: {PC_rep[5]_i_6_n_0 PC_rep[5]_i_6/O}, {processor/control_unit_i/state[0] PC_rep[5]_i_6/I0}, {processor/control_unit_i/state[2] PC_rep[5]_i_6/I1}, {processor/control_unit_i/state[3] PC_rep[5]_i_6/I2}, {processor/control_unit_i/state[4] PC_rep[5]_i_6/I3}, {processor/control_unit_i/state[1] PC_rep[5]_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000100, 
LOC: SLICE_X10Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[6]_i_1 - 
nets: {PC_rep[6]_i_1_n_0 PC_rep[6]_i_1/O}, {PC_rep[6]_i_2_n_0 PC_rep[6]_i_1/I0}, {PC_rep[6]_i_3_n_0 PC_rep[6]_i_1/I1}, {processor/selpc PC_rep[6]_i_1/I2}, {PC_rep[6]_i_4_n_0 PC_rep[6]_i_1/I3}, {din[6] PC_rep[6]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hE0EFEFE0, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[6]_i_2 - 
nets: {PC_rep[6]_i_2_n_0 PC_rep[6]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[6]_i_2/I0}, {processor/c PC_rep[6]_i_2/I1}, {processor/instruction[6] PC_rep[6]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[6]_i_2/I3}, {PC_rep[6]_i_5_n_0 PC_rep[6]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF020, 
LOC: SLICE_X9Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[6]_i_3 - 
nets: {PC_rep[6]_i_3_n_0 PC_rep[6]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[6]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[6]_i_3/I1}, {processor/c PC_rep[6]_i_3/I2}, {processor/instruction[6] PC_rep[6]_i_3/I3}, {processor/z PC_rep[6]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X9Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[6]_i_4 - 
nets: {PC_rep[6]_i_4_n_0 PC_rep[6]_i_4/O}, {din[4] PC_rep[6]_i_4/I0}, {din[2] PC_rep[6]_i_4/I1}, {din[0] PC_rep[6]_i_4/I2}, {din[1] PC_rep[6]_i_4/I3}, {din[3] PC_rep[6]_i_4/I4}, {din[5] PC_rep[6]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[6]_i_5 - 
nets: {PC_rep[6]_i_5_n_0 PC_rep[6]_i_5/O}, {PC_rep[5]_i_6_n_0 PC_rep[6]_i_5/I0}, {dout[6] PC_rep[6]_i_5/I1}, {processor/data_path_i/PC_rep[9]_i_6_n_0 PC_rep[6]_i_5/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h28, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

PC_rep[7]_i_1 - 
nets: {PC_rep[7]_i_1_n_0 PC_rep[7]_i_1/O}, {PC_rep[7]_i_2_n_0 PC_rep[7]_i_1/I0}, {PC_rep[7]_i_3_n_0 PC_rep[7]_i_1/I1}, {processor/selpc PC_rep[7]_i_1/I2}, {PC_rep[9]_i_3_n_0 PC_rep[7]_i_1/I3}, {din[7] PC_rep[7]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hE0EFEFE0, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[7]_i_2 - 
nets: {PC_rep[7]_i_2_n_0 PC_rep[7]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[7]_i_2/I0}, {processor/c PC_rep[7]_i_2/I1}, {processor/instruction[7] PC_rep[7]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[7]_i_2/I3}, {PC_rep[7]_i_4_n_0 PC_rep[7]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF020, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[7]_i_3 - 
nets: {PC_rep[7]_i_3_n_0 PC_rep[7]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[7]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[7]_i_3/I1}, {processor/c PC_rep[7]_i_3/I2}, {processor/instruction[7] PC_rep[7]_i_3/I3}, {processor/z PC_rep[7]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[7]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[7]_i_4 - 
nets: {PC_rep[7]_i_4_n_0 PC_rep[7]_i_4/O}, {PC_rep[5]_i_6_n_0 PC_rep[7]_i_4/I0}, {dout[7] PC_rep[7]_i_4/I1}, {dout[6] PC_rep[7]_i_4/I2}, {processor/data_path_i/PC_rep[9]_i_6_n_0 PC_rep[7]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h2888, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

PC_rep[8]_i_1 - 
nets: {PC_rep[8]_i_1_n_0 PC_rep[8]_i_1/O}, {PC_rep[8]_i_2_n_0 PC_rep[8]_i_1/I0}, {PC_rep[8]_i_3_n_0 PC_rep[8]_i_1/I1}, {processor/selpc PC_rep[8]_i_1/I2}, {din[7] PC_rep[8]_i_1/I3}, {PC_rep[9]_i_3_n_0 PC_rep[8]_i_1/I4}, {din[8] PC_rep[8]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE0EFEFEFEFE0E0E0, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[8]_i_2 - 
nets: {PC_rep[8]_i_2_n_0 PC_rep[8]_i_2/O}, {PC_rep[10]_i_12_n_0 PC_rep[8]_i_2/I0}, {processor/c PC_rep[8]_i_2/I1}, {processor/instruction[8] PC_rep[8]_i_2/I2}, {PC_rep[10]_i_10_n_0 PC_rep[8]_i_2/I3}, {PC_rep[8]_i_4_n_0 PC_rep[8]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF020, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[8]_i_3 - 
nets: {PC_rep[8]_i_3_n_0 PC_rep[8]_i_3/O}, {PC_rep[8]_i_5_n_0 PC_rep[8]_i_3/I0}, {PC_rep[8]_i_6_n_0 PC_rep[8]_i_3/I1}, {processor/c PC_rep[8]_i_3/I2}, {processor/instruction[8] PC_rep[8]_i_3/I3}, {processor/z PC_rep[8]_i_3/I4}, {PC_rep[10]_i_8_n_0 PC_rep[8]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[8]_i_4 - 
nets: {PC_rep[8]_i_4_n_0 PC_rep[8]_i_4/O}, {PC_rep[5]_i_6_n_0 PC_rep[8]_i_4/I0}, {dout[8] PC_rep[8]_i_4/I1}, {dout[7] PC_rep[8]_i_4/I2}, {processor/data_path_i/PC_rep[9]_i_6_n_0 PC_rep[8]_i_4/I3}, {dout[6] PC_rep[8]_i_4/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h28888888, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[8]_i_5 - 
nets: {PC_rep[8]_i_5_n_0 PC_rep[8]_i_5/O}, {processor/control_unit_i/state[2] PC_rep[8]_i_5/I0}, {processor/control_unit_i/state[1] PC_rep[8]_i_5/I1}, {processor/control_unit_i/state[4] PC_rep[8]_i_5/I2}, {processor/control_unit_i/state[3] PC_rep[8]_i_5/I3}, {processor/control_unit_i/state[0] PC_rep[8]_i_5/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h04000040, 
LOC: SLICE_X12Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[8]_i_6 - 
nets: {PC_rep[8]_i_6_n_0 PC_rep[8]_i_6/O}, {processor/control_unit_i/state[1] PC_rep[8]_i_6/I0}, {processor/control_unit_i/state[2] PC_rep[8]_i_6/I1}, {processor/control_unit_i/state[4] PC_rep[8]_i_6/I2}, {processor/control_unit_i/state[3] PC_rep[8]_i_6/I3}, {processor/control_unit_i/state[0] PC_rep[8]_i_6/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h04000040, 
LOC: SLICE_X12Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

PC_rep[9]_i_1 - 
nets: {PC_rep[9]_i_1_n_0 PC_rep[9]_i_1/O}, {processor/ninst_addr[9] PC_rep[9]_i_1/I0}, {processor/selpc PC_rep[9]_i_1/I1}, {PC_rep[9]_i_3_n_0 PC_rep[9]_i_1/I2}, {din[7] PC_rep[9]_i_1/I3}, {din[8] PC_rep[9]_i_1/I4}, {din[9] PC_rep[9]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8BBBBBBBB8888888, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[9]_i_2 - 
nets: {processor/ninst_addr[9] PC_rep[9]_i_2/O}, {PC_rep[9]_i_4_n_0 PC_rep[9]_i_2/I0}, {PC_rep[10]_i_10_n_0 PC_rep[9]_i_2/I1}, {processor/instruction[9] PC_rep[9]_i_2/I2}, {processor/c PC_rep[9]_i_2/I3}, {PC_rep[10]_i_12_n_0 PC_rep[9]_i_2/I4}, {PC_rep[9]_i_5_n_0 PC_rep[9]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEAFAEAEA, 
LOC: SLICE_X11Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[9]_i_3 - 
nets: {PC_rep[9]_i_3_n_0 PC_rep[9]_i_3/O}, {PC_rep[6]_i_4_n_0 PC_rep[9]_i_3/I0}, {din[6] PC_rep[9]_i_3/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

PC_rep[9]_i_4 - 
nets: {PC_rep[9]_i_4_n_0 PC_rep[9]_i_4/O}, {PC_rep[5]_i_6_n_0 PC_rep[9]_i_4/I0}, {dout[9] PC_rep[9]_i_4/I1}, {dout[8] PC_rep[9]_i_4/I2}, {dout[6] PC_rep[9]_i_4/I3}, {processor/data_path_i/PC_rep[9]_i_6_n_0 PC_rep[9]_i_4/I4}, {dout[7] PC_rep[9]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h2888888888888888, 
LOC: SLICE_X11Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

PC_rep[9]_i_5 - 
nets: {PC_rep[9]_i_5_n_0 PC_rep[9]_i_5/O}, {PC_rep[8]_i_5_n_0 PC_rep[9]_i_5/I0}, {PC_rep[8]_i_6_n_0 PC_rep[9]_i_5/I1}, {processor/c PC_rep[9]_i_5/I2}, {processor/instruction[9] PC_rep[9]_i_5/I3}, {processor/z PC_rep[9]_i_5/I4}, {PC_rep[10]_i_8_n_0 PC_rep[9]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEA00FF00EA00C000, 
LOC: SLICE_X11Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_1 - 
nets: {processor/data_path_i/portA[6] _carry__0_i_1/O}, {_carry__0_i_8_n_0 _carry__0_i_1/I0}, {processor/raa[2] _carry__0_i_1/I1}, {_carry__0_i_9_n_0 _carry__0_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X12Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry__0_i_10 - 
nets: {_carry__0_i_10_n_0 _carry__0_i_10/O}, {mem_reg[5][5] _carry__0_i_10/I0}, {mem_reg[7][5] _carry__0_i_10/I1}, {processor/raa[0] _carry__0_i_10/I2}, {processor/raa[1] _carry__0_i_10/I3}, {mem_reg[4][5] _carry__0_i_10/I4}, {mem_reg[6][5] _carry__0_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_11 - 
nets: {_carry__0_i_11_n_0 _carry__0_i_11/O}, {mem_reg[1][5] _carry__0_i_11/I0}, {mem_reg[3][5] _carry__0_i_11/I1}, {processor/raa[0] _carry__0_i_11/I2}, {processor/raa[1] _carry__0_i_11/I3}, {mem_reg[0][5] _carry__0_i_11/I4}, {mem_reg[2][5] _carry__0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_12 - 
nets: {_carry__0_i_12_n_0 _carry__0_i_12/O}, {mem_reg[5][4] _carry__0_i_12/I0}, {mem_reg[7][4] _carry__0_i_12/I1}, {processor/raa[0] _carry__0_i_12/I2}, {processor/raa[1] _carry__0_i_12/I3}, {mem_reg[4][4] _carry__0_i_12/I4}, {mem_reg[6][4] _carry__0_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X11Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_13 - 
nets: {_carry__0_i_13_n_0 _carry__0_i_13/O}, {mem_reg[1][4] _carry__0_i_13/I0}, {mem_reg[3][4] _carry__0_i_13/I1}, {processor/raa[0] _carry__0_i_13/I2}, {processor/raa[1] _carry__0_i_13/I3}, {mem_reg[0][4] _carry__0_i_13/I4}, {mem_reg[2][4] _carry__0_i_13/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_14 - 
nets: {processor/data_path_i/muximm__23[7] _carry__0_i_14/O}, {_carry_i_30_n_0 _carry__0_i_14/I0}, {_carry__0_i_19_n_0 _carry__0_i_14/I1}, {_carry_i_32_n_0 _carry__0_i_14/I2}, {_carry__0_i_20_n_0 _carry__0_i_14/I3}, {processor/selimm _carry__0_i_14/I4}, {processor/instruction[7] _carry__0_i_14/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X11Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_15 - 
nets: {processor/data_path_i/portA__0[7] _carry__0_i_15/O}, {_carry__0_i_21_n_0 _carry__0_i_15/I0}, {_carry__0_i_22_n_0 _carry__0_i_15/I1}, {processor/raa[2] _carry__0_i_15/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

_carry__0_i_16 - 
nets: {processor/data_path_i/muximm__23[6] _carry__0_i_16/O}, {_carry_i_30_n_0 _carry__0_i_16/I0}, {_carry__0_i_23_n_0 _carry__0_i_16/I1}, {_carry_i_32_n_0 _carry__0_i_16/I2}, {_carry__0_i_24_n_0 _carry__0_i_16/I3}, {processor/selimm _carry__0_i_16/I4}, {processor/instruction[6] _carry__0_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X12Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_17 - 
nets: {processor/data_path_i/muximm__23[5] _carry__0_i_17/O}, {_carry_i_30_n_0 _carry__0_i_17/I0}, {_carry__0_i_25_n_0 _carry__0_i_17/I1}, {_carry_i_32_n_0 _carry__0_i_17/I2}, {_carry__0_i_26_n_0 _carry__0_i_17/I3}, {processor/selimm _carry__0_i_17/I4}, {processor/instruction[5] _carry__0_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_18 - 
nets: {processor/data_path_i/muximm__23[4] _carry__0_i_18/O}, {_carry_i_30_n_0 _carry__0_i_18/I0}, {_carry__0_i_27_n_0 _carry__0_i_18/I1}, {_carry_i_32_n_0 _carry__0_i_18/I2}, {_carry__0_i_28_n_0 _carry__0_i_18/I3}, {processor/selimm _carry__0_i_18/I4}, {processor/instruction[4] _carry__0_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X11Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_19 - 
nets: {_carry__0_i_19_n_0 _carry__0_i_19/O}, {mem_reg[1][7] _carry__0_i_19/I0}, {mem_reg[3][7] _carry__0_i_19/I1}, {processor/rab[0] _carry__0_i_19/I2}, {processor/rab[1] _carry__0_i_19/I3}, {mem_reg[0][7] _carry__0_i_19/I4}, {mem_reg[2][7] _carry__0_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_2 - 
nets: {processor/data_path_i/portA[5] _carry__0_i_2/O}, {_carry__0_i_10_n_0 _carry__0_i_2/I0}, {processor/raa[2] _carry__0_i_2/I1}, {_carry__0_i_11_n_0 _carry__0_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry__0_i_20 - 
nets: {_carry__0_i_20_n_0 _carry__0_i_20/O}, {mem_reg[5][7] _carry__0_i_20/I0}, {mem_reg[7][7] _carry__0_i_20/I1}, {processor/rab[0] _carry__0_i_20/I2}, {processor/rab[1] _carry__0_i_20/I3}, {mem_reg[4][7] _carry__0_i_20/I4}, {mem_reg[6][7] _carry__0_i_20/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_21 - 
nets: {_carry__0_i_21_n_0 _carry__0_i_21/O}, {mem_reg[1][7] _carry__0_i_21/I0}, {mem_reg[3][7] _carry__0_i_21/I1}, {processor/raa[0] _carry__0_i_21/I2}, {processor/raa[1] _carry__0_i_21/I3}, {mem_reg[0][7] _carry__0_i_21/I4}, {mem_reg[2][7] _carry__0_i_21/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_22 - 
nets: {_carry__0_i_22_n_0 _carry__0_i_22/O}, {mem_reg[5][7] _carry__0_i_22/I0}, {mem_reg[7][7] _carry__0_i_22/I1}, {processor/raa[0] _carry__0_i_22/I2}, {processor/raa[1] _carry__0_i_22/I3}, {mem_reg[4][7] _carry__0_i_22/I4}, {mem_reg[6][7] _carry__0_i_22/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_23 - 
nets: {_carry__0_i_23_n_0 _carry__0_i_23/O}, {mem_reg[1][6] _carry__0_i_23/I0}, {mem_reg[3][6] _carry__0_i_23/I1}, {processor/rab[0] _carry__0_i_23/I2}, {processor/rab[1] _carry__0_i_23/I3}, {mem_reg[0][6] _carry__0_i_23/I4}, {mem_reg[2][6] _carry__0_i_23/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_24 - 
nets: {_carry__0_i_24_n_0 _carry__0_i_24/O}, {mem_reg[5][6] _carry__0_i_24/I0}, {mem_reg[7][6] _carry__0_i_24/I1}, {processor/rab[0] _carry__0_i_24/I2}, {processor/rab[1] _carry__0_i_24/I3}, {mem_reg[4][6] _carry__0_i_24/I4}, {mem_reg[6][6] _carry__0_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X12Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_25 - 
nets: {_carry__0_i_25_n_0 _carry__0_i_25/O}, {mem_reg[1][5] _carry__0_i_25/I0}, {mem_reg[3][5] _carry__0_i_25/I1}, {processor/rab[0] _carry__0_i_25/I2}, {processor/rab[1] _carry__0_i_25/I3}, {mem_reg[0][5] _carry__0_i_25/I4}, {mem_reg[2][5] _carry__0_i_25/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_26 - 
nets: {_carry__0_i_26_n_0 _carry__0_i_26/O}, {mem_reg[5][5] _carry__0_i_26/I0}, {mem_reg[7][5] _carry__0_i_26/I1}, {processor/rab[0] _carry__0_i_26/I2}, {processor/rab[1] _carry__0_i_26/I3}, {mem_reg[4][5] _carry__0_i_26/I4}, {mem_reg[6][5] _carry__0_i_26/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X16Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_27 - 
nets: {_carry__0_i_27_n_0 _carry__0_i_27/O}, {mem_reg[1][4] _carry__0_i_27/I0}, {mem_reg[3][4] _carry__0_i_27/I1}, {processor/rab[0] _carry__0_i_27/I2}, {processor/rab[1] _carry__0_i_27/I3}, {mem_reg[0][4] _carry__0_i_27/I4}, {mem_reg[2][4] _carry__0_i_27/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_28 - 
nets: {_carry__0_i_28_n_0 _carry__0_i_28/O}, {mem_reg[5][4] _carry__0_i_28/I0}, {mem_reg[7][4] _carry__0_i_28/I1}, {processor/rab[0] _carry__0_i_28/I2}, {processor/rab[1] _carry__0_i_28/I3}, {mem_reg[4][4] _carry__0_i_28/I4}, {mem_reg[6][4] _carry__0_i_28/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X11Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_3 - 
nets: {processor/data_path_i/portA[4] _carry__0_i_3/O}, {_carry__0_i_12_n_0 _carry__0_i_3/I0}, {processor/raa[2] _carry__0_i_3/I1}, {_carry__0_i_13_n_0 _carry__0_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X11Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry__0_i_4 - 
nets: {_carry__0_i_4_n_0 _carry__0_i_4/O}, {processor/opalu[1] _carry__0_i_4/I0}, {processor/opalu[0] _carry__0_i_4/I1}, {processor/data_path_i/muximm__23[7] _carry__0_i_4/I2}, {processor/data_path_i/portA__0[7] _carry__0_i_4/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry__0_i_5 - 
nets: {_carry__0_i_5_n_0 _carry__0_i_5/O}, {processor/opalu[1] _carry__0_i_5/I0}, {processor/opalu[0] _carry__0_i_5/I1}, {processor/data_path_i/muximm__23[6] _carry__0_i_5/I2}, {processor/data_path_i/portA[6] _carry__0_i_5/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry__0_i_6 - 
nets: {_carry__0_i_6_n_0 _carry__0_i_6/O}, {processor/opalu[1] _carry__0_i_6/I0}, {processor/opalu[0] _carry__0_i_6/I1}, {processor/data_path_i/muximm__23[5] _carry__0_i_6/I2}, {processor/data_path_i/portA[5] _carry__0_i_6/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry__0_i_7 - 
nets: {_carry__0_i_7_n_0 _carry__0_i_7/O}, {processor/opalu[1] _carry__0_i_7/I0}, {processor/opalu[0] _carry__0_i_7/I1}, {processor/data_path_i/muximm__23[4] _carry__0_i_7/I2}, {processor/data_path_i/portA[4] _carry__0_i_7/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry__0_i_8 - 
nets: {_carry__0_i_8_n_0 _carry__0_i_8/O}, {mem_reg[5][6] _carry__0_i_8/I0}, {mem_reg[7][6] _carry__0_i_8/I1}, {processor/raa[0] _carry__0_i_8/I2}, {processor/raa[1] _carry__0_i_8/I3}, {mem_reg[4][6] _carry__0_i_8/I4}, {mem_reg[6][6] _carry__0_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X12Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry__0_i_9 - 
nets: {_carry__0_i_9_n_0 _carry__0_i_9/O}, {mem_reg[1][6] _carry__0_i_9/I0}, {mem_reg[3][6] _carry__0_i_9/I1}, {processor/raa[0] _carry__0_i_9/I2}, {processor/raa[1] _carry__0_i_9/I3}, {mem_reg[0][6] _carry__0_i_9/I4}, {mem_reg[2][6] _carry__0_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_1 - 
nets: {processor/data_path_i/portA[0] _carry_i_1/O}, {_carry_i_10_n_0 _carry_i_1/I0}, {processor/raa[2] _carry_i_1/I1}, {_carry_i_12_n_0 _carry_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry_i_10 - 
nets: {_carry_i_10_n_0 _carry_i_10/O}, {mem_reg[5][0] _carry_i_10/I0}, {mem_reg[7][0] _carry_i_10/I1}, {processor/raa[0] _carry_i_10/I2}, {processor/raa[1] _carry_i_10/I3}, {mem_reg[4][0] _carry_i_10/I4}, {mem_reg[6][0] _carry_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_11 - 
nets: {processor/raa[2] _carry_i_11/O}, {_carry_i_27_n_0 _carry_i_11/I0}, {processor/control_unit_i/_carry_i_28_n_0 _carry_i_11/I1}, {processor/instruction[10] _carry_i_11/I2}, {processor/instruction[13] _carry_i_11/I3}, {processor/control_unit_i/_carry_i_29_n_0 _carry_i_11/I4}, {FSM_sequential_state[0]_i_2_n_0 _carry_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hA0A0B0A0A0A0A0A0, 
LOC: SLICE_X11Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_12 - 
nets: {_carry_i_12_n_0 _carry_i_12/O}, {mem_reg[1][0] _carry_i_12/I0}, {mem_reg[3][0] _carry_i_12/I1}, {processor/raa[0] _carry_i_12/I2}, {processor/raa[1] _carry_i_12/I3}, {mem_reg[0][0] _carry_i_12/I4}, {mem_reg[2][0] _carry_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_13 - 
nets: {_carry_i_13_n_0 _carry_i_13/O}, {mem_reg[5][3] _carry_i_13/I0}, {mem_reg[7][3] _carry_i_13/I1}, {processor/raa[0] _carry_i_13/I2}, {processor/raa[1] _carry_i_13/I3}, {mem_reg[4][3] _carry_i_13/I4}, {mem_reg[6][3] _carry_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_14 - 
nets: {_carry_i_14_n_0 _carry_i_14/O}, {mem_reg[1][3] _carry_i_14/I0}, {mem_reg[3][3] _carry_i_14/I1}, {processor/raa[0] _carry_i_14/I2}, {processor/raa[1] _carry_i_14/I3}, {mem_reg[0][3] _carry_i_14/I4}, {mem_reg[2][3] _carry_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X16Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_15 - 
nets: {_carry_i_15_n_0 _carry_i_15/O}, {mem_reg[5][2] _carry_i_15/I0}, {mem_reg[7][2] _carry_i_15/I1}, {processor/raa[0] _carry_i_15/I2}, {processor/raa[1] _carry_i_15/I3}, {mem_reg[4][2] _carry_i_15/I4}, {mem_reg[6][2] _carry_i_15/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X16Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_16 - 
nets: {_carry_i_16_n_0 _carry_i_16/O}, {mem_reg[1][2] _carry_i_16/I0}, {mem_reg[3][2] _carry_i_16/I1}, {processor/raa[0] _carry_i_16/I2}, {processor/raa[1] _carry_i_16/I3}, {mem_reg[0][2] _carry_i_16/I4}, {mem_reg[2][2] _carry_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X17Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_17 - 
nets: {_carry_i_17_n_0 _carry_i_17/O}, {mem_reg[5][1] _carry_i_17/I0}, {mem_reg[7][1] _carry_i_17/I1}, {processor/raa[0] _carry_i_17/I2}, {processor/raa[1] _carry_i_17/I3}, {mem_reg[4][1] _carry_i_17/I4}, {mem_reg[6][1] _carry_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_18 - 
nets: {_carry_i_18_n_0 _carry_i_18/O}, {mem_reg[1][1] _carry_i_18/I0}, {mem_reg[3][1] _carry_i_18/I1}, {processor/raa[0] _carry_i_18/I2}, {processor/raa[1] _carry_i_18/I3}, {mem_reg[0][1] _carry_i_18/I4}, {mem_reg[2][1] _carry_i_18/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X14Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_19 - 
nets: {processor/opalu[1] _carry_i_19/O}, {processor/control_unit_i/state[1] _carry_i_19/I0}, {processor/control_unit_i/state[2] _carry_i_19/I1}, {processor/control_unit_i/state[0] _carry_i_19/I2}, {processor/control_unit_i/state[3] _carry_i_19/I3}, {processor/control_unit_i/state[4] _carry_i_19/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000110C, 
LOC: SLICE_X12Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_2 - 
nets: {processor/data_path_i/portA[3] _carry_i_2/O}, {_carry_i_13_n_0 _carry_i_2/I0}, {processor/raa[2] _carry_i_2/I1}, {_carry_i_14_n_0 _carry_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X15Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry_i_20 - 
nets: {processor/opalu[0] _carry_i_20/O}, {processor/control_unit_i/state[3] _carry_i_20/I0}, {processor/control_unit_i/state[2] _carry_i_20/I1}, {processor/control_unit_i/state[4] _carry_i_20/I2}, {processor/control_unit_i/state[1] _carry_i_20/I3}, {processor/control_unit_i/state[0] _carry_i_20/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h04140002, 
LOC: SLICE_X12Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_21 - 
nets: {processor/data_path_i/muximm__23[3] _carry_i_21/O}, {_carry_i_30_n_0 _carry_i_21/I0}, {_carry_i_31_n_0 _carry_i_21/I1}, {_carry_i_32_n_0 _carry_i_21/I2}, {_carry_i_33_n_0 _carry_i_21/I3}, {processor/selimm _carry_i_21/I4}, {processor/instruction[3] _carry_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X13Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_22 - 
nets: {processor/data_path_i/muximm__23[2] _carry_i_22/O}, {_carry_i_30_n_0 _carry_i_22/I0}, {_carry_i_35_n_0 _carry_i_22/I1}, {_carry_i_32_n_0 _carry_i_22/I2}, {_carry_i_36_n_0 _carry_i_22/I3}, {processor/selimm _carry_i_22/I4}, {processor/instruction[2] _carry_i_22/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X14Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_23 - 
nets: {processor/data_path_i/muximm__23[1] _carry_i_23/O}, {_carry_i_30_n_0 _carry_i_23/I0}, {_carry_i_37_n_0 _carry_i_23/I1}, {_carry_i_32_n_0 _carry_i_23/I2}, {_carry_i_38_n_0 _carry_i_23/I3}, {processor/selimm _carry_i_23/I4}, {processor/instruction[1] _carry_i_23/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X14Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_24 - 
nets: {processor/data_path_i/muximm__23[0] _carry_i_24/O}, {_carry_i_30_n_0 _carry_i_24/I0}, {_carry_i_39_n_0 _carry_i_24/I1}, {_carry_i_32_n_0 _carry_i_24/I2}, {_carry_i_40_n_0 _carry_i_24/I3}, {processor/selimm _carry_i_24/I4}, {processor/instruction[0] _carry_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X14Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_25 - 
nets: {processor/raa[0] _carry_i_25/O}, {_carry_i_27_n_0 _carry_i_25/I0}, {processor/control_unit_i/_carry_i_28_n_0 _carry_i_25/I1}, {processor/instruction[8] _carry_i_25/I2}, {processor/instruction[13] _carry_i_25/I3}, {processor/control_unit_i/_carry_i_29_n_0 _carry_i_25/I4}, {FSM_sequential_state[0]_i_2_n_0 _carry_i_25/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA0A0B0A0A0A0A0A0, 
LOC: SLICE_X11Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_26 - 
nets: {processor/raa[1] _carry_i_26/O}, {_carry_i_27_n_0 _carry_i_26/I0}, {processor/control_unit_i/_carry_i_28_n_0 _carry_i_26/I1}, {processor/instruction[9] _carry_i_26/I2}, {processor/instruction[13] _carry_i_26/I3}, {processor/control_unit_i/_carry_i_29_n_0 _carry_i_26/I4}, {FSM_sequential_state[0]_i_2_n_0 _carry_i_26/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A0B0A0A0A0A0A0, 
LOC: SLICE_X11Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_27 - 
nets: {_carry_i_27_n_0 _carry_i_27/O}, {processor/control_unit_i/state[3] _carry_i_27/I0}, {processor/control_unit_i/state[2] _carry_i_27/I1}, {processor/control_unit_i/state[4] _carry_i_27/I2}, {processor/control_unit_i/state[1] _carry_i_27/I3}, {processor/control_unit_i/state[0] _carry_i_27/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h653664A6, 
LOC: SLICE_X11Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_3 - 
nets: {processor/data_path_i/portA[2] _carry_i_3/O}, {_carry_i_15_n_0 _carry_i_3/I0}, {processor/raa[2] _carry_i_3/I1}, {_carry_i_16_n_0 _carry_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X16Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry_i_30 - 
nets: {_carry_i_30_n_0 _carry_i_30/O}, {processor/instruction[7] _carry_i_30/I0}, {processor/control_unit_i/state[1] _carry_i_30/I1}, {processor/control_unit_i/state[4] _carry_i_30/I2}, {processor/control_unit_i/state[0] _carry_i_30/I3}, {processor/control_unit_i/state[3] _carry_i_30/I4}, {processor/control_unit_i/state[2] _carry_i_30/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF5F5FDFDCFFF, 
LOC: SLICE_X11Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_31 - 
nets: {_carry_i_31_n_0 _carry_i_31/O}, {mem_reg[1][3] _carry_i_31/I0}, {mem_reg[3][3] _carry_i_31/I1}, {processor/rab[0] _carry_i_31/I2}, {processor/rab[1] _carry_i_31/I3}, {mem_reg[0][3] _carry_i_31/I4}, {mem_reg[2][3] _carry_i_31/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X16Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_32 - 
nets: {_carry_i_32_n_0 _carry_i_32/O}, {processor/instruction[7] _carry_i_32/I0}, {processor/control_unit_i/state[1] _carry_i_32/I1}, {processor/control_unit_i/state[4] _carry_i_32/I2}, {processor/control_unit_i/state[3] _carry_i_32/I3}, {processor/control_unit_i/state[2] _carry_i_32/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h000A0200, 
LOC: SLICE_X12Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_33 - 
nets: {_carry_i_33_n_0 _carry_i_33/O}, {mem_reg[5][3] _carry_i_33/I0}, {mem_reg[7][3] _carry_i_33/I1}, {processor/rab[0] _carry_i_33/I2}, {processor/rab[1] _carry_i_33/I3}, {mem_reg[4][3] _carry_i_33/I4}, {mem_reg[6][3] _carry_i_33/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X14Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_34 - 
nets: {processor/selimm _carry_i_34/O}, {processor/control_unit_i/state[2] _carry_i_34/I0}, {processor/control_unit_i/state[3] _carry_i_34/I1}, {processor/control_unit_i/state[0] _carry_i_34/I2}, {processor/control_unit_i/state[4] _carry_i_34/I3}, {processor/control_unit_i/state[1] _carry_i_34/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X11Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_35 - 
nets: {_carry_i_35_n_0 _carry_i_35/O}, {mem_reg[1][2] _carry_i_35/I0}, {mem_reg[3][2] _carry_i_35/I1}, {processor/rab[0] _carry_i_35/I2}, {processor/rab[1] _carry_i_35/I3}, {mem_reg[0][2] _carry_i_35/I4}, {mem_reg[2][2] _carry_i_35/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X17Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_36 - 
nets: {_carry_i_36_n_0 _carry_i_36/O}, {mem_reg[5][2] _carry_i_36/I0}, {mem_reg[7][2] _carry_i_36/I1}, {processor/rab[0] _carry_i_36/I2}, {processor/rab[1] _carry_i_36/I3}, {mem_reg[4][2] _carry_i_36/I4}, {mem_reg[6][2] _carry_i_36/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X16Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_37 - 
nets: {_carry_i_37_n_0 _carry_i_37/O}, {mem_reg[1][1] _carry_i_37/I0}, {mem_reg[3][1] _carry_i_37/I1}, {processor/rab[0] _carry_i_37/I2}, {processor/rab[1] _carry_i_37/I3}, {mem_reg[0][1] _carry_i_37/I4}, {mem_reg[2][1] _carry_i_37/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X14Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_38 - 
nets: {_carry_i_38_n_0 _carry_i_38/O}, {mem_reg[5][1] _carry_i_38/I0}, {mem_reg[7][1] _carry_i_38/I1}, {processor/rab[0] _carry_i_38/I2}, {processor/rab[1] _carry_i_38/I3}, {mem_reg[4][1] _carry_i_38/I4}, {mem_reg[6][1] _carry_i_38/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_39 - 
nets: {_carry_i_39_n_0 _carry_i_39/O}, {mem_reg[1][0] _carry_i_39/I0}, {mem_reg[3][0] _carry_i_39/I1}, {processor/rab[0] _carry_i_39/I2}, {processor/rab[1] _carry_i_39/I3}, {mem_reg[0][0] _carry_i_39/I4}, {mem_reg[2][0] _carry_i_39/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_4 - 
nets: {processor/data_path_i/portA[1] _carry_i_4/O}, {_carry_i_17_n_0 _carry_i_4/I0}, {processor/raa[2] _carry_i_4/I1}, {_carry_i_18_n_0 _carry_i_4/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X14Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

_carry_i_40 - 
nets: {_carry_i_40_n_0 _carry_i_40/O}, {mem_reg[5][0] _carry_i_40/I0}, {mem_reg[7][0] _carry_i_40/I1}, {processor/rab[0] _carry_i_40/I2}, {processor/rab[1] _carry_i_40/I3}, {mem_reg[4][0] _carry_i_40/I4}, {mem_reg[6][0] _carry_i_40/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X15Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_carry_i_41 - 
nets: {processor/rab[0] _carry_i_41/O}, {processor/control_unit_i/state[4] _carry_i_41/I0}, {processor/control_unit_i/state[3] _carry_i_41/I1}, {processor/control_unit_i/state[2] _carry_i_41/I2}, {processor/control_unit_i/state[1] _carry_i_41/I3}, {processor/instruction[5] _carry_i_41/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h10140000, 
LOC: SLICE_X11Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_42 - 
nets: {processor/rab[1] _carry_i_42/O}, {processor/control_unit_i/state[4] _carry_i_42/I0}, {processor/control_unit_i/state[3] _carry_i_42/I1}, {processor/control_unit_i/state[2] _carry_i_42/I2}, {processor/control_unit_i/state[1] _carry_i_42/I3}, {processor/instruction[6] _carry_i_42/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h10140000, 
LOC: SLICE_X11Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_5 - 
nets: {p_0_out[0] _carry_i_5/O}, {processor/control_unit_i/state[0] _carry_i_5/I0}, {processor/control_unit_i/state[1] _carry_i_5/I1}, {processor/control_unit_i/state[4] _carry_i_5/I2}, {processor/control_unit_i/state[2] _carry_i_5/I3}, {processor/control_unit_i/state[3] _carry_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFEF5DF, 
LOC: SLICE_X12Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

_carry_i_6 - 
nets: {_carry_i_6_n_0 _carry_i_6/O}, {processor/opalu[1] _carry_i_6/I0}, {processor/opalu[0] _carry_i_6/I1}, {processor/data_path_i/muximm__23[3] _carry_i_6/I2}, {processor/data_path_i/portA[3] _carry_i_6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry_i_7 - 
nets: {_carry_i_7_n_0 _carry_i_7/O}, {processor/opalu[1] _carry_i_7/I0}, {processor/opalu[0] _carry_i_7/I1}, {processor/data_path_i/muximm__23[2] _carry_i_7/I2}, {processor/data_path_i/portA[2] _carry_i_7/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry_i_8 - 
nets: {_carry_i_8_n_0 _carry_i_8/O}, {processor/opalu[1] _carry_i_8/I0}, {processor/opalu[0] _carry_i_8/I1}, {processor/data_path_i/muximm__23[1] _carry_i_8/I2}, {processor/data_path_i/portA[1] _carry_i_8/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hAD52, 
LOC: SLICE_X13Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

_carry_i_9 - 
nets: {_carry_i_9_n_0 _carry_i_9/O}, {processor/data_path_i/muximm__23[0] _carry_i_9/I0}, {processor/control_unit_i/state[4] _carry_i_9/I1}, {processor/control_unit_i/state[3] _carry_i_9/I2}, {processor/control_unit_i/state[0] _carry_i_9/I3}, {processor/control_unit_i/state[2] _carry_i_9/I4}, {processor/control_unit_i/state[1] _carry_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFEFEFFFFFEFEEBFF, 
LOC: SLICE_X12Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[0]_i_1 - 
nets: {addr0[0] addr[0]_i_1/O}, {processor/data_path_i/LIFOi/addr_reg__0[0] addr[0]_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

addr[1]_i_1 - 
nets: {p_0_in__0[1] addr[1]_i_1/O}, {processor/rd_en addr[1]_i_1/I0}, {processor/wr_en addr[1]_i_1/I1}, {processor/data_path_i/LIFOi/addr_reg__0[3] addr[1]_i_1/I2}, {processor/data_path_i/LIFOi/addr_reg__0[2] addr[1]_i_1/I3}, {processor/data_path_i/LIFOi/addr_reg__0[1] addr[1]_i_1/I4}, {processor/data_path_i/LIFOi/addr_reg__0[0] addr[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFBBB44444444BBBB, 
LOC: SLICE_X11Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[2]_i_1 - 
nets: {p_0_in__0[2] addr[2]_i_1/O}, {processor/rd_en addr[2]_i_1/I0}, {processor/wr_en addr[2]_i_1/I1}, {processor/data_path_i/LIFOi/addr_reg__0[2] addr[2]_i_1/I2}, {processor/data_path_i/LIFOi/addr_reg__0[0] addr[2]_i_1/I3}, {processor/data_path_i/LIFOi/addr_reg__0[1] addr[2]_i_1/I4}, {processor/data_path_i/LIFOi/addr_reg__0[3] addr[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF4F0F04BB4F0F04B, 
LOC: SLICE_X11Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[3]_i_1 - 
nets: {addr[3]_i_1_n_0 addr[3]_i_1/O}, {processor/data_path_i/LIFOi/addr_reg__0[2] addr[3]_i_1/I0}, {processor/data_path_i/LIFOi/addr_reg__0[0] addr[3]_i_1/I1}, {processor/data_path_i/LIFOi/addr_reg__0[1] addr[3]_i_1/I2}, {processor/data_path_i/LIFOi/addr_reg__0[3] addr[3]_i_1/I3}, {processor/rd_en addr[3]_i_1/I4}, {processor/wr_en addr[3]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00007FFFFFFE0000, 
LOC: SLICE_X11Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[3]_i_2 - 
nets: {p_0_in__0[3] addr[3]_i_2/O}, {processor/rd_en addr[3]_i_2/I0}, {processor/wr_en addr[3]_i_2/I1}, {processor/data_path_i/LIFOi/addr_reg__0[2] addr[3]_i_2/I2}, {processor/data_path_i/LIFOi/addr_reg__0[0] addr[3]_i_2/I3}, {processor/data_path_i/LIFOi/addr_reg__0[1] addr[3]_i_2/I4}, {processor/data_path_i/LIFOi/addr_reg__0[3] addr[3]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFF44000000B, 
LOC: SLICE_X11Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[3]_i_3 - 
nets: {processor/rd_en addr[3]_i_3/O}, {FSM_sequential_state[0]_i_2_n_0 addr[3]_i_3/I0}, {processor/instruction[12] addr[3]_i_3/I1}, {processor/instruction[14] addr[3]_i_3/I2}, {processor/instruction[15] addr[3]_i_3/I3}, {processor/instruction[13] addr[3]_i_3/I4}, {processor/instruction[11] addr[3]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000020000000000, 
LOC: SLICE_X9Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

b_INST_0 - 
nets: {b b_INST_0/O}, {doutb[0] b_INST_0/I0}, {addr_read[5] b_INST_0/I1}, {addr_read[4] b_INST_0/I2}, {addr_read[6] b_INST_0/I3}, {r_INST_0_i_1_n_0 b_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h02AA0000, 
LOC: SLICE_X9Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

c_i_1 - 
nets: {c_i_1_n_0 c_i_1/O}, {carry c_i_1/I0}, {processor/control_unit_i/state[3] c_i_1/I1}, {z_i_4_n_0 c_i_1/I2}, {processor/control_unit_i/state[0] c_i_1/I3}, {processor/control_unit_i/state[2] c_i_1/I4}, {processor/c c_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFFFF00020000, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_carry_i_1 - 
nets: {carry_carry_i_1_n_0 carry_carry_i_1/O}, {processor/data_path_i/muximm__23[6] carry_carry_i_1/I0}, {processor/data_path_i/portA[6] carry_carry_i_1/I1}, {processor/data_path_i/portA__0[7] carry_carry_i_1/I2}, {processor/data_path_i/muximm__23[7] carry_carry_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_2 - 
nets: {carry_carry_i_2_n_0 carry_carry_i_2/O}, {processor/data_path_i/muximm__23[4] carry_carry_i_2/I0}, {processor/data_path_i/portA[4] carry_carry_i_2/I1}, {processor/data_path_i/portA[5] carry_carry_i_2/I2}, {processor/data_path_i/muximm__23[5] carry_carry_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_3 - 
nets: {carry_carry_i_3_n_0 carry_carry_i_3/O}, {processor/data_path_i/muximm__23[2] carry_carry_i_3/I0}, {processor/data_path_i/portA[2] carry_carry_i_3/I1}, {processor/data_path_i/portA[3] carry_carry_i_3/I2}, {processor/data_path_i/muximm__23[3] carry_carry_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_4 - 
nets: {carry_carry_i_4_n_0 carry_carry_i_4/O}, {processor/data_path_i/muximm__23[0] carry_carry_i_4/I0}, {processor/data_path_i/portA[0] carry_carry_i_4/I1}, {processor/data_path_i/portA[1] carry_carry_i_4/I2}, {processor/data_path_i/muximm__23[1] carry_carry_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_5 - 
nets: {carry_carry_i_5_n_0 carry_carry_i_5/O}, {processor/data_path_i/portA__0[7] carry_carry_i_5/I0}, {processor/data_path_i/muximm__23[7] carry_carry_i_5/I1}, {processor/data_path_i/portA[6] carry_carry_i_5/I2}, {processor/data_path_i/muximm__23[6] carry_carry_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_6 - 
nets: {carry_carry_i_6_n_0 carry_carry_i_6/O}, {processor/data_path_i/portA[5] carry_carry_i_6/I0}, {processor/data_path_i/muximm__23[5] carry_carry_i_6/I1}, {processor/data_path_i/portA[4] carry_carry_i_6/I2}, {processor/data_path_i/muximm__23[4] carry_carry_i_6/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_7 - 
nets: {carry_carry_i_7_n_0 carry_carry_i_7/O}, {processor/data_path_i/portA[3] carry_carry_i_7/I0}, {processor/data_path_i/muximm__23[3] carry_carry_i_7/I1}, {processor/data_path_i/portA[2] carry_carry_i_7/I2}, {processor/data_path_i/muximm__23[2] carry_carry_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

carry_carry_i_8 - 
nets: {carry_carry_i_8_n_0 carry_carry_i_8/O}, {processor/data_path_i/portA[1] carry_carry_i_8/I0}, {processor/data_path_i/muximm__23[1] carry_carry_i_8/I1}, {processor/data_path_i/portA[0] carry_carry_i_8/I2}, {processor/data_path_i/muximm__23[0] carry_carry_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

clk25_i_1 - 
nets: {clk25_i_1_n_0 clk25_i_1/O}, {video_cntrl/clk25_reg_n_0 clk25_i_1/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X8Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

col[6]_i_1 - 
nets: {col0 col[6]_i_1/O}, {p_0_in[1] col[6]_i_1/I0}, {p_0_in[0] col[6]_i_1/I1}, {col[6]_i_4_n_0 col[6]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

col[6]_i_2 - 
nets: {p_0_in[1] col[6]_i_2/O}, {ram_reg_0_31_0_0_i_14_n_0 col[6]_i_2/I0}, {processor/control_unit_i/__0_n_0 col[6]_i_2/I1}, {processor/instruction[6] col[6]_i_2/I2}, {processor/instruction[14] col[6]_i_2/I3}, {processor/instruction[15] col[6]_i_2/I4}, {FSM_sequential_state[0]_i_2_n_0 col[6]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X8Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

col[6]_i_3 - 
nets: {p_0_in[0] col[6]_i_3/O}, {ram_reg_0_31_0_0_i_14_n_0 col[6]_i_3/I0}, {processor/control_unit_i/__0_n_0 col[6]_i_3/I1}, {processor/instruction[5] col[6]_i_3/I2}, {processor/instruction[14] col[6]_i_3/I3}, {processor/instruction[15] col[6]_i_3/I4}, {FSM_sequential_state[0]_i_2_n_0 col[6]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X8Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

col[6]_i_4 - 
nets: {col[6]_i_4_n_0 col[6]_i_4/O}, {processor/control_unit_i/state[4] col[6]_i_4/I0}, {processor/control_unit_i/state[1] col[6]_i_4/I1}, {processor/control_unit_i/state[0] col[6]_i_4/I2}, {processor/control_unit_i/state[3] col[6]_i_4/I3}, {processor/control_unit_i/state[2] col[6]_i_4/I4}, {p_0_in[2] col[6]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000040, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

col_reg[0] - 
nets: {addr_write[0] col_reg[0]/Q}, {clk col_reg[0]/C}, {col0 col_reg[0]/CE}, {rst col_reg[0]/CLR}, {ram_reg_0_31_0_0_i_1_n_0 col_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

col_reg[1] - 
nets: {addr_write[1] col_reg[1]/Q}, {clk col_reg[1]/C}, {col0 col_reg[1]/CE}, {rst col_reg[1]/CLR}, {ram_reg_0_31_1_1_i_1_n_0 col_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

col_reg[2] - 
nets: {addr_write[2] col_reg[2]/Q}, {clk col_reg[2]/C}, {col0 col_reg[2]/CE}, {rst col_reg[2]/CLR}, {ram_reg_0_31_2_2_i_1_n_0 col_reg[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

col_reg[3] - 
nets: {addr_write[3] col_reg[3]/Q}, {clk col_reg[3]/C}, {col0 col_reg[3]/CE}, {rst col_reg[3]/CLR}, {ram_reg_0_31_3_3_i_1_n_0 col_reg[3]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

col_reg[4] - 
nets: {addr_write[4] col_reg[4]/Q}, {clk col_reg[4]/C}, {col0 col_reg[4]/CE}, {rst col_reg[4]/CLR}, {ram_reg_0_31_4_4_i_1_n_0 col_reg[4]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

col_reg[5] - 
nets: {addr_write[5] col_reg[5]/Q}, {clk col_reg[5]/C}, {col0 col_reg[5]/CE}, {rst col_reg[5]/CLR}, {ram_reg_0_31_5_5_i_1_n_0 col_reg[5]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

col_reg[6] - 
nets: {addr_write[6] col_reg[6]/Q}, {clk col_reg[6]/C}, {col0 col_reg[6]/CE}, {rst col_reg[6]/CLR}, {ram_reg_0_31_6_6_i_1_n_0 col_reg[6]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

color[0]_i_1 - 
nets: {color[0]_i_1_n_0 color[0]_i_1/O}, {p_0_in[1] color[0]_i_1/I0}, {p_0_in[0] color[0]_i_1/I1}, {col[6]_i_4_n_0 color[0]_i_1/I2}, {ram_reg_0_31_0_0_i_1_n_0 color[0]_i_1/I3}, {color[0] color[0]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFF7F8000, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

color[1]_i_1 - 
nets: {color[1]_i_1_n_0 color[1]_i_1/O}, {p_0_in[1] color[1]_i_1/I0}, {p_0_in[0] color[1]_i_1/I1}, {col[6]_i_4_n_0 color[1]_i_1/I2}, {ram_reg_0_31_1_1_i_1_n_0 color[1]_i_1/I3}, {color[1] color[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFF7F8000, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

color[2]_i_1 - 
nets: {color[2]_i_1_n_0 color[2]_i_1/O}, {p_0_in[1] color[2]_i_1/I0}, {p_0_in[0] color[2]_i_1/I1}, {col[6]_i_4_n_0 color[2]_i_1/I2}, {ram_reg_0_31_2_2_i_1_n_0 color[2]_i_1/I3}, {color[2] color[2]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFF7F8000, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

color_reg[0] - 
nets: {color[0] color_reg[0]/Q}, {clk color_reg[0]/C}, {<const1> color_reg[0]/CE}, {rst color_reg[0]/CLR}, {color[0]_i_1_n_0 color_reg[0]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

color_reg[1] - 
nets: {color[1] color_reg[1]/Q}, {clk color_reg[1]/C}, {<const1> color_reg[1]/CE}, {rst color_reg[1]/CLR}, {color[1]_i_1_n_0 color_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

color_reg[2] - 
nets: {color[2] color_reg[2]/Q}, {clk color_reg[2]/C}, {<const1> color_reg[2]/CE}, {rst color_reg[2]/CLR}, {color[2]_i_1_n_0 color_reg[2]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

g_INST_0 - 
nets: {g g_INST_0/O}, {doutb[1] g_INST_0/I0}, {addr_read[5] g_INST_0/I1}, {addr_read[4] g_INST_0/I2}, {addr_read[6] g_INST_0/I3}, {r_INST_0_i_1_n_0 g_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h02AA0000, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hcnt[0]_i_1 - 
nets: {p_0_in__1[0] hcnt[0]_i_1/O}, {addr_read[5] hcnt[0]_i_1/I0}, {addr_read[2] hcnt[0]_i_1/I1}, {addr_read[3] hcnt[0]_i_1/I2}, {addr_read[4] hcnt[0]_i_1/I3}, {addr_read[6] hcnt[0]_i_1/I4}, {video_cntrl/hcnt_reg__0[0] hcnt[0]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000005557FFFF, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

hcnt[1]_i_1 - 
nets: {p_0_in__1[1] hcnt[1]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[1]_i_1/I0}, {video_cntrl/hcnt_reg__0[1] hcnt[1]_i_1/I1}, {video_cntrl/hcnt_reg__0[0] hcnt[1]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h28, 
LOC: SLICE_X6Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

hcnt[2]_i_1 - 
nets: {p_0_in__1[2] hcnt[2]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[2]_i_1/I0}, {video_cntrl/hcnt_reg__0[2] hcnt[2]_i_1/I1}, {video_cntrl/hcnt_reg__0[0] hcnt[2]_i_1/I2}, {video_cntrl/hcnt_reg__0[1] hcnt[2]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h2888, 
LOC: SLICE_X6Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

hcnt[3]_i_1 - 
nets: {p_0_in__1[3] hcnt[3]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[3]_i_1/I0}, {addr_read[0] hcnt[3]_i_1/I1}, {video_cntrl/hcnt_reg__0[1] hcnt[3]_i_1/I2}, {video_cntrl/hcnt_reg__0[0] hcnt[3]_i_1/I3}, {video_cntrl/hcnt_reg__0[2] hcnt[3]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h28888888, 
LOC: SLICE_X7Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hcnt[4]_i_1 - 
nets: {p_0_in__1[4] hcnt[4]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[4]_i_1/I0}, {addr_read[1] hcnt[4]_i_1/I1}, {video_cntrl/hcnt_reg__0[2] hcnt[4]_i_1/I2}, {video_cntrl/hcnt_reg__0[0] hcnt[4]_i_1/I3}, {video_cntrl/hcnt_reg__0[1] hcnt[4]_i_1/I4}, {addr_read[0] hcnt[4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2888888888888888, 
LOC: SLICE_X7Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

hcnt[5]_i_1 - 
nets: {p_0_in__1[5] hcnt[5]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[5]_i_1/I0}, {addr_read[2] hcnt[5]_i_1/I1}, {hcnt[9]_i_4_n_0 hcnt[5]_i_1/I2}, {addr_read[1] hcnt[5]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h2888, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

hcnt[6]_i_1 - 
nets: {p_0_in__1[6] hcnt[6]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[6]_i_1/I0}, {addr_read[3] hcnt[6]_i_1/I1}, {addr_read[2] hcnt[6]_i_1/I2}, {addr_read[1] hcnt[6]_i_1/I3}, {hcnt[9]_i_4_n_0 hcnt[6]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h28888888, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hcnt[7]_i_1 - 
nets: {p_0_in__1[7] hcnt[7]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[7]_i_1/I0}, {addr_read[4] hcnt[7]_i_1/I1}, {addr_read[3] hcnt[7]_i_1/I2}, {addr_read[1] hcnt[7]_i_1/I3}, {addr_read[2] hcnt[7]_i_1/I4}, {hcnt[9]_i_4_n_0 hcnt[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2888888888888888, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

hcnt[8]_i_1 - 
nets: {p_0_in__1[8] hcnt[8]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[8]_i_1/I0}, {addr_read[5] hcnt[8]_i_1/I1}, {addr_read[4] hcnt[8]_i_1/I2}, {hcnt[9]_i_3_n_0 hcnt[8]_i_1/I3}, {hcnt[9]_i_4_n_0 hcnt[8]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h28888888, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hcnt[9]_i_1 - 
nets: {p_0_in__1[9] hcnt[9]_i_1/O}, {hcnt[9]_i_2_n_0 hcnt[9]_i_1/I0}, {addr_read[6] hcnt[9]_i_1/I1}, {hcnt[9]_i_3_n_0 hcnt[9]_i_1/I2}, {addr_read[4] hcnt[9]_i_1/I3}, {addr_read[5] hcnt[9]_i_1/I4}, {hcnt[9]_i_4_n_0 hcnt[9]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2888888888888888, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

hcnt[9]_i_2 - 
nets: {hcnt[9]_i_2_n_0 hcnt[9]_i_2/O}, {addr_read[6] hcnt[9]_i_2/I0}, {addr_read[4] hcnt[9]_i_2/I1}, {addr_read[3] hcnt[9]_i_2/I2}, {addr_read[2] hcnt[9]_i_2/I3}, {addr_read[5] hcnt[9]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h5557FFFF, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hcnt[9]_i_3 - 
nets: {hcnt[9]_i_3_n_0 hcnt[9]_i_3/O}, {addr_read[2] hcnt[9]_i_3/I0}, {addr_read[1] hcnt[9]_i_3/I1}, {addr_read[3] hcnt[9]_i_3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X10Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

hcnt[9]_i_4 - 
nets: {hcnt[9]_i_4_n_0 hcnt[9]_i_4/O}, {video_cntrl/hcnt_reg__0[2] hcnt[9]_i_4/I0}, {video_cntrl/hcnt_reg__0[0] hcnt[9]_i_4/I1}, {video_cntrl/hcnt_reg__0[1] hcnt[9]_i_4/I2}, {addr_read[0] hcnt[9]_i_4/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X7Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

hsync_i_1 - 
nets: {hsync_i_1_n_0 hsync_i_1/O}, {addr_read[6] hsync_i_1/I0}, {addr_read[5] hsync_i_1/I1}, {addr_read[4] hsync_i_1/I2}, {addr_read[3] hsync_i_1/I3}, {addr_read[1] hsync_i_1/I4}, {addr_read[2] hsync_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFDFDFDFDFDFDFFF, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[0][7]_i_1 - 
nets: {mem[0][7]_i_1_n_0 mem[0][7]_i_1/O}, {processor/instruction[8] mem[0][7]_i_1/I0}, {processor/we mem[0][7]_i_1/I1}, {processor/wa[2] mem[0][7]_i_1/I2}, {processor/wa[1] mem[0][7]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFFFB, 
LOC: SLICE_X10Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[1][7]_i_1 - 
nets: {mem[1][7]_i_1_n_0 mem[1][7]_i_1/O}, {processor/instruction[8] mem[1][7]_i_1/I0}, {processor/we mem[1][7]_i_1/I1}, {processor/wa[2] mem[1][7]_i_1/I2}, {processor/wa[1] mem[1][7]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0008, 
LOC: SLICE_X9Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[2][7]_i_1 - 
nets: {mem[2][7]_i_1_n_0 mem[2][7]_i_1/O}, {processor/instruction[8] mem[2][7]_i_1/I0}, {processor/we mem[2][7]_i_1/I1}, {processor/wa[2] mem[2][7]_i_1/I2}, {processor/wa[1] mem[2][7]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0400, 
LOC: SLICE_X10Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[3][7]_i_1 - 
nets: {mem[3][7]_i_1_n_0 mem[3][7]_i_1/O}, {processor/instruction[8] mem[3][7]_i_1/I0}, {processor/we mem[3][7]_i_1/I1}, {processor/wa[2] mem[3][7]_i_1/I2}, {processor/wa[1] mem[3][7]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0800, 
LOC: SLICE_X9Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[4][7]_i_1 - 
nets: {mem[4][7]_i_1_n_0 mem[4][7]_i_1/O}, {processor/instruction[8] mem[4][7]_i_1/I0}, {processor/we mem[4][7]_i_1/I1}, {processor/wa[1] mem[4][7]_i_1/I2}, {processor/wa[2] mem[4][7]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0400, 
LOC: SLICE_X9Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[5][7]_i_1 - 
nets: {mem[5][7]_i_1_n_0 mem[5][7]_i_1/O}, {processor/instruction[8] mem[5][7]_i_1/I0}, {processor/we mem[5][7]_i_1/I1}, {processor/wa[1] mem[5][7]_i_1/I2}, {processor/wa[2] mem[5][7]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0800, 
LOC: SLICE_X9Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[6][7]_i_1 - 
nets: {mem[6][7]_i_1_n_0 mem[6][7]_i_1/O}, {processor/instruction[8] mem[6][7]_i_1/I0}, {processor/we mem[6][7]_i_1/I1}, {processor/wa[2] mem[6][7]_i_1/I2}, {processor/wa[1] mem[6][7]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h4000, 
LOC: SLICE_X9Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[7][0]_i_1 - 
nets: {regmux[0] mem[7][0]_i_1/O}, {mem[7][0]_i_2_n_0 mem[7][0]_i_1/I0}, {ram_reg_0_31_0_0_i_1_n_0 mem[7][0]_i_1/I1}, {processor/insel mem[7][0]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X11Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem[7][0]_i_2 - 
nets: {mem[7][0]_i_2_n_0 mem[7][0]_i_2/O}, {processor/instruction[0] mem[7][0]_i_2/I0}, {sw[0] mem[7][0]_i_2/I1}, {ram_memory/ram_reg_0_31_0_0_n_0 mem[7][0]_i_2/I2}, {processor/selk mem[7][0]_i_2/I3}, {processor/insel mem[7][0]_i_2/I4}, {mem[7][7]_i_10_n_0 mem[7][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000AAF00000AACC, 
LOC: SLICE_X11Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][1]_i_1 - 
nets: {regmux[1] mem[7][1]_i_1/O}, {mem[7][1]_i_2_n_0 mem[7][1]_i_1/I0}, {ram_reg_0_31_1_1_i_1_n_0 mem[7][1]_i_1/I1}, {processor/insel mem[7][1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X11Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem[7][1]_i_2 - 
nets: {mem[7][1]_i_2_n_0 mem[7][1]_i_2/O}, {processor/instruction[1] mem[7][1]_i_2/I0}, {sw[1] mem[7][1]_i_2/I1}, {ram_memory/ram_reg_0_31_1_1_n_0 mem[7][1]_i_2/I2}, {processor/selk mem[7][1]_i_2/I3}, {processor/insel mem[7][1]_i_2/I4}, {mem[7][7]_i_10_n_0 mem[7][1]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000AAF00000AACC, 
LOC: SLICE_X11Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][2]_i_1 - 
nets: {regmux[2] mem[7][2]_i_1/O}, {mem[7][2]_i_2_n_0 mem[7][2]_i_1/I0}, {ram_reg_0_31_2_2_i_1_n_0 mem[7][2]_i_1/I1}, {processor/insel mem[7][2]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X10Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem[7][2]_i_2 - 
nets: {mem[7][2]_i_2_n_0 mem[7][2]_i_2/O}, {processor/instruction[2] mem[7][2]_i_2/I0}, {sw[2] mem[7][2]_i_2/I1}, {ram_memory/ram_reg_0_31_2_2_n_0 mem[7][2]_i_2/I2}, {processor/selk mem[7][2]_i_2/I3}, {processor/insel mem[7][2]_i_2/I4}, {mem[7][7]_i_10_n_0 mem[7][2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000AAF00000AACC, 
LOC: SLICE_X9Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][3]_i_1 - 
nets: {regmux[3] mem[7][3]_i_1/O}, {mem[7][3]_i_2_n_0 mem[7][3]_i_1/I0}, {ram_reg_0_31_3_3_i_1_n_0 mem[7][3]_i_1/I1}, {processor/insel mem[7][3]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X10Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem[7][3]_i_2 - 
nets: {mem[7][3]_i_2_n_0 mem[7][3]_i_2/O}, {processor/instruction[3] mem[7][3]_i_2/I0}, {sw[3] mem[7][3]_i_2/I1}, {ram_memory/ram_reg_0_31_3_3_n_0 mem[7][3]_i_2/I2}, {processor/selk mem[7][3]_i_2/I3}, {processor/insel mem[7][3]_i_2/I4}, {mem[7][7]_i_10_n_0 mem[7][3]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000AAF00000AACC, 
LOC: SLICE_X9Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][4]_i_1 - 
nets: {regmux[4] mem[7][4]_i_1/O}, {mem[7][7]_i_6_n_0 mem[7][4]_i_1/I0}, {ram_memory/ram_reg_0_31_4_4_n_0 mem[7][4]_i_1/I1}, {processor/instruction[4] mem[7][4]_i_1/I2}, {processor/selk mem[7][4]_i_1/I3}, {ram_reg_0_31_4_4_i_1_n_0 mem[7][4]_i_1/I4}, {processor/insel mem[7][4]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF8888F888F888, 
LOC: SLICE_X10Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][5]_i_1 - 
nets: {regmux[5] mem[7][5]_i_1/O}, {mem[7][7]_i_6_n_0 mem[7][5]_i_1/I0}, {ram_memory/ram_reg_0_31_5_5_n_0 mem[7][5]_i_1/I1}, {processor/instruction[5] mem[7][5]_i_1/I2}, {processor/selk mem[7][5]_i_1/I3}, {ram_reg_0_31_5_5_i_1_n_0 mem[7][5]_i_1/I4}, {processor/insel mem[7][5]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF8888F888F888, 
LOC: SLICE_X10Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][6]_i_1 - 
nets: {regmux[6] mem[7][6]_i_1/O}, {mem[7][7]_i_6_n_0 mem[7][6]_i_1/I0}, {ram_memory/ram_reg_0_31_6_6_n_0 mem[7][6]_i_1/I1}, {processor/instruction[6] mem[7][6]_i_1/I2}, {processor/selk mem[7][6]_i_1/I3}, {ram_reg_0_31_6_6_i_1_n_0 mem[7][6]_i_1/I4}, {processor/insel mem[7][6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF8888F888F888, 
LOC: SLICE_X11Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][7]_i_1 - 
nets: {processor/data_path_i/registros/mem mem[7][7]_i_1/O}, {processor/instruction[8] mem[7][7]_i_1/I0}, {processor/we mem[7][7]_i_1/I1}, {processor/wa[2] mem[7][7]_i_1/I2}, {processor/wa[1] mem[7][7]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X10Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mem[7][7]_i_10 - 
nets: {mem[7][7]_i_10_n_0 mem[7][7]_i_10/O}, {p_0_in[2] mem[7][7]_i_10/I0}, {p_0_in[1] mem[7][7]_i_10/I1}, {p_0_in[0] mem[7][7]_i_10/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem[7][7]_i_2 - 
nets: {regmux[7] mem[7][7]_i_2/O}, {mem[7][7]_i_6_n_0 mem[7][7]_i_2/I0}, {ram_memory/ram_reg_0_31_7_7_n_0 mem[7][7]_i_2/I1}, {processor/instruction[7] mem[7][7]_i_2/I2}, {processor/selk mem[7][7]_i_2/I3}, {ram_reg_0_31_7_7_i_1_n_0 mem[7][7]_i_2/I4}, {processor/insel mem[7][7]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF8888F888F888, 
LOC: SLICE_X10Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][7]_i_3 - 
nets: {processor/we mem[7][7]_i_3/O}, {processor/control_unit_i/state[1] mem[7][7]_i_3/I0}, {processor/control_unit_i/state[4] mem[7][7]_i_3/I1}, {processor/control_unit_i/state[2] mem[7][7]_i_3/I2}, {processor/control_unit_i/state[0] mem[7][7]_i_3/I3}, {processor/control_unit_i/state[3] mem[7][7]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0D4DB5A2, 
LOC: SLICE_X9Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mem[7][7]_i_4 - 
nets: {processor/wa[2] mem[7][7]_i_4/O}, {processor/we mem[7][7]_i_4/I0}, {processor/instruction[13] mem[7][7]_i_4/I1}, {processor/control_unit_i/_n_0 mem[7][7]_i_4/I2}, {mem[7][7]_i_9_n_0 mem[7][7]_i_4/I3}, {processor/instruction[10] mem[7][7]_i_4/I4}, {FSM_sequential_state[0]_i_2_n_0 mem[7][7]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAB0000AAAA0000, 
LOC: SLICE_X10Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][7]_i_5 - 
nets: {processor/wa[1] mem[7][7]_i_5/O}, {processor/we mem[7][7]_i_5/I0}, {processor/instruction[13] mem[7][7]_i_5/I1}, {processor/control_unit_i/_n_0 mem[7][7]_i_5/I2}, {mem[7][7]_i_9_n_0 mem[7][7]_i_5/I3}, {processor/instruction[9] mem[7][7]_i_5/I4}, {FSM_sequential_state[0]_i_2_n_0 mem[7][7]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAB0000AAAA0000, 
LOC: SLICE_X10Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][7]_i_6 - 
nets: {mem[7][7]_i_6_n_0 mem[7][7]_i_6/O}, {mem[7][7]_i_10_n_0 mem[7][7]_i_6/I0}, {processor/control_unit_i/state[2] mem[7][7]_i_6/I1}, {processor/control_unit_i/state[3] mem[7][7]_i_6/I2}, {processor/control_unit_i/state[0] mem[7][7]_i_6/I3}, {processor/control_unit_i/state[4] mem[7][7]_i_6/I4}, {processor/control_unit_i/state[1] mem[7][7]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8282A2A2880A808A, 
LOC: SLICE_X11Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mem[7][7]_i_7 - 
nets: {processor/selk mem[7][7]_i_7/O}, {processor/control_unit_i/state[2] mem[7][7]_i_7/I0}, {processor/control_unit_i/state[3] mem[7][7]_i_7/I1}, {processor/control_unit_i/state[0] mem[7][7]_i_7/I2}, {processor/control_unit_i/state[4] mem[7][7]_i_7/I3}, {processor/control_unit_i/state[1] mem[7][7]_i_7/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X10Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mem[7][7]_i_8 - 
nets: {processor/insel mem[7][7]_i_8/O}, {processor/control_unit_i/state[3] mem[7][7]_i_8/I0}, {processor/control_unit_i/state[1] mem[7][7]_i_8/I1}, {processor/control_unit_i/state[4] mem[7][7]_i_8/I2}, {processor/control_unit_i/state[0] mem[7][7]_i_8/I3}, {processor/control_unit_i/state[2] mem[7][7]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h4564B2A2, 
LOC: SLICE_X9Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mem[7][7]_i_9 - 
nets: {mem[7][7]_i_9_n_0 mem[7][7]_i_9/O}, {processor/instruction[14] mem[7][7]_i_9/I0}, {processor/instruction[15] mem[7][7]_i_9/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X10Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

processor/control_unit_i/ - 
nets: {processor/control_unit_i/_n_0 processor/control_unit_i//O}, {processor/instruction[11] processor/control_unit_i//I0}, {processor/instruction[12] processor/control_unit_i//I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X9Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

processor/control_unit_i/FSM_sequential_state_reg[0] - 
nets: {processor/control_unit_i/state[0] processor/control_unit_i/FSM_sequential_state_reg[0]/Q}, {clk processor/control_unit_i/FSM_sequential_state_reg[0]/C}, {FSM_sequential_state[4]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[0]/CE}, {rst processor/control_unit_i/FSM_sequential_state_reg[0]/CLR}, {FSM_sequential_state[0]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X9Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/control_unit_i/FSM_sequential_state_reg[1] - 
nets: {processor/control_unit_i/state[1] processor/control_unit_i/FSM_sequential_state_reg[1]/Q}, {clk processor/control_unit_i/FSM_sequential_state_reg[1]/C}, {FSM_sequential_state[4]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[1]/CE}, {rst processor/control_unit_i/FSM_sequential_state_reg[1]/CLR}, {FSM_sequential_state[1]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X9Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/control_unit_i/FSM_sequential_state_reg[2] - 
nets: {processor/control_unit_i/state[2] processor/control_unit_i/FSM_sequential_state_reg[2]/Q}, {clk processor/control_unit_i/FSM_sequential_state_reg[2]/C}, {FSM_sequential_state[4]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[2]/CE}, {rst processor/control_unit_i/FSM_sequential_state_reg[2]/CLR}, {FSM_sequential_state[2]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[2]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X10Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/control_unit_i/FSM_sequential_state_reg[3] - 
nets: {processor/control_unit_i/state[3] processor/control_unit_i/FSM_sequential_state_reg[3]/Q}, {clk processor/control_unit_i/FSM_sequential_state_reg[3]/C}, {FSM_sequential_state[4]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[3]/CE}, {rst processor/control_unit_i/FSM_sequential_state_reg[3]/CLR}, {FSM_sequential_state[3]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X10Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/control_unit_i/FSM_sequential_state_reg[4] - 
nets: {processor/control_unit_i/state[4] processor/control_unit_i/FSM_sequential_state_reg[4]/Q}, {clk processor/control_unit_i/FSM_sequential_state_reg[4]/C}, {FSM_sequential_state[4]_i_1_n_0 processor/control_unit_i/FSM_sequential_state_reg[4]/CE}, {rst processor/control_unit_i/FSM_sequential_state_reg[4]/CLR}, {FSM_sequential_state[4]_i_2_n_0 processor/control_unit_i/FSM_sequential_state_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X10Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/control_unit_i/__0 - 
nets: {processor/control_unit_i/__0_n_0 processor/control_unit_i/__0/O}, {processor/instruction[11] processor/control_unit_i/__0/I0}, {processor/instruction[13] processor/control_unit_i/__0/I1}, {processor/instruction[12] processor/control_unit_i/__0/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h24, 
LOC: SLICE_X9Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

processor/control_unit_i/_carry_i_28 - 
nets: {processor/control_unit_i/_carry_i_28_n_0 processor/control_unit_i/_carry_i_28/O}, {processor/instruction[15] processor/control_unit_i/_carry_i_28/I0}, {processor/instruction[12] processor/control_unit_i/_carry_i_28/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X10Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

processor/control_unit_i/_carry_i_29 - 
nets: {processor/control_unit_i/_carry_i_29_n_0 processor/control_unit_i/_carry_i_29/O}, {processor/instruction[14] processor/control_unit_i/_carry_i_29/I0}, {processor/instruction[11] processor/control_unit_i/_carry_i_29/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X10Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

processor/data_path_i/LIFOi/addr_reg[0] - 
nets: {processor/data_path_i/LIFOi/addr_reg__0[0] processor/data_path_i/LIFOi/addr_reg[0]/Q}, {clk processor/data_path_i/LIFOi/addr_reg[0]/C}, {addr[3]_i_1_n_0 processor/data_path_i/LIFOi/addr_reg[0]/CE}, {addr0[0] processor/data_path_i/LIFOi/addr_reg[0]/D}, {rst processor/data_path_i/LIFOi/addr_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
RAM_STYLE: DISTRIBUTED, 
REF_NAME: FDRE, 

processor/data_path_i/LIFOi/addr_reg[1] - 
nets: {processor/data_path_i/LIFOi/addr_reg__0[1] processor/data_path_i/LIFOi/addr_reg[1]/Q}, {clk processor/data_path_i/LIFOi/addr_reg[1]/C}, {addr[3]_i_1_n_0 processor/data_path_i/LIFOi/addr_reg[1]/CE}, {p_0_in__0[1] processor/data_path_i/LIFOi/addr_reg[1]/D}, {rst processor/data_path_i/LIFOi/addr_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
RAM_STYLE: DISTRIBUTED, 
REF_NAME: FDRE, 

processor/data_path_i/LIFOi/addr_reg[2] - 
nets: {processor/data_path_i/LIFOi/addr_reg__0[2] processor/data_path_i/LIFOi/addr_reg[2]/Q}, {clk processor/data_path_i/LIFOi/addr_reg[2]/C}, {addr[3]_i_1_n_0 processor/data_path_i/LIFOi/addr_reg[2]/CE}, {p_0_in__0[2] processor/data_path_i/LIFOi/addr_reg[2]/D}, {rst processor/data_path_i/LIFOi/addr_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
RAM_STYLE: DISTRIBUTED, 
REF_NAME: FDRE, 

processor/data_path_i/LIFOi/addr_reg[3] - 
nets: {processor/data_path_i/LIFOi/addr_reg__0[3] processor/data_path_i/LIFOi/addr_reg[3]/Q}, {clk processor/data_path_i/LIFOi/addr_reg[3]/C}, {addr[3]_i_1_n_0 processor/data_path_i/LIFOi/addr_reg[3]/CE}, {p_0_in__0[3] processor/data_path_i/LIFOi/addr_reg[3]/D}, {rst processor/data_path_i/LIFOi/addr_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
RAM_STYLE: DISTRIBUTED, 
REF_NAME: FDRE, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/O processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A0 processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A1 processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A2 processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A3 processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A4 processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/D processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_0_0/WE processor/data_path_i/LIFOi/ram_reg_0_15_0_0/SP/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/O processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A0 processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A1 processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A2 processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A3 processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A4 processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/D processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_10_10/WE processor/data_path_i/LIFOi/ram_reg_0_15_10_10/SP/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/O processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A0 processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A1 processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A2 processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A3 processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A4 processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/D processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_1_1/WE processor/data_path_i/LIFOi/ram_reg_0_15_1_1/SP/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/O processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A0 processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A1 processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A2 processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A3 processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A4 processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/D processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_2_2/WE processor/data_path_i/LIFOi/ram_reg_0_15_2_2/SP/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/O processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A0 processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A1 processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A2 processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A3 processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A4 processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/D processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_3_3/WE processor/data_path_i/LIFOi/ram_reg_0_15_3_3/SP/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/O processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A0 processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A1 processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A2 processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A3 processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A4 processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/D processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_4_4/WE processor/data_path_i/LIFOi/ram_reg_0_15_4_4/SP/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/O processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A0 processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A1 processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A2 processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A3 processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A4 processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/D processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_5_5/WE processor/data_path_i/LIFOi/ram_reg_0_15_5_5/SP/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/O processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A0 processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A1 processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A2 processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A3 processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A4 processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/D processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_6_6/WE processor/data_path_i/LIFOi/ram_reg_0_15_6_6/SP/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/O processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A0 processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A1 processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A2 processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A3 processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A4 processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/D processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_7_7/WE processor/data_path_i/LIFOi/ram_reg_0_15_7_7/SP/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X8Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/O processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A0 processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A1 processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A2 processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A3 processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A4 processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/D processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_8_8/WE processor/data_path_i/LIFOi/ram_reg_0_15_8_8/SP/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X8Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP - 
nets: {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/O processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/O}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A0 processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/ADR0}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A1 processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/ADR1}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A2 processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/ADR2}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A3 processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/ADR3}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A4 processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/ADR4}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/WCLK processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/CLK}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/D processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/I}, {processor/data_path_i/LIFOi/ram_reg_0_15_9_9/WE processor/data_path_i/LIFOi/ram_reg_0_15_9_9/SP/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X8Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

processor/data_path_i/PC_reg[0] - 
nets: {din[0] processor/data_path_i/PC_reg[0]/Q}, {clk processor/data_path_i/PC_reg[0]/C}, {processor/ldpc processor/data_path_i/PC_reg[0]/CE}, {rst processor/data_path_i/PC_reg[0]/CLR}, {PC_rep[0]_i_1_n_0 processor/data_path_i/PC_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[10] - 
nets: {din[10] processor/data_path_i/PC_reg[10]/Q}, {clk processor/data_path_i/PC_reg[10]/C}, {processor/ldpc processor/data_path_i/PC_reg[10]/CE}, {rst processor/data_path_i/PC_reg[10]/CLR}, {PC_reg_rep[10]_i_2_n_0 processor/data_path_i/PC_reg[10]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[1] - 
nets: {din[1] processor/data_path_i/PC_reg[1]/Q}, {clk processor/data_path_i/PC_reg[1]/C}, {processor/ldpc processor/data_path_i/PC_reg[1]/CE}, {rst processor/data_path_i/PC_reg[1]/CLR}, {PC_rep[1]_i_1_n_0 processor/data_path_i/PC_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[2] - 
nets: {din[2] processor/data_path_i/PC_reg[2]/Q}, {clk processor/data_path_i/PC_reg[2]/C}, {processor/ldpc processor/data_path_i/PC_reg[2]/CE}, {rst processor/data_path_i/PC_reg[2]/CLR}, {PC_rep[2]_i_1_n_0 processor/data_path_i/PC_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[3] - 
nets: {din[3] processor/data_path_i/PC_reg[3]/Q}, {clk processor/data_path_i/PC_reg[3]/C}, {processor/ldpc processor/data_path_i/PC_reg[3]/CE}, {rst processor/data_path_i/PC_reg[3]/CLR}, {PC_rep[3]_i_1_n_0 processor/data_path_i/PC_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[4] - 
nets: {din[4] processor/data_path_i/PC_reg[4]/Q}, {clk processor/data_path_i/PC_reg[4]/C}, {processor/ldpc processor/data_path_i/PC_reg[4]/CE}, {rst processor/data_path_i/PC_reg[4]/CLR}, {PC_reg_rep[4]_i_1_n_0 processor/data_path_i/PC_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[5] - 
nets: {din[5] processor/data_path_i/PC_reg[5]/Q}, {clk processor/data_path_i/PC_reg[5]/C}, {processor/ldpc processor/data_path_i/PC_reg[5]/CE}, {rst processor/data_path_i/PC_reg[5]/CLR}, {PC_rep[5]_i_1_n_0 processor/data_path_i/PC_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[6] - 
nets: {din[6] processor/data_path_i/PC_reg[6]/Q}, {clk processor/data_path_i/PC_reg[6]/C}, {processor/ldpc processor/data_path_i/PC_reg[6]/CE}, {rst processor/data_path_i/PC_reg[6]/CLR}, {PC_rep[6]_i_1_n_0 processor/data_path_i/PC_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[7] - 
nets: {din[7] processor/data_path_i/PC_reg[7]/Q}, {clk processor/data_path_i/PC_reg[7]/C}, {processor/ldpc processor/data_path_i/PC_reg[7]/CE}, {rst processor/data_path_i/PC_reg[7]/CLR}, {PC_rep[7]_i_1_n_0 processor/data_path_i/PC_reg[7]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[8] - 
nets: {din[8] processor/data_path_i/PC_reg[8]/Q}, {clk processor/data_path_i/PC_reg[8]/C}, {processor/ldpc processor/data_path_i/PC_reg[8]/CE}, {rst processor/data_path_i/PC_reg[8]/CLR}, {PC_rep[8]_i_1_n_0 processor/data_path_i/PC_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg[9] - 
nets: {din[9] processor/data_path_i/PC_reg[9]/Q}, {clk processor/data_path_i/PC_reg[9]/C}, {processor/ldpc processor/data_path_i/PC_reg[9]/CE}, {rst processor/data_path_i/PC_reg[9]/CLR}, {PC_rep[9]_i_1_n_0 processor/data_path_i/PC_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[0] - 
nets: {PC[0] processor/data_path_i/PC_reg_rep[0]/Q}, {clk processor/data_path_i/PC_reg_rep[0]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[0]/CE}, {rst processor/data_path_i/PC_reg_rep[0]/CLR}, {PC_rep[0]_i_1_n_0 processor/data_path_i/PC_reg_rep[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[10] - 
nets: {PC[10] processor/data_path_i/PC_reg_rep[10]/Q}, {clk processor/data_path_i/PC_reg_rep[10]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[10]/CE}, {rst processor/data_path_i/PC_reg_rep[10]/CLR}, {PC_reg_rep[10]_i_2_n_0 processor/data_path_i/PC_reg_rep[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[1] - 
nets: {PC[1] processor/data_path_i/PC_reg_rep[1]/Q}, {clk processor/data_path_i/PC_reg_rep[1]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[1]/CE}, {rst processor/data_path_i/PC_reg_rep[1]/CLR}, {PC_rep[1]_i_1_n_0 processor/data_path_i/PC_reg_rep[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[2] - 
nets: {PC[2] processor/data_path_i/PC_reg_rep[2]/Q}, {clk processor/data_path_i/PC_reg_rep[2]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[2]/CE}, {rst processor/data_path_i/PC_reg_rep[2]/CLR}, {PC_rep[2]_i_1_n_0 processor/data_path_i/PC_reg_rep[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[3] - 
nets: {PC[3] processor/data_path_i/PC_reg_rep[3]/Q}, {clk processor/data_path_i/PC_reg_rep[3]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[3]/CE}, {rst processor/data_path_i/PC_reg_rep[3]/CLR}, {PC_rep[3]_i_1_n_0 processor/data_path_i/PC_reg_rep[3]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[4] - 
nets: {PC[4] processor/data_path_i/PC_reg_rep[4]/Q}, {clk processor/data_path_i/PC_reg_rep[4]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[4]/CE}, {rst processor/data_path_i/PC_reg_rep[4]/CLR}, {PC_reg_rep[4]_i_1_n_0 processor/data_path_i/PC_reg_rep[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[5] - 
nets: {PC[5] processor/data_path_i/PC_reg_rep[5]/Q}, {clk processor/data_path_i/PC_reg_rep[5]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[5]/CE}, {rst processor/data_path_i/PC_reg_rep[5]/CLR}, {PC_rep[5]_i_1_n_0 processor/data_path_i/PC_reg_rep[5]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[6] - 
nets: {PC[6] processor/data_path_i/PC_reg_rep[6]/Q}, {clk processor/data_path_i/PC_reg_rep[6]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[6]/CE}, {rst processor/data_path_i/PC_reg_rep[6]/CLR}, {PC_rep[6]_i_1_n_0 processor/data_path_i/PC_reg_rep[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[7] - 
nets: {PC[7] processor/data_path_i/PC_reg_rep[7]/Q}, {clk processor/data_path_i/PC_reg_rep[7]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[7]/CE}, {rst processor/data_path_i/PC_reg_rep[7]/CLR}, {PC_rep[7]_i_1_n_0 processor/data_path_i/PC_reg_rep[7]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[8] - 
nets: {PC[8] processor/data_path_i/PC_reg_rep[8]/Q}, {clk processor/data_path_i/PC_reg_rep[8]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[8]/CE}, {rst processor/data_path_i/PC_reg_rep[8]/CLR}, {PC_rep[8]_i_1_n_0 processor/data_path_i/PC_reg_rep[8]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_reg_rep[9] - 
nets: {PC[9] processor/data_path_i/PC_reg_rep[9]/Q}, {clk processor/data_path_i/PC_reg_rep[9]/C}, {processor/ldpc processor/data_path_i/PC_reg_rep[9]/CE}, {rst processor/data_path_i/PC_reg_rep[9]/CLR}, {PC_rep[9]_i_1_n_0 processor/data_path_i/PC_reg_rep[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/PC_rep[10]_i_16 - 
nets: {processor/data_path_i/PC_rep[10]_i_16_n_0 processor/data_path_i/PC_rep[10]_i_16/O}, {dout[8] processor/data_path_i/PC_rep[10]_i_16/I0}, {dout[6] processor/data_path_i/PC_rep[10]_i_16/I1}, {processor/data_path_i/PC_rep[9]_i_6_n_0 processor/data_path_i/PC_rep[10]_i_16/I2}, {dout[7] processor/data_path_i/PC_rep[10]_i_16/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X9Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

processor/data_path_i/PC_rep[5]_i_5 - 
nets: {processor/stack_addr[5] processor/data_path_i/PC_rep[5]_i_5/O}, {dout[3] processor/data_path_i/PC_rep[5]_i_5/I0}, {dout[1] processor/data_path_i/PC_rep[5]_i_5/I1}, {dout[0] processor/data_path_i/PC_rep[5]_i_5/I2}, {dout[2] processor/data_path_i/PC_rep[5]_i_5/I3}, {dout[4] processor/data_path_i/PC_rep[5]_i_5/I4}, {dout[5] processor/data_path_i/PC_rep[5]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFF80000000, 
LOC: SLICE_X11Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

processor/data_path_i/PC_rep[9]_i_6 - 
nets: {processor/data_path_i/PC_rep[9]_i_6_n_0 processor/data_path_i/PC_rep[9]_i_6/O}, {dout[5] processor/data_path_i/PC_rep[9]_i_6/I0}, {dout[3] processor/data_path_i/PC_rep[9]_i_6/I1}, {dout[1] processor/data_path_i/PC_rep[9]_i_6/I2}, {dout[0] processor/data_path_i/PC_rep[9]_i_6/I3}, {dout[2] processor/data_path_i/PC_rep[9]_i_6/I4}, {dout[4] processor/data_path_i/PC_rep[9]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X11Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

processor/data_path_i/alui/_carry - 
nets: {processor/data_path_i/alui/_carry_n_0 processor/data_path_i/alui/_carry/CO[3]}, { processor/data_path_i/alui/_carry/CO[2]}, { processor/data_path_i/alui/_carry/CO[1]}, { processor/data_path_i/alui/_carry/CO[0]}, {data5[3] processor/data_path_i/alui/_carry/O[3]}, {data5[2] processor/data_path_i/alui/_carry/O[2]}, {data5[1] processor/data_path_i/alui/_carry/O[1]}, {data5[0] processor/data_path_i/alui/_carry/O[0]}, {<const0> processor/data_path_i/alui/_carry/CI}, {processor/data_path_i/portA[0] processor/data_path_i/alui/_carry/CYINIT}, {processor/data_path_i/portA[3] processor/data_path_i/alui/_carry/DI[3]}, {processor/data_path_i/portA[2] processor/data_path_i/alui/_carry/DI[2]}, {processor/data_path_i/portA[1] processor/data_path_i/alui/_carry/DI[1]}, {p_0_out[0] processor/data_path_i/alui/_carry/DI[0]}, {_carry_i_6_n_0 processor/data_path_i/alui/_carry/S[3]}, {_carry_i_7_n_0 processor/data_path_i/alui/_carry/S[2]}, {_carry_i_8_n_0 processor/data_path_i/alui/_carry/S[1]}, {_carry_i_9_n_0 processor/data_path_i/alui/_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y173, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

processor/data_path_i/alui/_carry__0 - 
nets: { processor/data_path_i/alui/_carry__0/CO[3]}, { processor/data_path_i/alui/_carry__0/CO[2]}, { processor/data_path_i/alui/_carry__0/CO[1]}, { processor/data_path_i/alui/_carry__0/CO[0]}, {data5[7] processor/data_path_i/alui/_carry__0/O[3]}, {data5[6] processor/data_path_i/alui/_carry__0/O[2]}, {data5[5] processor/data_path_i/alui/_carry__0/O[1]}, {data5[4] processor/data_path_i/alui/_carry__0/O[0]}, {processor/data_path_i/alui/_carry_n_0 processor/data_path_i/alui/_carry__0/CI}, {<const0> processor/data_path_i/alui/_carry__0/CYINIT}, {<const0> processor/data_path_i/alui/_carry__0/DI[3]}, {processor/data_path_i/portA[6] processor/data_path_i/alui/_carry__0/DI[2]}, {processor/data_path_i/portA[5] processor/data_path_i/alui/_carry__0/DI[1]}, {processor/data_path_i/portA[4] processor/data_path_i/alui/_carry__0/DI[0]}, {_carry__0_i_4_n_0 processor/data_path_i/alui/_carry__0/S[3]}, {_carry__0_i_5_n_0 processor/data_path_i/alui/_carry__0/S[2]}, {_carry__0_i_6_n_0 processor/data_path_i/alui/_carry__0/S[1]}, {_carry__0_i_7_n_0 processor/data_path_i/alui/_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y174, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

processor/data_path_i/alui/carry_carry - 
nets: {carry processor/data_path_i/alui/carry_carry/CO[3]}, { processor/data_path_i/alui/carry_carry/CO[2]}, { processor/data_path_i/alui/carry_carry/CO[1]}, { processor/data_path_i/alui/carry_carry/CO[0]}, { processor/data_path_i/alui/carry_carry/O[3]}, { processor/data_path_i/alui/carry_carry/O[2]}, { processor/data_path_i/alui/carry_carry/O[1]}, { processor/data_path_i/alui/carry_carry/O[0]}, {<const0> processor/data_path_i/alui/carry_carry/CI}, {<const0> processor/data_path_i/alui/carry_carry/CYINIT}, {carry_carry_i_1_n_0 processor/data_path_i/alui/carry_carry/DI[3]}, {carry_carry_i_2_n_0 processor/data_path_i/alui/carry_carry/DI[2]}, {carry_carry_i_3_n_0 processor/data_path_i/alui/carry_carry/DI[1]}, {carry_carry_i_4_n_0 processor/data_path_i/alui/carry_carry/DI[0]}, {carry_carry_i_5_n_0 processor/data_path_i/alui/carry_carry/S[3]}, {carry_carry_i_6_n_0 processor/data_path_i/alui/carry_carry/S[2]}, {carry_carry_i_7_n_0 processor/data_path_i/alui/carry_carry/S[1]}, {carry_carry_i_8_n_0 processor/data_path_i/alui/carry_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y175, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

processor/data_path_i/c_reg - 
nets: {processor/c processor/data_path_i/c_reg/Q}, {clk processor/data_path_i/c_reg/C}, {<const1> processor/data_path_i/c_reg/CE}, {rst processor/data_path_i/c_reg/CLR}, {c_i_1_n_0 processor/data_path_i/c_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/data_path_i/registros/mem_reg[0][0] - 
nets: {mem_reg[0][0] processor/data_path_i/registros/mem_reg[0][0]/Q}, {clk processor/data_path_i/registros/mem_reg[0][0]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[0][0]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][1] - 
nets: {mem_reg[0][1] processor/data_path_i/registros/mem_reg[0][1]/Q}, {clk processor/data_path_i/registros/mem_reg[0][1]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[0][1]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][2] - 
nets: {mem_reg[0][2] processor/data_path_i/registros/mem_reg[0][2]/Q}, {clk processor/data_path_i/registros/mem_reg[0][2]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[0][2]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][3] - 
nets: {mem_reg[0][3] processor/data_path_i/registros/mem_reg[0][3]/Q}, {clk processor/data_path_i/registros/mem_reg[0][3]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[0][3]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][4] - 
nets: {mem_reg[0][4] processor/data_path_i/registros/mem_reg[0][4]/Q}, {clk processor/data_path_i/registros/mem_reg[0][4]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[0][4]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][5] - 
nets: {mem_reg[0][5] processor/data_path_i/registros/mem_reg[0][5]/Q}, {clk processor/data_path_i/registros/mem_reg[0][5]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[0][5]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][6] - 
nets: {mem_reg[0][6] processor/data_path_i/registros/mem_reg[0][6]/Q}, {clk processor/data_path_i/registros/mem_reg[0][6]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[0][6]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[0][7] - 
nets: {mem_reg[0][7] processor/data_path_i/registros/mem_reg[0][7]/Q}, {clk processor/data_path_i/registros/mem_reg[0][7]/C}, {<const1> processor/data_path_i/registros/mem_reg[0][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[0][7]/D}, {mem[0][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[0][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][0] - 
nets: {mem_reg[1][0] processor/data_path_i/registros/mem_reg[1][0]/Q}, {clk processor/data_path_i/registros/mem_reg[1][0]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[1][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][1] - 
nets: {mem_reg[1][1] processor/data_path_i/registros/mem_reg[1][1]/Q}, {clk processor/data_path_i/registros/mem_reg[1][1]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[1][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][2] - 
nets: {mem_reg[1][2] processor/data_path_i/registros/mem_reg[1][2]/Q}, {clk processor/data_path_i/registros/mem_reg[1][2]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[1][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][3] - 
nets: {mem_reg[1][3] processor/data_path_i/registros/mem_reg[1][3]/Q}, {clk processor/data_path_i/registros/mem_reg[1][3]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[1][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][4] - 
nets: {mem_reg[1][4] processor/data_path_i/registros/mem_reg[1][4]/Q}, {clk processor/data_path_i/registros/mem_reg[1][4]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[1][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][5] - 
nets: {mem_reg[1][5] processor/data_path_i/registros/mem_reg[1][5]/Q}, {clk processor/data_path_i/registros/mem_reg[1][5]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[1][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][6] - 
nets: {mem_reg[1][6] processor/data_path_i/registros/mem_reg[1][6]/Q}, {clk processor/data_path_i/registros/mem_reg[1][6]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[1][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[1][7] - 
nets: {mem_reg[1][7] processor/data_path_i/registros/mem_reg[1][7]/Q}, {clk processor/data_path_i/registros/mem_reg[1][7]/C}, {mem[1][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[1][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[1][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[1][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][0] - 
nets: {mem_reg[2][0] processor/data_path_i/registros/mem_reg[2][0]/Q}, {clk processor/data_path_i/registros/mem_reg[2][0]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[2][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][1] - 
nets: {mem_reg[2][1] processor/data_path_i/registros/mem_reg[2][1]/Q}, {clk processor/data_path_i/registros/mem_reg[2][1]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[2][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][2] - 
nets: {mem_reg[2][2] processor/data_path_i/registros/mem_reg[2][2]/Q}, {clk processor/data_path_i/registros/mem_reg[2][2]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[2][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][3] - 
nets: {mem_reg[2][3] processor/data_path_i/registros/mem_reg[2][3]/Q}, {clk processor/data_path_i/registros/mem_reg[2][3]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[2][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][4] - 
nets: {mem_reg[2][4] processor/data_path_i/registros/mem_reg[2][4]/Q}, {clk processor/data_path_i/registros/mem_reg[2][4]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[2][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][5] - 
nets: {mem_reg[2][5] processor/data_path_i/registros/mem_reg[2][5]/Q}, {clk processor/data_path_i/registros/mem_reg[2][5]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[2][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][6] - 
nets: {mem_reg[2][6] processor/data_path_i/registros/mem_reg[2][6]/Q}, {clk processor/data_path_i/registros/mem_reg[2][6]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[2][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[2][7] - 
nets: {mem_reg[2][7] processor/data_path_i/registros/mem_reg[2][7]/Q}, {clk processor/data_path_i/registros/mem_reg[2][7]/C}, {mem[2][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[2][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[2][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[2][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][0] - 
nets: {mem_reg[3][0] processor/data_path_i/registros/mem_reg[3][0]/Q}, {clk processor/data_path_i/registros/mem_reg[3][0]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[3][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][1] - 
nets: {mem_reg[3][1] processor/data_path_i/registros/mem_reg[3][1]/Q}, {clk processor/data_path_i/registros/mem_reg[3][1]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[3][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][2] - 
nets: {mem_reg[3][2] processor/data_path_i/registros/mem_reg[3][2]/Q}, {clk processor/data_path_i/registros/mem_reg[3][2]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[3][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][3] - 
nets: {mem_reg[3][3] processor/data_path_i/registros/mem_reg[3][3]/Q}, {clk processor/data_path_i/registros/mem_reg[3][3]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[3][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][4] - 
nets: {mem_reg[3][4] processor/data_path_i/registros/mem_reg[3][4]/Q}, {clk processor/data_path_i/registros/mem_reg[3][4]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[3][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][5] - 
nets: {mem_reg[3][5] processor/data_path_i/registros/mem_reg[3][5]/Q}, {clk processor/data_path_i/registros/mem_reg[3][5]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[3][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][6] - 
nets: {mem_reg[3][6] processor/data_path_i/registros/mem_reg[3][6]/Q}, {clk processor/data_path_i/registros/mem_reg[3][6]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[3][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[3][7] - 
nets: {mem_reg[3][7] processor/data_path_i/registros/mem_reg[3][7]/Q}, {clk processor/data_path_i/registros/mem_reg[3][7]/C}, {mem[3][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[3][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[3][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[3][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][0] - 
nets: {mem_reg[4][0] processor/data_path_i/registros/mem_reg[4][0]/Q}, {clk processor/data_path_i/registros/mem_reg[4][0]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[4][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][1] - 
nets: {mem_reg[4][1] processor/data_path_i/registros/mem_reg[4][1]/Q}, {clk processor/data_path_i/registros/mem_reg[4][1]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[4][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][2] - 
nets: {mem_reg[4][2] processor/data_path_i/registros/mem_reg[4][2]/Q}, {clk processor/data_path_i/registros/mem_reg[4][2]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[4][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][3] - 
nets: {mem_reg[4][3] processor/data_path_i/registros/mem_reg[4][3]/Q}, {clk processor/data_path_i/registros/mem_reg[4][3]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[4][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][4] - 
nets: {mem_reg[4][4] processor/data_path_i/registros/mem_reg[4][4]/Q}, {clk processor/data_path_i/registros/mem_reg[4][4]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[4][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][5] - 
nets: {mem_reg[4][5] processor/data_path_i/registros/mem_reg[4][5]/Q}, {clk processor/data_path_i/registros/mem_reg[4][5]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[4][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][6] - 
nets: {mem_reg[4][6] processor/data_path_i/registros/mem_reg[4][6]/Q}, {clk processor/data_path_i/registros/mem_reg[4][6]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[4][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[4][7] - 
nets: {mem_reg[4][7] processor/data_path_i/registros/mem_reg[4][7]/Q}, {clk processor/data_path_i/registros/mem_reg[4][7]/C}, {mem[4][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[4][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[4][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[4][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][0] - 
nets: {mem_reg[5][0] processor/data_path_i/registros/mem_reg[5][0]/Q}, {clk processor/data_path_i/registros/mem_reg[5][0]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[5][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][1] - 
nets: {mem_reg[5][1] processor/data_path_i/registros/mem_reg[5][1]/Q}, {clk processor/data_path_i/registros/mem_reg[5][1]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[5][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][2] - 
nets: {mem_reg[5][2] processor/data_path_i/registros/mem_reg[5][2]/Q}, {clk processor/data_path_i/registros/mem_reg[5][2]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[5][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][3] - 
nets: {mem_reg[5][3] processor/data_path_i/registros/mem_reg[5][3]/Q}, {clk processor/data_path_i/registros/mem_reg[5][3]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[5][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][4] - 
nets: {mem_reg[5][4] processor/data_path_i/registros/mem_reg[5][4]/Q}, {clk processor/data_path_i/registros/mem_reg[5][4]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[5][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][5] - 
nets: {mem_reg[5][5] processor/data_path_i/registros/mem_reg[5][5]/Q}, {clk processor/data_path_i/registros/mem_reg[5][5]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[5][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][6] - 
nets: {mem_reg[5][6] processor/data_path_i/registros/mem_reg[5][6]/Q}, {clk processor/data_path_i/registros/mem_reg[5][6]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[5][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[5][7] - 
nets: {mem_reg[5][7] processor/data_path_i/registros/mem_reg[5][7]/Q}, {clk processor/data_path_i/registros/mem_reg[5][7]/C}, {mem[5][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[5][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[5][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[5][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][0] - 
nets: {mem_reg[6][0] processor/data_path_i/registros/mem_reg[6][0]/Q}, {clk processor/data_path_i/registros/mem_reg[6][0]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[6][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][1] - 
nets: {mem_reg[6][1] processor/data_path_i/registros/mem_reg[6][1]/Q}, {clk processor/data_path_i/registros/mem_reg[6][1]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[6][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][2] - 
nets: {mem_reg[6][2] processor/data_path_i/registros/mem_reg[6][2]/Q}, {clk processor/data_path_i/registros/mem_reg[6][2]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[6][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][3] - 
nets: {mem_reg[6][3] processor/data_path_i/registros/mem_reg[6][3]/Q}, {clk processor/data_path_i/registros/mem_reg[6][3]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[6][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][4] - 
nets: {mem_reg[6][4] processor/data_path_i/registros/mem_reg[6][4]/Q}, {clk processor/data_path_i/registros/mem_reg[6][4]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[6][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][5] - 
nets: {mem_reg[6][5] processor/data_path_i/registros/mem_reg[6][5]/Q}, {clk processor/data_path_i/registros/mem_reg[6][5]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[6][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][6] - 
nets: {mem_reg[6][6] processor/data_path_i/registros/mem_reg[6][6]/Q}, {clk processor/data_path_i/registros/mem_reg[6][6]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[6][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[6][7] - 
nets: {mem_reg[6][7] processor/data_path_i/registros/mem_reg[6][7]/Q}, {clk processor/data_path_i/registros/mem_reg[6][7]/C}, {mem[6][7]_i_1_n_0 processor/data_path_i/registros/mem_reg[6][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[6][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[6][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][0] - 
nets: {mem_reg[7][0] processor/data_path_i/registros/mem_reg[7][0]/Q}, {clk processor/data_path_i/registros/mem_reg[7][0]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][0]/CE}, {regmux[0] processor/data_path_i/registros/mem_reg[7][0]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][1] - 
nets: {mem_reg[7][1] processor/data_path_i/registros/mem_reg[7][1]/Q}, {clk processor/data_path_i/registros/mem_reg[7][1]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][1]/CE}, {regmux[1] processor/data_path_i/registros/mem_reg[7][1]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][2] - 
nets: {mem_reg[7][2] processor/data_path_i/registros/mem_reg[7][2]/Q}, {clk processor/data_path_i/registros/mem_reg[7][2]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][2]/CE}, {regmux[2] processor/data_path_i/registros/mem_reg[7][2]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][3] - 
nets: {mem_reg[7][3] processor/data_path_i/registros/mem_reg[7][3]/Q}, {clk processor/data_path_i/registros/mem_reg[7][3]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][3]/CE}, {regmux[3] processor/data_path_i/registros/mem_reg[7][3]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][4] - 
nets: {mem_reg[7][4] processor/data_path_i/registros/mem_reg[7][4]/Q}, {clk processor/data_path_i/registros/mem_reg[7][4]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][4]/CE}, {regmux[4] processor/data_path_i/registros/mem_reg[7][4]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][5] - 
nets: {mem_reg[7][5] processor/data_path_i/registros/mem_reg[7][5]/Q}, {clk processor/data_path_i/registros/mem_reg[7][5]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][5]/CE}, {regmux[5] processor/data_path_i/registros/mem_reg[7][5]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][6] - 
nets: {mem_reg[7][6] processor/data_path_i/registros/mem_reg[7][6]/Q}, {clk processor/data_path_i/registros/mem_reg[7][6]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][6]/CE}, {regmux[6] processor/data_path_i/registros/mem_reg[7][6]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/registros/mem_reg[7][7] - 
nets: {mem_reg[7][7] processor/data_path_i/registros/mem_reg[7][7]/Q}, {clk processor/data_path_i/registros/mem_reg[7][7]/C}, {processor/data_path_i/registros/mem processor/data_path_i/registros/mem_reg[7][7]/CE}, {regmux[7] processor/data_path_i/registros/mem_reg[7][7]/D}, {<const0> processor/data_path_i/registros/mem_reg[7][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

processor/data_path_i/z_reg - 
nets: {processor/z processor/data_path_i/z_reg/Q}, {clk processor/data_path_i/z_reg/C}, {<const1> processor/data_path_i/z_reg/CE}, {rst processor/data_path_i/z_reg/CLR}, {z_i_1_n_0 processor/data_path_i/z_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

processor/inst_mem/instruction_reg - 
nets: { processor/inst_mem/instruction_reg/CASCADEOUTA}, { processor/inst_mem/instruction_reg/CASCADEOUTB}, { processor/inst_mem/instruction_reg/DBITERR}, { processor/inst_mem/instruction_reg/DOADO[31]}, { processor/inst_mem/instruction_reg/DOADO[30]}, { processor/inst_mem/instruction_reg/DOADO[29]}, { processor/inst_mem/instruction_reg/DOADO[28]}, { processor/inst_mem/instruction_reg/DOADO[27]}, { processor/inst_mem/instruction_reg/DOADO[26]}, { processor/inst_mem/instruction_reg/DOADO[25]}, { processor/inst_mem/instruction_reg/DOADO[24]}, { processor/inst_mem/instruction_reg/DOADO[23]}, { processor/inst_mem/instruction_reg/DOADO[22]}, { processor/inst_mem/instruction_reg/DOADO[21]}, { processor/inst_mem/instruction_reg/DOADO[20]}, { processor/inst_mem/instruction_reg/DOADO[19]}, { processor/inst_mem/instruction_reg/DOADO[18]}, { processor/inst_mem/instruction_reg/DOADO[17]}, { processor/inst_mem/instruction_reg/DOADO[16]}, {processor/instruction[15] processor/inst_mem/instruction_reg/DOADO[15]}, {processor/instruction[14] processor/inst_mem/instruction_reg/DOADO[14]}, {processor/instruction[13] processor/inst_mem/instruction_reg/DOADO[13]}, {processor/instruction[12] processor/inst_mem/instruction_reg/DOADO[12]}, {processor/instruction[11] processor/inst_mem/instruction_reg/DOADO[11]}, {processor/instruction[10] processor/inst_mem/instruction_reg/DOADO[10]}, {processor/instruction[9] processor/inst_mem/instruction_reg/DOADO[9]}, {processor/instruction[8] processor/inst_mem/instruction_reg/DOADO[8]}, {processor/instruction[7] processor/inst_mem/instruction_reg/DOADO[7]}, {processor/instruction[6] processor/inst_mem/instruction_reg/DOADO[6]}, {processor/instruction[5] processor/inst_mem/instruction_reg/DOADO[5]}, {processor/instruction[4] processor/inst_mem/instruction_reg/DOADO[4]}, {processor/instruction[3] processor/inst_mem/instruction_reg/DOADO[3]}, {processor/instruction[2] processor/inst_mem/instruction_reg/DOADO[2]}, {processor/instruction[1] processor/inst_mem/instruction_reg/DOADO[1]}, {processor/instruction[0] processor/inst_mem/instruction_reg/DOADO[0]}, { processor/inst_mem/instruction_reg/DOBDO[31]}, { processor/inst_mem/instruction_reg/DOBDO[30]}, { processor/inst_mem/instruction_reg/DOBDO[29]}, { processor/inst_mem/instruction_reg/DOBDO[28]}, { processor/inst_mem/instruction_reg/DOBDO[27]}, { processor/inst_mem/instruction_reg/DOBDO[26]}, { processor/inst_mem/instruction_reg/DOBDO[25]}, { processor/inst_mem/instruction_reg/DOBDO[24]}, { processor/inst_mem/instruction_reg/DOBDO[23]}, { processor/inst_mem/instruction_reg/DOBDO[22]}, { processor/inst_mem/instruction_reg/DOBDO[21]}, { processor/inst_mem/instruction_reg/DOBDO[20]}, { processor/inst_mem/instruction_reg/DOBDO[19]}, { processor/inst_mem/instruction_reg/DOBDO[18]}, { processor/inst_mem/instruction_reg/DOBDO[17]}, { processor/inst_mem/instruction_reg/DOBDO[16]}, { processor/inst_mem/instruction_reg/DOBDO[15]}, { processor/inst_mem/instruction_reg/DOBDO[14]}, { processor/inst_mem/instruction_reg/DOBDO[13]}, { processor/inst_mem/instruction_reg/DOBDO[12]}, { processor/inst_mem/instruction_reg/DOBDO[11]}, { processor/inst_mem/instruction_reg/DOBDO[10]}, { processor/inst_mem/instruction_reg/DOBDO[9]}, { processor/inst_mem/instruction_reg/DOBDO[8]}, { processor/inst_mem/instruction_reg/DOBDO[7]}, { processor/inst_mem/instruction_reg/DOBDO[6]}, { processor/inst_mem/instruction_reg/DOBDO[5]}, { processor/inst_mem/instruction_reg/DOBDO[4]}, { processor/inst_mem/instruction_reg/DOBDO[3]}, { processor/inst_mem/instruction_reg/DOBDO[2]}, { processor/inst_mem/instruction_reg/DOBDO[1]}, { processor/inst_mem/instruction_reg/DOBDO[0]}, { processor/inst_mem/instruction_reg/DOPADOP[3]}, { processor/inst_mem/instruction_reg/DOPADOP[2]}, { processor/inst_mem/instruction_reg/DOPADOP[1]}, { processor/inst_mem/instruction_reg/DOPADOP[0]}, { processor/inst_mem/instruction_reg/DOPBDOP[3]}, { processor/inst_mem/instruction_reg/DOPBDOP[2]}, { processor/inst_mem/instruction_reg/DOPBDOP[1]}, { processor/inst_mem/instruction_reg/DOPBDOP[0]}, { processor/inst_mem/instruction_reg/ECCPARITY[7]}, { processor/inst_mem/instruction_reg/ECCPARITY[6]}, { processor/inst_mem/instruction_reg/ECCPARITY[5]}, { processor/inst_mem/instruction_reg/ECCPARITY[4]}, { processor/inst_mem/instruction_reg/ECCPARITY[3]}, { processor/inst_mem/instruction_reg/ECCPARITY[2]}, { processor/inst_mem/instruction_reg/ECCPARITY[1]}, { processor/inst_mem/instruction_reg/ECCPARITY[0]}, { processor/inst_mem/instruction_reg/RDADDRECC[8]}, { processor/inst_mem/instruction_reg/RDADDRECC[7]}, { processor/inst_mem/instruction_reg/RDADDRECC[6]}, { processor/inst_mem/instruction_reg/RDADDRECC[5]}, { processor/inst_mem/instruction_reg/RDADDRECC[4]}, { processor/inst_mem/instruction_reg/RDADDRECC[3]}, { processor/inst_mem/instruction_reg/RDADDRECC[2]}, { processor/inst_mem/instruction_reg/RDADDRECC[1]}, { processor/inst_mem/instruction_reg/RDADDRECC[0]}, { processor/inst_mem/instruction_reg/SBITERR}, {<const1> processor/inst_mem/instruction_reg/ADDRARDADDR[15]}, {PC[10] processor/inst_mem/instruction_reg/ADDRARDADDR[14]}, {PC[9] processor/inst_mem/instruction_reg/ADDRARDADDR[13]}, {PC[8] processor/inst_mem/instruction_reg/ADDRARDADDR[12]}, {PC[7] processor/inst_mem/instruction_reg/ADDRARDADDR[11]}, {PC[6] processor/inst_mem/instruction_reg/ADDRARDADDR[10]}, {PC[5] processor/inst_mem/instruction_reg/ADDRARDADDR[9]}, {PC[4] processor/inst_mem/instruction_reg/ADDRARDADDR[8]}, {PC[3] processor/inst_mem/instruction_reg/ADDRARDADDR[7]}, {PC[2] processor/inst_mem/instruction_reg/ADDRARDADDR[6]}, {PC[1] processor/inst_mem/instruction_reg/ADDRARDADDR[5]}, {PC[0] processor/inst_mem/instruction_reg/ADDRARDADDR[4]}, {<const0> processor/inst_mem/instruction_reg/ADDRARDADDR[3]}, {<const0> processor/inst_mem/instruction_reg/ADDRARDADDR[2]}, {<const0> processor/inst_mem/instruction_reg/ADDRARDADDR[1]}, {<const0> processor/inst_mem/instruction_reg/ADDRARDADDR[0]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[15]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[14]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[13]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[12]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[11]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[10]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[9]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[8]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[7]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[6]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[5]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[4]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[3]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[2]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[1]}, {<const1> processor/inst_mem/instruction_reg/ADDRBWRADDR[0]}, {<const1> processor/inst_mem/instruction_reg/CASCADEINA}, {<const0> processor/inst_mem/instruction_reg/CASCADEINB}, {clk processor/inst_mem/instruction_reg/CLKARDCLK}, {<const0> processor/inst_mem/instruction_reg/CLKBWRCLK}, {<const0> processor/inst_mem/instruction_reg/DIADI[31]}, {<const0> processor/inst_mem/instruction_reg/DIADI[30]}, {<const0> processor/inst_mem/instruction_reg/DIADI[29]}, {<const0> processor/inst_mem/instruction_reg/DIADI[28]}, {<const0> processor/inst_mem/instruction_reg/DIADI[27]}, {<const0> processor/inst_mem/instruction_reg/DIADI[26]}, {<const0> processor/inst_mem/instruction_reg/DIADI[25]}, {<const0> processor/inst_mem/instruction_reg/DIADI[24]}, {<const0> processor/inst_mem/instruction_reg/DIADI[23]}, {<const0> processor/inst_mem/instruction_reg/DIADI[22]}, {<const0> processor/inst_mem/instruction_reg/DIADI[21]}, {<const0> processor/inst_mem/instruction_reg/DIADI[20]}, {<const0> processor/inst_mem/instruction_reg/DIADI[19]}, {<const0> processor/inst_mem/instruction_reg/DIADI[18]}, {<const0> processor/inst_mem/instruction_reg/DIADI[17]}, {<const0> processor/inst_mem/instruction_reg/DIADI[16]}, {<const1> processor/inst_mem/instruction_reg/DIADI[15]}, {<const1> processor/inst_mem/instruction_reg/DIADI[14]}, {<const1> processor/inst_mem/instruction_reg/DIADI[13]}, {<const1> processor/inst_mem/instruction_reg/DIADI[12]}, {<const1> processor/inst_mem/instruction_reg/DIADI[11]}, {<const1> processor/inst_mem/instruction_reg/DIADI[10]}, {<const1> processor/inst_mem/instruction_reg/DIADI[9]}, {<const1> processor/inst_mem/instruction_reg/DIADI[8]}, {<const1> processor/inst_mem/instruction_reg/DIADI[7]}, {<const1> processor/inst_mem/instruction_reg/DIADI[6]}, {<const1> processor/inst_mem/instruction_reg/DIADI[5]}, {<const1> processor/inst_mem/instruction_reg/DIADI[4]}, {<const1> processor/inst_mem/instruction_reg/DIADI[3]}, {<const1> processor/inst_mem/instruction_reg/DIADI[2]}, {<const1> processor/inst_mem/instruction_reg/DIADI[1]}, {<const1> processor/inst_mem/instruction_reg/DIADI[0]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[31]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[30]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[29]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[28]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[27]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[26]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[25]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[24]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[23]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[22]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[21]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[20]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[19]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[18]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[17]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[16]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[15]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[14]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[13]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[12]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[11]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[10]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[9]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[8]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[7]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[6]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[5]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[4]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[3]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[2]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[1]}, {<const1> processor/inst_mem/instruction_reg/DIBDI[0]}, {<const0> processor/inst_mem/instruction_reg/DIPADIP[3]}, {<const0> processor/inst_mem/instruction_reg/DIPADIP[2]}, {<const0> processor/inst_mem/instruction_reg/DIPADIP[1]}, {<const0> processor/inst_mem/instruction_reg/DIPADIP[0]}, {<const1> processor/inst_mem/instruction_reg/DIPBDIP[3]}, {<const1> processor/inst_mem/instruction_reg/DIPBDIP[2]}, {<const1> processor/inst_mem/instruction_reg/DIPBDIP[1]}, {<const1> processor/inst_mem/instruction_reg/DIPBDIP[0]}, {processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_sig_2 processor/inst_mem/instruction_reg/ENARDEN}, {<const0> processor/inst_mem/instruction_reg/ENBWREN}, { processor/inst_mem/instruction_reg/INJECTDBITERR}, { processor/inst_mem/instruction_reg/INJECTSBITERR}, {<const0> processor/inst_mem/instruction_reg/REGCEAREGCE}, {<const0> processor/inst_mem/instruction_reg/REGCEB}, {<const0> processor/inst_mem/instruction_reg/RSTRAMARSTRAM}, {<const0> processor/inst_mem/instruction_reg/RSTRAMB}, {<const0> processor/inst_mem/instruction_reg/RSTREGARSTREG}, {<const0> processor/inst_mem/instruction_reg/RSTREGB}, {<const0> processor/inst_mem/instruction_reg/WEA[3]}, {<const0> processor/inst_mem/instruction_reg/WEA[2]}, {<const0> processor/inst_mem/instruction_reg/WEA[1]}, {<const0> processor/inst_mem/instruction_reg/WEA[0]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[7]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[6]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[5]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[4]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[3]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[2]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[1]}, {<const0> processor/inst_mem/instruction_reg/WEBWE[0]}, 
BEL: RAMB36E1.RAMB36E1, 
CLASS: cell, 
LOC: RAMB36_X0Y32, 
METHODOLOGY_DRC_VIOS: {SYNTH-6 {cell *THIS*}}, 
POWER_OPTED_CE: ENARDEN=NEW, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: BMEM, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: bram, 
PRIMITIVE_TYPE: BMEM.bram.RAMB36E1, 
REF_NAME: RAMB36E1, 
SIM_COLLISION_CHECK: ALL, 

processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_gate_2 - 
nets: {processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_sig_2 processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_gate_2/O}, {rst processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_gate_2/I0}, {processor/inst_mem/instruction_reg_cooolgate_en_sig_1 processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_gate_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'he, 
LOC: SLICE_X9Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

processor/inst_mem/instruction_reg_cooolgate_en_gate_1_cooolDelFlop - 
nets: {processor/inst_mem/instruction_reg_cooolgate_en_sig_1 processor/inst_mem/instruction_reg_cooolgate_en_gate_1_cooolDelFlop/Q}, {clk processor/inst_mem/instruction_reg_cooolgate_en_gate_1_cooolDelFlop/C}, {VCC_cooolDelFlop_1 processor/inst_mem/instruction_reg_cooolgate_en_gate_1_cooolDelFlop/CE}, {GND_cooolDelFlop_1 processor/inst_mem/instruction_reg_cooolgate_en_gate_1_cooolDelFlop/CLR}, {processor/ldpc processor/inst_mem/instruction_reg_cooolgate_en_gate_1_cooolDelFlop/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X9Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

r_INST_0 - 
nets: {r r_INST_0/O}, {doutb[2] r_INST_0/I0}, {addr_read[5] r_INST_0/I1}, {addr_read[4] r_INST_0/I2}, {addr_read[6] r_INST_0/I3}, {r_INST_0_i_1_n_0 r_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h02AA0000, 
LOC: SLICE_X9Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_INST_0_i_1 - 
nets: {r_INST_0_i_1_n_0 r_INST_0_i_1/O}, {addr_read[11] r_INST_0_i_1/I0}, {addr_read[9] r_INST_0_i_1/I1}, {addr_read[10] r_INST_0_i_1/I2}, {addr_read[12] r_INST_0_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h7FFF, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ram_memory/ram_reg_0_31_0_0/SP - 
nets: {ram_memory/ram_reg_0_31_0_0/O ram_memory/ram_reg_0_31_0_0/SP/O}, {ram_memory/ram_reg_0_31_0_0/A0 ram_memory/ram_reg_0_31_0_0/SP/ADR0}, {ram_memory/ram_reg_0_31_0_0/A1 ram_memory/ram_reg_0_31_0_0/SP/ADR1}, {ram_memory/ram_reg_0_31_0_0/A2 ram_memory/ram_reg_0_31_0_0/SP/ADR2}, {ram_memory/ram_reg_0_31_0_0/A3 ram_memory/ram_reg_0_31_0_0/SP/ADR3}, {ram_memory/ram_reg_0_31_0_0/A4 ram_memory/ram_reg_0_31_0_0/SP/ADR4}, {ram_memory/ram_reg_0_31_0_0/WCLK ram_memory/ram_reg_0_31_0_0/SP/CLK}, {ram_memory/ram_reg_0_31_0_0/D ram_memory/ram_reg_0_31_0_0/SP/I}, {ram_memory/ram_reg_0_31_0_0/WE ram_memory/ram_reg_0_31_0_0/SP/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_1_1/SP - 
nets: {ram_memory/ram_reg_0_31_1_1/O ram_memory/ram_reg_0_31_1_1/SP/O}, {ram_memory/ram_reg_0_31_1_1/A0 ram_memory/ram_reg_0_31_1_1/SP/ADR0}, {ram_memory/ram_reg_0_31_1_1/A1 ram_memory/ram_reg_0_31_1_1/SP/ADR1}, {ram_memory/ram_reg_0_31_1_1/A2 ram_memory/ram_reg_0_31_1_1/SP/ADR2}, {ram_memory/ram_reg_0_31_1_1/A3 ram_memory/ram_reg_0_31_1_1/SP/ADR3}, {ram_memory/ram_reg_0_31_1_1/A4 ram_memory/ram_reg_0_31_1_1/SP/ADR4}, {ram_memory/ram_reg_0_31_1_1/WCLK ram_memory/ram_reg_0_31_1_1/SP/CLK}, {ram_memory/ram_reg_0_31_1_1/D ram_memory/ram_reg_0_31_1_1/SP/I}, {ram_memory/ram_reg_0_31_1_1/WE ram_memory/ram_reg_0_31_1_1/SP/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_2_2/SP - 
nets: {ram_memory/ram_reg_0_31_2_2/O ram_memory/ram_reg_0_31_2_2/SP/O}, {ram_memory/ram_reg_0_31_2_2/A0 ram_memory/ram_reg_0_31_2_2/SP/ADR0}, {ram_memory/ram_reg_0_31_2_2/A1 ram_memory/ram_reg_0_31_2_2/SP/ADR1}, {ram_memory/ram_reg_0_31_2_2/A2 ram_memory/ram_reg_0_31_2_2/SP/ADR2}, {ram_memory/ram_reg_0_31_2_2/A3 ram_memory/ram_reg_0_31_2_2/SP/ADR3}, {ram_memory/ram_reg_0_31_2_2/A4 ram_memory/ram_reg_0_31_2_2/SP/ADR4}, {ram_memory/ram_reg_0_31_2_2/WCLK ram_memory/ram_reg_0_31_2_2/SP/CLK}, {ram_memory/ram_reg_0_31_2_2/D ram_memory/ram_reg_0_31_2_2/SP/I}, {ram_memory/ram_reg_0_31_2_2/WE ram_memory/ram_reg_0_31_2_2/SP/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_3_3/SP - 
nets: {ram_memory/ram_reg_0_31_3_3/O ram_memory/ram_reg_0_31_3_3/SP/O}, {ram_memory/ram_reg_0_31_3_3/A0 ram_memory/ram_reg_0_31_3_3/SP/ADR0}, {ram_memory/ram_reg_0_31_3_3/A1 ram_memory/ram_reg_0_31_3_3/SP/ADR1}, {ram_memory/ram_reg_0_31_3_3/A2 ram_memory/ram_reg_0_31_3_3/SP/ADR2}, {ram_memory/ram_reg_0_31_3_3/A3 ram_memory/ram_reg_0_31_3_3/SP/ADR3}, {ram_memory/ram_reg_0_31_3_3/A4 ram_memory/ram_reg_0_31_3_3/SP/ADR4}, {ram_memory/ram_reg_0_31_3_3/WCLK ram_memory/ram_reg_0_31_3_3/SP/CLK}, {ram_memory/ram_reg_0_31_3_3/D ram_memory/ram_reg_0_31_3_3/SP/I}, {ram_memory/ram_reg_0_31_3_3/WE ram_memory/ram_reg_0_31_3_3/SP/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_4_4/SP - 
nets: {ram_memory/ram_reg_0_31_4_4/O ram_memory/ram_reg_0_31_4_4/SP/O}, {ram_memory/ram_reg_0_31_4_4/A0 ram_memory/ram_reg_0_31_4_4/SP/ADR0}, {ram_memory/ram_reg_0_31_4_4/A1 ram_memory/ram_reg_0_31_4_4/SP/ADR1}, {ram_memory/ram_reg_0_31_4_4/A2 ram_memory/ram_reg_0_31_4_4/SP/ADR2}, {ram_memory/ram_reg_0_31_4_4/A3 ram_memory/ram_reg_0_31_4_4/SP/ADR3}, {ram_memory/ram_reg_0_31_4_4/A4 ram_memory/ram_reg_0_31_4_4/SP/ADR4}, {ram_memory/ram_reg_0_31_4_4/WCLK ram_memory/ram_reg_0_31_4_4/SP/CLK}, {ram_memory/ram_reg_0_31_4_4/D ram_memory/ram_reg_0_31_4_4/SP/I}, {ram_memory/ram_reg_0_31_4_4/WE ram_memory/ram_reg_0_31_4_4/SP/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_5_5/SP - 
nets: {ram_memory/ram_reg_0_31_5_5/O ram_memory/ram_reg_0_31_5_5/SP/O}, {ram_memory/ram_reg_0_31_5_5/A0 ram_memory/ram_reg_0_31_5_5/SP/ADR0}, {ram_memory/ram_reg_0_31_5_5/A1 ram_memory/ram_reg_0_31_5_5/SP/ADR1}, {ram_memory/ram_reg_0_31_5_5/A2 ram_memory/ram_reg_0_31_5_5/SP/ADR2}, {ram_memory/ram_reg_0_31_5_5/A3 ram_memory/ram_reg_0_31_5_5/SP/ADR3}, {ram_memory/ram_reg_0_31_5_5/A4 ram_memory/ram_reg_0_31_5_5/SP/ADR4}, {ram_memory/ram_reg_0_31_5_5/WCLK ram_memory/ram_reg_0_31_5_5/SP/CLK}, {ram_memory/ram_reg_0_31_5_5/D ram_memory/ram_reg_0_31_5_5/SP/I}, {ram_memory/ram_reg_0_31_5_5/WE ram_memory/ram_reg_0_31_5_5/SP/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_6_6/SP - 
nets: {ram_memory/ram_reg_0_31_6_6/O ram_memory/ram_reg_0_31_6_6/SP/O}, {ram_memory/ram_reg_0_31_6_6/A0 ram_memory/ram_reg_0_31_6_6/SP/ADR0}, {ram_memory/ram_reg_0_31_6_6/A1 ram_memory/ram_reg_0_31_6_6/SP/ADR1}, {ram_memory/ram_reg_0_31_6_6/A2 ram_memory/ram_reg_0_31_6_6/SP/ADR2}, {ram_memory/ram_reg_0_31_6_6/A3 ram_memory/ram_reg_0_31_6_6/SP/ADR3}, {ram_memory/ram_reg_0_31_6_6/A4 ram_memory/ram_reg_0_31_6_6/SP/ADR4}, {ram_memory/ram_reg_0_31_6_6/WCLK ram_memory/ram_reg_0_31_6_6/SP/CLK}, {ram_memory/ram_reg_0_31_6_6/D ram_memory/ram_reg_0_31_6_6/SP/I}, {ram_memory/ram_reg_0_31_6_6/WE ram_memory/ram_reg_0_31_6_6/SP/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_memory/ram_reg_0_31_7_7/SP - 
nets: {ram_memory/ram_reg_0_31_7_7/O ram_memory/ram_reg_0_31_7_7/SP/O}, {ram_memory/ram_reg_0_31_7_7/A0 ram_memory/ram_reg_0_31_7_7/SP/ADR0}, {ram_memory/ram_reg_0_31_7_7/A1 ram_memory/ram_reg_0_31_7_7/SP/ADR1}, {ram_memory/ram_reg_0_31_7_7/A2 ram_memory/ram_reg_0_31_7_7/SP/ADR2}, {ram_memory/ram_reg_0_31_7_7/A3 ram_memory/ram_reg_0_31_7_7/SP/ADR3}, {ram_memory/ram_reg_0_31_7_7/A4 ram_memory/ram_reg_0_31_7_7/SP/ADR4}, {ram_memory/ram_reg_0_31_7_7/WCLK ram_memory/ram_reg_0_31_7_7/SP/CLK}, {ram_memory/ram_reg_0_31_7_7/D ram_memory/ram_reg_0_31_7_7/SP/I}, {ram_memory/ram_reg_0_31_7_7/WE ram_memory/ram_reg_0_31_7_7/SP/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X10Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32X1S, 
REF_NAME: RAMS32, 

ram_reg_0_15_0_0_i_1 - 
nets: {processor/wr_en ram_reg_0_15_0_0_i_1/O}, {processor/control_unit_i/state[0] ram_reg_0_15_0_0_i_1/I0}, {processor/control_unit_i/state[2] ram_reg_0_15_0_0_i_1/I1}, {processor/control_unit_i/state[3] ram_reg_0_15_0_0_i_1/I2}, {processor/control_unit_i/state[1] ram_reg_0_15_0_0_i_1/I3}, {processor/control_unit_i/state[4] ram_reg_0_15_0_0_i_1/I4}, {ram_reg_0_15_0_0_i_2_n_0 ram_reg_0_15_0_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00008000, 
LOC: SLICE_X11Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_15_0_0_i_2 - 
nets: {ram_reg_0_15_0_0_i_2_n_0 ram_reg_0_15_0_0_i_2/O}, {ram_reg_0_15_0_0_i_3_n_0 ram_reg_0_15_0_0_i_2/I0}, {processor/control_unit_i/state[0] ram_reg_0_15_0_0_i_2/I1}, {ram_reg_0_15_0_0_i_4_n_0 ram_reg_0_15_0_0_i_2/I2}, {processor/control_unit_i/state[4] ram_reg_0_15_0_0_i_2/I3}, {processor/control_unit_i/state[1] ram_reg_0_15_0_0_i_2/I4}, {processor/z ram_reg_0_15_0_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hABAAAAAAAEAAAAAA, 
LOC: SLICE_X11Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_15_0_0_i_3 - 
nets: {ram_reg_0_15_0_0_i_3_n_0 ram_reg_0_15_0_0_i_3/O}, {processor/control_unit_i/state[1] ram_reg_0_15_0_0_i_3/I0}, {processor/control_unit_i/state[4] ram_reg_0_15_0_0_i_3/I1}, {processor/control_unit_i/state[3] ram_reg_0_15_0_0_i_3/I2}, {processor/c ram_reg_0_15_0_0_i_3/I3}, {processor/control_unit_i/state[0] ram_reg_0_15_0_0_i_3/I4}, {processor/control_unit_i/state[2] ram_reg_0_15_0_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0004040000000000, 
LOC: SLICE_X11Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_15_0_0_i_4 - 
nets: {ram_reg_0_15_0_0_i_4_n_0 ram_reg_0_15_0_0_i_4/O}, {processor/control_unit_i/state[2] ram_reg_0_15_0_0_i_4/I0}, {processor/control_unit_i/state[3] ram_reg_0_15_0_0_i_4/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X11Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ram_reg_0_31_0_0_i_1 - 
nets: {ram_reg_0_31_0_0_i_1_n_0 ram_reg_0_31_0_0_i_1/O}, {data4[6] ram_reg_0_31_0_0_i_1/I0}, {processor/sh[2] ram_reg_0_31_0_0_i_1/I1}, {data2[7] ram_reg_0_31_0_0_i_1/I2}, {processor/sh[0] ram_reg_0_31_0_0_i_1/I3}, {processor/sh[1] ram_reg_0_31_0_0_i_1/I4}, {data4[0] ram_reg_0_31_0_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF3FFEEC0C000EEC0, 
LOC: SLICE_X11Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_10 - 
nets: {data2[7] ram_reg_0_31_0_0_i_10/O}, {data5[0] ram_reg_0_31_0_0_i_10/I0}, {processor/opalu[1] ram_reg_0_31_0_0_i_10/I1}, {processor/data_path_i/portA[0] ram_reg_0_31_0_0_i_10/I2}, {processor/data_path_i/muximm__23[0] ram_reg_0_31_0_0_i_10/I3}, {processor/opalu[0] ram_reg_0_31_0_0_i_10/I4}, {processor/opalu[2] ram_reg_0_31_0_0_i_10/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X12Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_11 - 
nets: {processor/sh[0] ram_reg_0_31_0_0_i_11/O}, {processor/control_unit_i/state[1] ram_reg_0_31_0_0_i_11/I0}, {processor/control_unit_i/state[4] ram_reg_0_31_0_0_i_11/I1}, {processor/control_unit_i/state[2] ram_reg_0_31_0_0_i_11/I2}, {processor/control_unit_i/state[0] ram_reg_0_31_0_0_i_11/I3}, {processor/control_unit_i/state[3] ram_reg_0_31_0_0_i_11/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h08088000, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ram_reg_0_31_0_0_i_12 - 
nets: {processor/sh[1] ram_reg_0_31_0_0_i_12/O}, {processor/control_unit_i/state[0] ram_reg_0_31_0_0_i_12/I0}, {processor/control_unit_i/state[1] ram_reg_0_31_0_0_i_12/I1}, {processor/control_unit_i/state[4] ram_reg_0_31_0_0_i_12/I2}, {processor/control_unit_i/state[3] ram_reg_0_31_0_0_i_12/I3}, {processor/control_unit_i/state[2] ram_reg_0_31_0_0_i_12/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0000B000, 
LOC: SLICE_X8Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ram_reg_0_31_0_0_i_13 - 
nets: {data4[0] ram_reg_0_31_0_0_i_13/O}, {data5[1] ram_reg_0_31_0_0_i_13/I0}, {processor/opalu[1] ram_reg_0_31_0_0_i_13/I1}, {processor/data_path_i/portA[1] ram_reg_0_31_0_0_i_13/I2}, {processor/data_path_i/muximm__23[1] ram_reg_0_31_0_0_i_13/I3}, {processor/opalu[0] ram_reg_0_31_0_0_i_13/I4}, {processor/opalu[2] ram_reg_0_31_0_0_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X13Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_14 - 
nets: {ram_reg_0_31_0_0_i_14_n_0 ram_reg_0_31_0_0_i_14/O}, {processor/control_unit_i/state[3] ram_reg_0_31_0_0_i_14/I0}, {processor/control_unit_i/state[2] ram_reg_0_31_0_0_i_14/I1}, {processor/control_unit_i/state[1] ram_reg_0_31_0_0_i_14/I2}, {processor/control_unit_i/state[4] ram_reg_0_31_0_0_i_14/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0010, 
LOC: SLICE_X12Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ram_reg_0_31_0_0_i_15 - 
nets: {processor/opalu[2] ram_reg_0_31_0_0_i_15/O}, {processor/control_unit_i/state[3] ram_reg_0_31_0_0_i_15/I0}, {processor/control_unit_i/state[1] ram_reg_0_31_0_0_i_15/I1}, {processor/control_unit_i/state[4] ram_reg_0_31_0_0_i_15/I2}, {processor/control_unit_i/state[2] ram_reg_0_31_0_0_i_15/I3}, {processor/control_unit_i/state[0] ram_reg_0_31_0_0_i_15/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h7BFDDFFD, 
LOC: SLICE_X12Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ram_reg_0_31_0_0_i_2 - 
nets: {write_e ram_reg_0_31_0_0_i_2/O}, {processor/control_unit_i/state[2] ram_reg_0_31_0_0_i_2/I0}, {processor/control_unit_i/state[3] ram_reg_0_31_0_0_i_2/I1}, {processor/control_unit_i/state[0] ram_reg_0_31_0_0_i_2/I2}, {processor/control_unit_i/state[1] ram_reg_0_31_0_0_i_2/I3}, {processor/control_unit_i/state[4] ram_reg_0_31_0_0_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ram_reg_0_31_0_0_i_3 - 
nets: {ram_reg_0_31_0_0_i_3_n_0 ram_reg_0_31_0_0_i_3/O}, {ram_reg_0_31_0_0_i_14_n_0 ram_reg_0_31_0_0_i_3/I0}, {processor/control_unit_i/__0_n_0 ram_reg_0_31_0_0_i_3/I1}, {processor/instruction[0] ram_reg_0_31_0_0_i_3/I2}, {processor/instruction[14] ram_reg_0_31_0_0_i_3/I3}, {processor/instruction[15] ram_reg_0_31_0_0_i_3/I4}, {FSM_sequential_state[0]_i_2_n_0 ram_reg_0_31_0_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X10Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_4 - 
nets: {ram_reg_0_31_0_0_i_4_n_0 ram_reg_0_31_0_0_i_4/O}, {ram_reg_0_31_0_0_i_14_n_0 ram_reg_0_31_0_0_i_4/I0}, {processor/control_unit_i/__0_n_0 ram_reg_0_31_0_0_i_4/I1}, {processor/instruction[1] ram_reg_0_31_0_0_i_4/I2}, {processor/instruction[14] ram_reg_0_31_0_0_i_4/I3}, {processor/instruction[15] ram_reg_0_31_0_0_i_4/I4}, {FSM_sequential_state[0]_i_2_n_0 ram_reg_0_31_0_0_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X10Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_5 - 
nets: {ram_reg_0_31_0_0_i_5_n_0 ram_reg_0_31_0_0_i_5/O}, {ram_reg_0_31_0_0_i_14_n_0 ram_reg_0_31_0_0_i_5/I0}, {processor/control_unit_i/__0_n_0 ram_reg_0_31_0_0_i_5/I1}, {processor/instruction[2] ram_reg_0_31_0_0_i_5/I2}, {processor/instruction[14] ram_reg_0_31_0_0_i_5/I3}, {processor/instruction[15] ram_reg_0_31_0_0_i_5/I4}, {FSM_sequential_state[0]_i_2_n_0 ram_reg_0_31_0_0_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X10Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_6 - 
nets: {ram_reg_0_31_0_0_i_6_n_0 ram_reg_0_31_0_0_i_6/O}, {ram_reg_0_31_0_0_i_14_n_0 ram_reg_0_31_0_0_i_6/I0}, {processor/control_unit_i/__0_n_0 ram_reg_0_31_0_0_i_6/I1}, {processor/instruction[3] ram_reg_0_31_0_0_i_6/I2}, {processor/instruction[14] ram_reg_0_31_0_0_i_6/I3}, {processor/instruction[15] ram_reg_0_31_0_0_i_6/I4}, {FSM_sequential_state[0]_i_2_n_0 ram_reg_0_31_0_0_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_7 - 
nets: {ram_reg_0_31_0_0_i_7_n_0 ram_reg_0_31_0_0_i_7/O}, {ram_reg_0_31_0_0_i_14_n_0 ram_reg_0_31_0_0_i_7/I0}, {processor/control_unit_i/__0_n_0 ram_reg_0_31_0_0_i_7/I1}, {processor/instruction[4] ram_reg_0_31_0_0_i_7/I2}, {processor/instruction[14] ram_reg_0_31_0_0_i_7/I3}, {processor/instruction[15] ram_reg_0_31_0_0_i_7/I4}, {FSM_sequential_state[0]_i_2_n_0 ram_reg_0_31_0_0_i_7/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X10Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_8 - 
nets: {data4[6] ram_reg_0_31_0_0_i_8/O}, {data5[7] ram_reg_0_31_0_0_i_8/I0}, {processor/opalu[1] ram_reg_0_31_0_0_i_8/I1}, {processor/data_path_i/portA__0[7] ram_reg_0_31_0_0_i_8/I2}, {processor/data_path_i/muximm__23[7] ram_reg_0_31_0_0_i_8/I3}, {processor/opalu[0] ram_reg_0_31_0_0_i_8/I4}, {processor/opalu[2] ram_reg_0_31_0_0_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X11Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_0_0_i_9 - 
nets: {processor/sh[2] ram_reg_0_31_0_0_i_9/O}, {processor/control_unit_i/state[3] ram_reg_0_31_0_0_i_9/I0}, {processor/control_unit_i/state[0] ram_reg_0_31_0_0_i_9/I1}, {processor/control_unit_i/state[4] ram_reg_0_31_0_0_i_9/I2}, {processor/control_unit_i/state[1] ram_reg_0_31_0_0_i_9/I3}, {processor/control_unit_i/state[2] ram_reg_0_31_0_0_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h6FFF5FDF, 
LOC: SLICE_X9Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ram_reg_0_31_1_1_i_1 - 
nets: {ram_reg_0_31_1_1_i_1_n_0 ram_reg_0_31_1_1_i_1/O}, {data2[7] ram_reg_0_31_1_1_i_1/I0}, {processor/sh[2] ram_reg_0_31_1_1_i_1/I1}, {data4[1] ram_reg_0_31_1_1_i_1/I2}, {data4[0] ram_reg_0_31_1_1_i_1/I3}, {processor/sh[1] ram_reg_0_31_1_1_i_1/I4}, {processor/sh[0] ram_reg_0_31_1_1_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFC302222F0F0CC00, 
LOC: SLICE_X11Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_1_1_i_2 - 
nets: {data4[1] ram_reg_0_31_1_1_i_2/O}, {data5[2] ram_reg_0_31_1_1_i_2/I0}, {processor/opalu[1] ram_reg_0_31_1_1_i_2/I1}, {processor/data_path_i/portA[2] ram_reg_0_31_1_1_i_2/I2}, {processor/data_path_i/muximm__23[2] ram_reg_0_31_1_1_i_2/I3}, {processor/opalu[0] ram_reg_0_31_1_1_i_2/I4}, {processor/opalu[2] ram_reg_0_31_1_1_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X12Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_2_2_i_1 - 
nets: {ram_reg_0_31_2_2_i_1_n_0 ram_reg_0_31_2_2_i_1/O}, {data4[0] ram_reg_0_31_2_2_i_1/I0}, {processor/sh[2] ram_reg_0_31_2_2_i_1/I1}, {data4[2] ram_reg_0_31_2_2_i_1/I2}, {data4[1] ram_reg_0_31_2_2_i_1/I3}, {processor/sh[1] ram_reg_0_31_2_2_i_1/I4}, {processor/sh[0] ram_reg_0_31_2_2_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFC302222F0F0CC00, 
LOC: SLICE_X11Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_2_2_i_2 - 
nets: {data4[2] ram_reg_0_31_2_2_i_2/O}, {data5[3] ram_reg_0_31_2_2_i_2/I0}, {processor/opalu[1] ram_reg_0_31_2_2_i_2/I1}, {processor/data_path_i/portA[3] ram_reg_0_31_2_2_i_2/I2}, {processor/data_path_i/muximm__23[3] ram_reg_0_31_2_2_i_2/I3}, {processor/opalu[0] ram_reg_0_31_2_2_i_2/I4}, {processor/opalu[2] ram_reg_0_31_2_2_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X13Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_3_3_i_1 - 
nets: {ram_reg_0_31_3_3_i_1_n_0 ram_reg_0_31_3_3_i_1/O}, {data4[1] ram_reg_0_31_3_3_i_1/I0}, {processor/sh[2] ram_reg_0_31_3_3_i_1/I1}, {data4[3] ram_reg_0_31_3_3_i_1/I2}, {data4[2] ram_reg_0_31_3_3_i_1/I3}, {processor/sh[1] ram_reg_0_31_3_3_i_1/I4}, {processor/sh[0] ram_reg_0_31_3_3_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFC302222F0F0CC00, 
LOC: SLICE_X11Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_3_3_i_2 - 
nets: {data4[3] ram_reg_0_31_3_3_i_2/O}, {data5[4] ram_reg_0_31_3_3_i_2/I0}, {processor/opalu[1] ram_reg_0_31_3_3_i_2/I1}, {processor/data_path_i/portA[4] ram_reg_0_31_3_3_i_2/I2}, {processor/data_path_i/muximm__23[4] ram_reg_0_31_3_3_i_2/I3}, {processor/opalu[0] ram_reg_0_31_3_3_i_2/I4}, {processor/opalu[2] ram_reg_0_31_3_3_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_4_4_i_1 - 
nets: {ram_reg_0_31_4_4_i_1_n_0 ram_reg_0_31_4_4_i_1/O}, {data4[2] ram_reg_0_31_4_4_i_1/I0}, {processor/sh[2] ram_reg_0_31_4_4_i_1/I1}, {data4[4] ram_reg_0_31_4_4_i_1/I2}, {data4[3] ram_reg_0_31_4_4_i_1/I3}, {processor/sh[1] ram_reg_0_31_4_4_i_1/I4}, {processor/sh[0] ram_reg_0_31_4_4_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFC302222F0F0CC00, 
LOC: SLICE_X11Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_4_4_i_2 - 
nets: {data4[4] ram_reg_0_31_4_4_i_2/O}, {data5[5] ram_reg_0_31_4_4_i_2/I0}, {processor/opalu[1] ram_reg_0_31_4_4_i_2/I1}, {processor/data_path_i/portA[5] ram_reg_0_31_4_4_i_2/I2}, {processor/data_path_i/muximm__23[5] ram_reg_0_31_4_4_i_2/I3}, {processor/opalu[0] ram_reg_0_31_4_4_i_2/I4}, {processor/opalu[2] ram_reg_0_31_4_4_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X12Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_5_5_i_1 - 
nets: {ram_reg_0_31_5_5_i_1_n_0 ram_reg_0_31_5_5_i_1/O}, {data4[3] ram_reg_0_31_5_5_i_1/I0}, {processor/sh[2] ram_reg_0_31_5_5_i_1/I1}, {data4[5] ram_reg_0_31_5_5_i_1/I2}, {data4[4] ram_reg_0_31_5_5_i_1/I3}, {processor/sh[1] ram_reg_0_31_5_5_i_1/I4}, {processor/sh[0] ram_reg_0_31_5_5_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFC302222F0F0CC00, 
LOC: SLICE_X11Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_5_5_i_2 - 
nets: {data4[5] ram_reg_0_31_5_5_i_2/O}, {data5[6] ram_reg_0_31_5_5_i_2/I0}, {processor/opalu[1] ram_reg_0_31_5_5_i_2/I1}, {processor/data_path_i/portA[6] ram_reg_0_31_5_5_i_2/I2}, {processor/data_path_i/muximm__23[6] ram_reg_0_31_5_5_i_2/I3}, {processor/opalu[0] ram_reg_0_31_5_5_i_2/I4}, {processor/opalu[2] ram_reg_0_31_5_5_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAB8B8FCC00FC3, 
LOC: SLICE_X13Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_6_6_i_1 - 
nets: {ram_reg_0_31_6_6_i_1_n_0 ram_reg_0_31_6_6_i_1/O}, {data4[4] ram_reg_0_31_6_6_i_1/I0}, {processor/sh[2] ram_reg_0_31_6_6_i_1/I1}, {data4[6] ram_reg_0_31_6_6_i_1/I2}, {data4[5] ram_reg_0_31_6_6_i_1/I3}, {processor/sh[1] ram_reg_0_31_6_6_i_1/I4}, {processor/sh[0] ram_reg_0_31_6_6_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFC302222F0F0CC00, 
LOC: SLICE_X8Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ram_reg_0_31_7_7_i_1 - 
nets: {ram_reg_0_31_7_7_i_1_n_0 ram_reg_0_31_7_7_i_1/O}, {data4[5] ram_reg_0_31_7_7_i_1/I0}, {data2[7] ram_reg_0_31_7_7_i_1/I1}, {processor/sh[2] ram_reg_0_31_7_7_i_1/I2}, {data4[6] ram_reg_0_31_7_7_i_1/I3}, {processor/sh[1] ram_reg_0_31_7_7_i_1/I4}, {processor/sh[0] ram_reg_0_31_7_7_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFC0C0A0AF0F0F000, 
LOC: SLICE_X8Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

row[5]_i_1 - 
nets: {row0 row[5]_i_1/O}, {p_0_in[0] row[5]_i_1/I0}, {p_0_in[1] row[5]_i_1/I1}, {col[6]_i_4_n_0 row[5]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

row_reg[0] - 
nets: {addr_write[7] row_reg[0]/Q}, {clk row_reg[0]/C}, {row0 row_reg[0]/CE}, {rst row_reg[0]/CLR}, {ram_reg_0_31_0_0_i_1_n_0 row_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

row_reg[1] - 
nets: {addr_write[8] row_reg[1]/Q}, {clk row_reg[1]/C}, {row0 row_reg[1]/CE}, {rst row_reg[1]/CLR}, {ram_reg_0_31_1_1_i_1_n_0 row_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

row_reg[2] - 
nets: {addr_write[9] row_reg[2]/Q}, {clk row_reg[2]/C}, {row0 row_reg[2]/CE}, {rst row_reg[2]/CLR}, {ram_reg_0_31_2_2_i_1_n_0 row_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

row_reg[3] - 
nets: {addr_write[10] row_reg[3]/Q}, {clk row_reg[3]/C}, {row0 row_reg[3]/CE}, {rst row_reg[3]/CLR}, {ram_reg_0_31_3_3_i_1_n_0 row_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

row_reg[4] - 
nets: {addr_write[11] row_reg[4]/Q}, {clk row_reg[4]/C}, {row0 row_reg[4]/CE}, {rst row_reg[4]/CLR}, {ram_reg_0_31_4_4_i_1_n_0 row_reg[4]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

row_reg[5] - 
nets: {addr_write[12] row_reg[5]/Q}, {clk row_reg[5]/C}, {row0 row_reg[5]/CE}, {rst row_reg[5]/CLR}, {ram_reg_0_31_5_5_i_1_n_0 row_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

rst_ext_i_1 - 
nets: {rst_ext_i_1_n_0 rst_ext_i_1/O}, {ram_reg_0_31_0_0_i_1_n_0 rst_ext_i_1/I0}, {p_0_in[1] rst_ext_i_1/I1}, {p_0_in[0] rst_ext_i_1/I2}, {write_e rst_ext_i_1/I3}, {p_0_in[2] rst_ext_i_1/I4}, {rst_ext rst_ext_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEFFFFFF02000000, 
LOC: SLICE_X9Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rst_ext_reg - 
nets: {rst_ext rst_ext_reg/Q}, {clk rst_ext_reg/C}, {<const1> rst_ext_reg/CE}, {rst rst_ext_reg/CLR}, {rst_ext_i_1_n_0 rst_ext_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sw[0]_i_1 - 
nets: {sw[0]_i_1_n_0 sw[0]_i_1/O}, {up1 sw[0]_i_1/I0}, {sw[0] sw[0]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X11Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sw[1]_i_1 - 
nets: {sw[1]_i_1_n_0 sw[1]_i_1/O}, {down1 sw[1]_i_1/I0}, {sw[1] sw[1]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X9Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sw[2]_i_1 - 
nets: {sw[2]_i_1_n_0 sw[2]_i_1/O}, {up2 sw[2]_i_1/I0}, {sw[2] sw[2]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X9Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sw[3]_i_1 - 
nets: {sw[3]_i_1_n_0 sw[3]_i_1/O}, {rst sw[3]_i_1/I0}, {rst_ext sw[3]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X9Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sw[3]_i_2 - 
nets: {sw[3]_i_2_n_0 sw[3]_i_2/O}, {down2 sw[3]_i_2/I0}, {sw[3] sw[3]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X9Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sw_reg[0] - 
nets: {sw[0] sw_reg[0]/Q}, {clk sw_reg[0]/C}, {<const1> sw_reg[0]/CE}, {sw[0]_i_1_n_0 sw_reg[0]/D}, {sw[3]_i_1_n_0 sw_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sw_reg[1] - 
nets: {sw[1] sw_reg[1]/Q}, {clk sw_reg[1]/C}, {<const1> sw_reg[1]/CE}, {sw[1]_i_1_n_0 sw_reg[1]/D}, {sw[3]_i_1_n_0 sw_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sw_reg[2] - 
nets: {sw[2] sw_reg[2]/Q}, {clk sw_reg[2]/C}, {<const1> sw_reg[2]/CE}, {sw[2]_i_1_n_0 sw_reg[2]/D}, {sw[3]_i_1_n_0 sw_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sw_reg[3] - 
nets: {sw[3] sw_reg[3]/Q}, {clk sw_reg[3]/C}, {<const1> sw_reg[3]/CE}, {sw[3]_i_2_n_0 sw_reg[3]/D}, {sw[3]_i_1_n_0 sw_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

vcnt[0]_i_1 - 
nets: {p_0_in__2[0] vcnt[0]_i_1/O}, {video_cntrl/vcnt_reg__0[0] vcnt[0]_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

vcnt[1]_i_1 - 
nets: {vcnt[1]_i_1_n_0 vcnt[1]_i_1/O}, {video_cntrl/vcnt_reg__0[0] vcnt[1]_i_1/I0}, {video_cntrl/vcnt_reg__0[1] vcnt[1]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

vcnt[2]_i_1 - 
nets: {p_0_in__2[2] vcnt[2]_i_1/O}, {video_cntrl/vcnt_reg__0[1] vcnt[2]_i_1/I0}, {video_cntrl/vcnt_reg__0[0] vcnt[2]_i_1/I1}, {video_cntrl/vcnt_reg__0[2] vcnt[2]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h78, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

vcnt[3]_i_1 - 
nets: {p_0_in__2[3] vcnt[3]_i_1/O}, {video_cntrl/vcnt_reg__0[2] vcnt[3]_i_1/I0}, {video_cntrl/vcnt_reg__0[0] vcnt[3]_i_1/I1}, {video_cntrl/vcnt_reg__0[1] vcnt[3]_i_1/I2}, {addr_read[7] vcnt[3]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h7F80, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

vcnt[4]_i_1 - 
nets: {p_0_in__2[4] vcnt[4]_i_1/O}, {addr_read[7] vcnt[4]_i_1/I0}, {video_cntrl/vcnt_reg__0[1] vcnt[4]_i_1/I1}, {video_cntrl/vcnt_reg__0[0] vcnt[4]_i_1/I2}, {video_cntrl/vcnt_reg__0[2] vcnt[4]_i_1/I3}, {addr_read[8] vcnt[4]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h7FFF8000, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

vcnt[5]_i_1 - 
nets: {p_0_in__2[5] vcnt[5]_i_1/O}, {addr_read[8] vcnt[5]_i_1/I0}, {video_cntrl/vcnt_reg__0[2] vcnt[5]_i_1/I1}, {video_cntrl/vcnt_reg__0[0] vcnt[5]_i_1/I2}, {video_cntrl/vcnt_reg__0[1] vcnt[5]_i_1/I3}, {addr_read[7] vcnt[5]_i_1/I4}, {addr_read[9] vcnt[5]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFF80000000, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

vcnt[6]_i_1 - 
nets: {p_0_in__2[6] vcnt[6]_i_1/O}, {addr_read[9] vcnt[6]_i_1/I0}, {vcnt[8]_i_4_n_0 vcnt[6]_i_1/I1}, {addr_read[10] vcnt[6]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h78, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

vcnt[7]_i_1 - 
nets: {p_0_in__2[7] vcnt[7]_i_1/O}, {addr_read[9] vcnt[7]_i_1/I0}, {addr_read[10] vcnt[7]_i_1/I1}, {vcnt[8]_i_4_n_0 vcnt[7]_i_1/I2}, {addr_read[11] vcnt[7]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h7F80, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

vcnt[8]_i_1 - 
nets: {video_cntrl/vcnt vcnt[8]_i_1/O}, {video_cntrl/hcnt_reg__0[2] vcnt[8]_i_1/I0}, {addr_read[0] vcnt[8]_i_1/I1}, {video_cntrl/hcnt_reg__0[0] vcnt[8]_i_1/I2}, {video_cntrl/hcnt_reg__0[1] vcnt[8]_i_1/I3}, {vcnt[8]_i_3_n_0 vcnt[8]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00010000, 
LOC: SLICE_X7Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

vcnt[8]_i_2 - 
nets: {p_0_in__2[8] vcnt[8]_i_2/O}, {addr_read[10] vcnt[8]_i_2/I0}, {addr_read[9] vcnt[8]_i_2/I1}, {addr_read[11] vcnt[8]_i_2/I2}, {vcnt[8]_i_4_n_0 vcnt[8]_i_2/I3}, {addr_read[12] vcnt[8]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h7FFF8000, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

vcnt[8]_i_3 - 
nets: {vcnt[8]_i_3_n_0 vcnt[8]_i_3/O}, {addr_read[3] vcnt[8]_i_3/I0}, {addr_read[4] vcnt[8]_i_3/I1}, {addr_read[1] vcnt[8]_i_3/I2}, {addr_read[2] vcnt[8]_i_3/I3}, {addr_read[6] vcnt[8]_i_3/I4}, {addr_read[5] vcnt[8]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

vcnt[8]_i_4 - 
nets: {vcnt[8]_i_4_n_0 vcnt[8]_i_4/O}, {addr_read[7] vcnt[8]_i_4/I0}, {video_cntrl/vcnt_reg__0[1] vcnt[8]_i_4/I1}, {video_cntrl/vcnt_reg__0[0] vcnt[8]_i_4/I2}, {video_cntrl/vcnt_reg__0[2] vcnt[8]_i_4/I3}, {addr_read[8] vcnt[8]_i_4/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

video_cntrl/clk25_reg - 
nets: {video_cntrl/clk25_reg_n_0 video_cntrl/clk25_reg/Q}, {clk video_cntrl/clk25_reg/C}, {<const1> video_cntrl/clk25_reg/CE}, {rst video_cntrl/clk25_reg/CLR}, {clk25_i_1_n_0 video_cntrl/clk25_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[0] - 
nets: {video_cntrl/hcnt_reg__0[0] video_cntrl/hcnt_reg[0]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[0]/C}, {<const1> video_cntrl/hcnt_reg[0]/CE}, {rst video_cntrl/hcnt_reg[0]/CLR}, {p_0_in__1[0] video_cntrl/hcnt_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[1] - 
nets: {video_cntrl/hcnt_reg__0[1] video_cntrl/hcnt_reg[1]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[1]/C}, {<const1> video_cntrl/hcnt_reg[1]/CE}, {rst video_cntrl/hcnt_reg[1]/CLR}, {p_0_in__1[1] video_cntrl/hcnt_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[2] - 
nets: {video_cntrl/hcnt_reg__0[2] video_cntrl/hcnt_reg[2]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[2]/C}, {<const1> video_cntrl/hcnt_reg[2]/CE}, {rst video_cntrl/hcnt_reg[2]/CLR}, {p_0_in__1[2] video_cntrl/hcnt_reg[2]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[3] - 
nets: {addr_read[0] video_cntrl/hcnt_reg[3]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[3]/C}, {<const1> video_cntrl/hcnt_reg[3]/CE}, {rst video_cntrl/hcnt_reg[3]/CLR}, {p_0_in__1[3] video_cntrl/hcnt_reg[3]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[4] - 
nets: {addr_read[1] video_cntrl/hcnt_reg[4]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[4]/C}, {<const1> video_cntrl/hcnt_reg[4]/CE}, {rst video_cntrl/hcnt_reg[4]/CLR}, {p_0_in__1[4] video_cntrl/hcnt_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[5] - 
nets: {addr_read[2] video_cntrl/hcnt_reg[5]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[5]/C}, {<const1> video_cntrl/hcnt_reg[5]/CE}, {rst video_cntrl/hcnt_reg[5]/CLR}, {p_0_in__1[5] video_cntrl/hcnt_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[6] - 
nets: {addr_read[3] video_cntrl/hcnt_reg[6]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[6]/C}, {<const1> video_cntrl/hcnt_reg[6]/CE}, {rst video_cntrl/hcnt_reg[6]/CLR}, {p_0_in__1[6] video_cntrl/hcnt_reg[6]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[7] - 
nets: {addr_read[4] video_cntrl/hcnt_reg[7]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[7]/C}, {<const1> video_cntrl/hcnt_reg[7]/CE}, {rst video_cntrl/hcnt_reg[7]/CLR}, {p_0_in__1[7] video_cntrl/hcnt_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[8] - 
nets: {addr_read[5] video_cntrl/hcnt_reg[8]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[8]/C}, {<const1> video_cntrl/hcnt_reg[8]/CE}, {rst video_cntrl/hcnt_reg[8]/CLR}, {p_0_in__1[8] video_cntrl/hcnt_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hcnt_reg[9] - 
nets: {addr_read[6] video_cntrl/hcnt_reg[9]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hcnt_reg[9]/C}, {<const1> video_cntrl/hcnt_reg[9]/CE}, {rst video_cntrl/hcnt_reg[9]/CLR}, {p_0_in__1[9] video_cntrl/hcnt_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/hs_reg - 
nets: {hs video_cntrl/hs_reg/Q}, {clk video_cntrl/hs_reg/C}, {<const1> video_cntrl/hs_reg/CE}, {hsync video_cntrl/hs_reg/D}, {rst video_cntrl/hs_reg/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X10Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

video_cntrl/hsync_reg - 
nets: {hsync video_cntrl/hsync_reg/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/hsync_reg/C}, {<const1> video_cntrl/hsync_reg/CE}, {hsync_i_1_n_0 video_cntrl/hsync_reg/D}, {rst video_cntrl/hsync_reg/PRE}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X9Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

video_cntrl/vcnt_reg[0] - 
nets: {video_cntrl/vcnt_reg__0[0] video_cntrl/vcnt_reg[0]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[0]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[0]/CE}, {rst video_cntrl/vcnt_reg[0]/CLR}, {p_0_in__2[0] video_cntrl/vcnt_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[1] - 
nets: {video_cntrl/vcnt_reg__0[1] video_cntrl/vcnt_reg[1]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[1]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[1]/CE}, {rst video_cntrl/vcnt_reg[1]/CLR}, {vcnt[1]_i_1_n_0 video_cntrl/vcnt_reg[1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[2] - 
nets: {video_cntrl/vcnt_reg__0[2] video_cntrl/vcnt_reg[2]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[2]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[2]/CE}, {rst video_cntrl/vcnt_reg[2]/CLR}, {p_0_in__2[2] video_cntrl/vcnt_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[3] - 
nets: {addr_read[7] video_cntrl/vcnt_reg[3]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[3]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[3]/CE}, {rst video_cntrl/vcnt_reg[3]/CLR}, {p_0_in__2[3] video_cntrl/vcnt_reg[3]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[4] - 
nets: {addr_read[8] video_cntrl/vcnt_reg[4]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[4]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[4]/CE}, {rst video_cntrl/vcnt_reg[4]/CLR}, {p_0_in__2[4] video_cntrl/vcnt_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[5] - 
nets: {addr_read[9] video_cntrl/vcnt_reg[5]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[5]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[5]/CE}, {rst video_cntrl/vcnt_reg[5]/CLR}, {p_0_in__2[5] video_cntrl/vcnt_reg[5]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[6] - 
nets: {addr_read[10] video_cntrl/vcnt_reg[6]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[6]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[6]/CE}, {rst video_cntrl/vcnt_reg[6]/CLR}, {p_0_in__2[6] video_cntrl/vcnt_reg[6]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[7] - 
nets: {addr_read[11] video_cntrl/vcnt_reg[7]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[7]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[7]/CE}, {rst video_cntrl/vcnt_reg[7]/CLR}, {p_0_in__2[7] video_cntrl/vcnt_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vcnt_reg[8] - 
nets: {addr_read[12] video_cntrl/vcnt_reg[8]/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vcnt_reg[8]/C}, {video_cntrl/vcnt video_cntrl/vcnt_reg[8]/CE}, {rst video_cntrl/vcnt_reg[8]/CLR}, {p_0_in__2[8] video_cntrl/vcnt_reg[8]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

video_cntrl/vs_reg - 
nets: {vs video_cntrl/vs_reg/Q}, {clk video_cntrl/vs_reg/C}, {<const1> video_cntrl/vs_reg/CE}, {vsync video_cntrl/vs_reg/D}, {rst video_cntrl/vs_reg/PRE}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X8Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

video_cntrl/vsync_reg - 
nets: {vsync video_cntrl/vsync_reg/Q}, {video_cntrl/clk25_reg_n_0 video_cntrl/vsync_reg/C}, {<const1> video_cntrl/vsync_reg/CE}, {vsync_i_1_n_0 video_cntrl/vsync_reg/D}, {rst video_cntrl/vsync_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X7Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

video_mem/ram_video_reg - 
nets: { video_mem/ram_video_reg/CASCADEOUTA}, { video_mem/ram_video_reg/CASCADEOUTB}, { video_mem/ram_video_reg/DBITERR}, { video_mem/ram_video_reg/DOADO[31]}, { video_mem/ram_video_reg/DOADO[30]}, { video_mem/ram_video_reg/DOADO[29]}, { video_mem/ram_video_reg/DOADO[28]}, { video_mem/ram_video_reg/DOADO[27]}, { video_mem/ram_video_reg/DOADO[26]}, { video_mem/ram_video_reg/DOADO[25]}, { video_mem/ram_video_reg/DOADO[24]}, { video_mem/ram_video_reg/DOADO[23]}, { video_mem/ram_video_reg/DOADO[22]}, { video_mem/ram_video_reg/DOADO[21]}, { video_mem/ram_video_reg/DOADO[20]}, { video_mem/ram_video_reg/DOADO[19]}, { video_mem/ram_video_reg/DOADO[18]}, { video_mem/ram_video_reg/DOADO[17]}, { video_mem/ram_video_reg/DOADO[16]}, { video_mem/ram_video_reg/DOADO[15]}, { video_mem/ram_video_reg/DOADO[14]}, { video_mem/ram_video_reg/DOADO[13]}, { video_mem/ram_video_reg/DOADO[12]}, { video_mem/ram_video_reg/DOADO[11]}, { video_mem/ram_video_reg/DOADO[10]}, { video_mem/ram_video_reg/DOADO[9]}, { video_mem/ram_video_reg/DOADO[8]}, { video_mem/ram_video_reg/DOADO[7]}, { video_mem/ram_video_reg/DOADO[6]}, { video_mem/ram_video_reg/DOADO[5]}, { video_mem/ram_video_reg/DOADO[4]}, { video_mem/ram_video_reg/DOADO[3]}, { video_mem/ram_video_reg/DOADO[2]}, { video_mem/ram_video_reg/DOADO[1]}, { video_mem/ram_video_reg/DOADO[0]}, { video_mem/ram_video_reg/DOBDO[31]}, { video_mem/ram_video_reg/DOBDO[30]}, { video_mem/ram_video_reg/DOBDO[29]}, { video_mem/ram_video_reg/DOBDO[28]}, { video_mem/ram_video_reg/DOBDO[27]}, { video_mem/ram_video_reg/DOBDO[26]}, { video_mem/ram_video_reg/DOBDO[25]}, { video_mem/ram_video_reg/DOBDO[24]}, { video_mem/ram_video_reg/DOBDO[23]}, { video_mem/ram_video_reg/DOBDO[22]}, { video_mem/ram_video_reg/DOBDO[21]}, { video_mem/ram_video_reg/DOBDO[20]}, { video_mem/ram_video_reg/DOBDO[19]}, { video_mem/ram_video_reg/DOBDO[18]}, { video_mem/ram_video_reg/DOBDO[17]}, { video_mem/ram_video_reg/DOBDO[16]}, { video_mem/ram_video_reg/DOBDO[15]}, { video_mem/ram_video_reg/DOBDO[14]}, { video_mem/ram_video_reg/DOBDO[13]}, { video_mem/ram_video_reg/DOBDO[12]}, { video_mem/ram_video_reg/DOBDO[11]}, { video_mem/ram_video_reg/DOBDO[10]}, { video_mem/ram_video_reg/DOBDO[9]}, { video_mem/ram_video_reg/DOBDO[8]}, { video_mem/ram_video_reg/DOBDO[7]}, { video_mem/ram_video_reg/DOBDO[6]}, { video_mem/ram_video_reg/DOBDO[5]}, { video_mem/ram_video_reg/DOBDO[4]}, { video_mem/ram_video_reg/DOBDO[3]}, {doutb[2] video_mem/ram_video_reg/DOBDO[2]}, {doutb[1] video_mem/ram_video_reg/DOBDO[1]}, {doutb[0] video_mem/ram_video_reg/DOBDO[0]}, { video_mem/ram_video_reg/DOPADOP[3]}, { video_mem/ram_video_reg/DOPADOP[2]}, { video_mem/ram_video_reg/DOPADOP[1]}, { video_mem/ram_video_reg/DOPADOP[0]}, { video_mem/ram_video_reg/DOPBDOP[3]}, { video_mem/ram_video_reg/DOPBDOP[2]}, { video_mem/ram_video_reg/DOPBDOP[1]}, { video_mem/ram_video_reg/DOPBDOP[0]}, { video_mem/ram_video_reg/ECCPARITY[7]}, { video_mem/ram_video_reg/ECCPARITY[6]}, { video_mem/ram_video_reg/ECCPARITY[5]}, { video_mem/ram_video_reg/ECCPARITY[4]}, { video_mem/ram_video_reg/ECCPARITY[3]}, { video_mem/ram_video_reg/ECCPARITY[2]}, { video_mem/ram_video_reg/ECCPARITY[1]}, { video_mem/ram_video_reg/ECCPARITY[0]}, { video_mem/ram_video_reg/RDADDRECC[8]}, { video_mem/ram_video_reg/RDADDRECC[7]}, { video_mem/ram_video_reg/RDADDRECC[6]}, { video_mem/ram_video_reg/RDADDRECC[5]}, { video_mem/ram_video_reg/RDADDRECC[4]}, { video_mem/ram_video_reg/RDADDRECC[3]}, { video_mem/ram_video_reg/RDADDRECC[2]}, { video_mem/ram_video_reg/RDADDRECC[1]}, { video_mem/ram_video_reg/RDADDRECC[0]}, { video_mem/ram_video_reg/SBITERR}, {<const1> video_mem/ram_video_reg/ADDRARDADDR[15]}, {addr_write[12] video_mem/ram_video_reg/ADDRARDADDR[14]}, {addr_write[11] video_mem/ram_video_reg/ADDRARDADDR[13]}, {addr_write[10] video_mem/ram_video_reg/ADDRARDADDR[12]}, {addr_write[9] video_mem/ram_video_reg/ADDRARDADDR[11]}, {addr_write[8] video_mem/ram_video_reg/ADDRARDADDR[10]}, {addr_write[7] video_mem/ram_video_reg/ADDRARDADDR[9]}, {addr_write[6] video_mem/ram_video_reg/ADDRARDADDR[8]}, {addr_write[5] video_mem/ram_video_reg/ADDRARDADDR[7]}, {addr_write[4] video_mem/ram_video_reg/ADDRARDADDR[6]}, {addr_write[3] video_mem/ram_video_reg/ADDRARDADDR[5]}, {addr_write[2] video_mem/ram_video_reg/ADDRARDADDR[4]}, {addr_write[1] video_mem/ram_video_reg/ADDRARDADDR[3]}, {addr_write[0] video_mem/ram_video_reg/ADDRARDADDR[2]}, {<const1> video_mem/ram_video_reg/ADDRARDADDR[1]}, {<const1> video_mem/ram_video_reg/ADDRARDADDR[0]}, {<const1> video_mem/ram_video_reg/ADDRBWRADDR[15]}, {addr_read[12] video_mem/ram_video_reg/ADDRBWRADDR[14]}, {addr_read[11] video_mem/ram_video_reg/ADDRBWRADDR[13]}, {addr_read[10] video_mem/ram_video_reg/ADDRBWRADDR[12]}, {addr_read[9] video_mem/ram_video_reg/ADDRBWRADDR[11]}, {addr_read[8] video_mem/ram_video_reg/ADDRBWRADDR[10]}, {addr_read[7] video_mem/ram_video_reg/ADDRBWRADDR[9]}, {addr_read[6] video_mem/ram_video_reg/ADDRBWRADDR[8]}, {addr_read[5] video_mem/ram_video_reg/ADDRBWRADDR[7]}, {addr_read[4] video_mem/ram_video_reg/ADDRBWRADDR[6]}, {addr_read[3] video_mem/ram_video_reg/ADDRBWRADDR[5]}, {addr_read[2] video_mem/ram_video_reg/ADDRBWRADDR[4]}, {addr_read[1] video_mem/ram_video_reg/ADDRBWRADDR[3]}, {addr_read[0] video_mem/ram_video_reg/ADDRBWRADDR[2]}, {<const1> video_mem/ram_video_reg/ADDRBWRADDR[1]}, {<const1> video_mem/ram_video_reg/ADDRBWRADDR[0]}, {<const1> video_mem/ram_video_reg/CASCADEINA}, {<const1> video_mem/ram_video_reg/CASCADEINB}, {clk video_mem/ram_video_reg/CLKARDCLK}, {clk video_mem/ram_video_reg/CLKBWRCLK}, {<const0> video_mem/ram_video_reg/DIADI[31]}, {<const0> video_mem/ram_video_reg/DIADI[30]}, {<const0> video_mem/ram_video_reg/DIADI[29]}, {<const0> video_mem/ram_video_reg/DIADI[28]}, {<const0> video_mem/ram_video_reg/DIADI[27]}, {<const0> video_mem/ram_video_reg/DIADI[26]}, {<const0> video_mem/ram_video_reg/DIADI[25]}, {<const0> video_mem/ram_video_reg/DIADI[24]}, {<const0> video_mem/ram_video_reg/DIADI[23]}, {<const0> video_mem/ram_video_reg/DIADI[22]}, {<const0> video_mem/ram_video_reg/DIADI[21]}, {<const0> video_mem/ram_video_reg/DIADI[20]}, {<const0> video_mem/ram_video_reg/DIADI[19]}, {<const0> video_mem/ram_video_reg/DIADI[18]}, {<const0> video_mem/ram_video_reg/DIADI[17]}, {<const0> video_mem/ram_video_reg/DIADI[16]}, {<const0> video_mem/ram_video_reg/DIADI[15]}, {<const0> video_mem/ram_video_reg/DIADI[14]}, {<const0> video_mem/ram_video_reg/DIADI[13]}, {<const0> video_mem/ram_video_reg/DIADI[12]}, {<const0> video_mem/ram_video_reg/DIADI[11]}, {<const0> video_mem/ram_video_reg/DIADI[10]}, {<const0> video_mem/ram_video_reg/DIADI[9]}, {<const0> video_mem/ram_video_reg/DIADI[8]}, {<const0> video_mem/ram_video_reg/DIADI[7]}, {<const0> video_mem/ram_video_reg/DIADI[6]}, {<const0> video_mem/ram_video_reg/DIADI[5]}, {<const0> video_mem/ram_video_reg/DIADI[4]}, {<const0> video_mem/ram_video_reg/DIADI[3]}, {color[2] video_mem/ram_video_reg/DIADI[2]}, {color[1] video_mem/ram_video_reg/DIADI[1]}, {color[0] video_mem/ram_video_reg/DIADI[0]}, {<const0> video_mem/ram_video_reg/DIBDI[31]}, {<const0> video_mem/ram_video_reg/DIBDI[30]}, {<const0> video_mem/ram_video_reg/DIBDI[29]}, {<const0> video_mem/ram_video_reg/DIBDI[28]}, {<const0> video_mem/ram_video_reg/DIBDI[27]}, {<const0> video_mem/ram_video_reg/DIBDI[26]}, {<const0> video_mem/ram_video_reg/DIBDI[25]}, {<const0> video_mem/ram_video_reg/DIBDI[24]}, {<const0> video_mem/ram_video_reg/DIBDI[23]}, {<const0> video_mem/ram_video_reg/DIBDI[22]}, {<const0> video_mem/ram_video_reg/DIBDI[21]}, {<const0> video_mem/ram_video_reg/DIBDI[20]}, {<const0> video_mem/ram_video_reg/DIBDI[19]}, {<const0> video_mem/ram_video_reg/DIBDI[18]}, {<const0> video_mem/ram_video_reg/DIBDI[17]}, {<const0> video_mem/ram_video_reg/DIBDI[16]}, {<const0> video_mem/ram_video_reg/DIBDI[15]}, {<const0> video_mem/ram_video_reg/DIBDI[14]}, {<const0> video_mem/ram_video_reg/DIBDI[13]}, {<const0> video_mem/ram_video_reg/DIBDI[12]}, {<const0> video_mem/ram_video_reg/DIBDI[11]}, {<const0> video_mem/ram_video_reg/DIBDI[10]}, {<const0> video_mem/ram_video_reg/DIBDI[9]}, {<const0> video_mem/ram_video_reg/DIBDI[8]}, {<const0> video_mem/ram_video_reg/DIBDI[7]}, {<const0> video_mem/ram_video_reg/DIBDI[6]}, {<const0> video_mem/ram_video_reg/DIBDI[5]}, {<const0> video_mem/ram_video_reg/DIBDI[4]}, {<const1> video_mem/ram_video_reg/DIBDI[3]}, {<const1> video_mem/ram_video_reg/DIBDI[2]}, {<const1> video_mem/ram_video_reg/DIBDI[1]}, {<const1> video_mem/ram_video_reg/DIBDI[0]}, {<const0> video_mem/ram_video_reg/DIPADIP[3]}, {<const0> video_mem/ram_video_reg/DIPADIP[2]}, {<const0> video_mem/ram_video_reg/DIPADIP[1]}, {<const0> video_mem/ram_video_reg/DIPADIP[0]}, {<const0> video_mem/ram_video_reg/DIPBDIP[3]}, {<const0> video_mem/ram_video_reg/DIPBDIP[2]}, {<const0> video_mem/ram_video_reg/DIPBDIP[1]}, {<const0> video_mem/ram_video_reg/DIPBDIP[0]}, {we video_mem/ram_video_reg/ENARDEN}, {<const1> video_mem/ram_video_reg/ENBWREN}, { video_mem/ram_video_reg/INJECTDBITERR}, { video_mem/ram_video_reg/INJECTSBITERR}, {<const0> video_mem/ram_video_reg/REGCEAREGCE}, {<const0> video_mem/ram_video_reg/REGCEB}, {<const0> video_mem/ram_video_reg/RSTRAMARSTRAM}, {<const0> video_mem/ram_video_reg/RSTRAMB}, {<const0> video_mem/ram_video_reg/RSTREGARSTREG}, {<const0> video_mem/ram_video_reg/RSTREGB}, {GND_4 video_mem/ram_video_reg/WEA[3]}, {GND_4 video_mem/ram_video_reg/WEA[2]}, {GND_4 video_mem/ram_video_reg/WEA[1]}, {<const1> video_mem/ram_video_reg/WEA[0]}, {<const0> video_mem/ram_video_reg/WEBWE[7]}, {<const0> video_mem/ram_video_reg/WEBWE[6]}, {<const0> video_mem/ram_video_reg/WEBWE[5]}, {<const0> video_mem/ram_video_reg/WEBWE[4]}, {<const0> video_mem/ram_video_reg/WEBWE[3]}, {<const0> video_mem/ram_video_reg/WEBWE[2]}, {<const0> video_mem/ram_video_reg/WEBWE[1]}, {<const0> video_mem/ram_video_reg/WEBWE[0]}, 
BEL: RAMB36E1.RAMB36E1, 
CLASS: cell, 
LOC: RAMB36_X0Y34, 
METHODOLOGY_DRC_VIOS: {SYNTH-6 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: BMEM, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: bram, 
PRIMITIVE_TYPE: BMEM.bram.RAMB36E1, 
REF_NAME: RAMB36E1, 
SIM_COLLISION_CHECK: ALL, 

vsync_i_1 - 
nets: {vsync_i_1_n_0 vsync_i_1/O}, {video_cntrl/vcnt_reg__0[0] vsync_i_1/I0}, {video_cntrl/vcnt_reg__0[1] vsync_i_1/I1}, {video_cntrl/vcnt_reg__0[2] vsync_i_1/I2}, {addr_read[7] vsync_i_1/I3}, {r_INST_0_i_1_n_0 vsync_i_1/I4}, {addr_read[8] vsync_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFE7FF, 
LOC: SLICE_X7Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

we_i_1 - 
nets: {we_i_1_n_0 we_i_1/O}, {ram_reg_0_31_0_0_i_1_n_0 we_i_1/I0}, {p_0_in[1] we_i_1/I1}, {p_0_in[0] we_i_1/I2}, {write_e we_i_1/I3}, {p_0_in[2] we_i_1/I4}, {we we_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEFFFFFFF20000000, 
LOC: SLICE_X8Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

we_i_2 - 
nets: {p_0_in[2] we_i_2/O}, {ram_reg_0_31_0_0_i_14_n_0 we_i_2/I0}, {processor/control_unit_i/__0_n_0 we_i_2/I1}, {processor/instruction[7] we_i_2/I2}, {processor/instruction[14] we_i_2/I3}, {processor/instruction[15] we_i_2/I4}, {FSM_sequential_state[0]_i_2_n_0 we_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA0A0A0E0A0A0A0A0, 
LOC: SLICE_X9Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

we_reg - 
nets: {we we_reg/Q}, {clk we_reg/C}, {<const1> we_reg/CE}, {rst we_reg/CLR}, {we_i_1_n_0 we_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

z_i_1 - 
nets: {z_i_1_n_0 z_i_1/O}, {z_i_2_n_0 z_i_1/I0}, {z_i_3_n_0 z_i_1/I1}, {processor/control_unit_i/state[3] z_i_1/I2}, {z_i_4_n_0 z_i_1/I3}, {z_i_5_n_0 z_i_1/I4}, {processor/z z_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFF8FFFF00080000, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

z_i_2 - 
nets: {z_i_2_n_0 z_i_2/O}, {data2[7] z_i_2/I0}, {data4[5] z_i_2/I1}, {data4[6] z_i_2/I2}, {data4[4] z_i_2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X8Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

z_i_3 - 
nets: {z_i_3_n_0 z_i_3/O}, {data4[1] z_i_3/I0}, {data4[0] z_i_3/I1}, {data4[3] z_i_3/I2}, {data4[2] z_i_3/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X12Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

z_i_4 - 
nets: {z_i_4_n_0 z_i_4/O}, {processor/control_unit_i/state[1] z_i_4/I0}, {processor/control_unit_i/state[4] z_i_4/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

z_i_5 - 
nets: {z_i_5_n_0 z_i_5/O}, {processor/control_unit_i/state[2] z_i_5/I0}, {processor/control_unit_i/state[0] z_i_5/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 


####################################################
# Nets
Boundary Nets - 
b, 
clk, 
down1, 
down2, 
g, 
hs, 
r, 
rst, 
up1, 
up2, 
vs, 

FSM_sequential_state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[15] - 
wires: BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU7 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B15_4 CLBLM_L_X8Y165/CLBLM_ER1BEG1 CLBLM_L_X8Y165/CLBLM_IMUX35 CLBLM_L_X8Y165/CLBLM_M_C6 CLBLM_L_X8Y166/CLBLM_IMUX18 CLBLM_L_X8Y166/CLBLM_IMUX2 CLBLM_L_X8Y166/CLBLM_M_A2 CLBLM_L_X8Y166/CLBLM_M_B2 CLBLM_L_X8Y167/CLBLM_EL1BEG2 CLBLM_L_X8Y167/CLBLM_IMUX43 CLBLM_L_X8Y167/CLBLM_IMUX7 CLBLM_L_X8Y167/CLBLM_M_A1 CLBLM_L_X8Y167/CLBLM_M_D6 CLBLM_L_X8Y168/CLBLM_NE4C3 CLBLM_L_X8Y169/CLBLM_IMUX15 CLBLM_L_X8Y169/CLBLM_IMUX23 CLBLM_L_X8Y169/CLBLM_IMUX31 CLBLM_L_X8Y169/CLBLM_IMUX47 CLBLM_L_X8Y169/CLBLM_IMUX7 CLBLM_L_X8Y169/CLBLM_L_C3 CLBLM_L_X8Y169/CLBLM_M_A1 CLBLM_L_X8Y169/CLBLM_M_B1 CLBLM_L_X8Y169/CLBLM_M_C5 CLBLM_L_X8Y169/CLBLM_M_D5 CLBLM_L_X8Y169/CLBLM_WR1END0 CLBLM_R_X7Y165/CLBLM_ER1BEG1 CLBLM_R_X7Y165/CLBLM_IMUX25 CLBLM_R_X7Y165/CLBLM_L_B5 CLBLM_R_X7Y166/CLBLM_IMUX0 CLBLM_R_X7Y166/CLBLM_IMUX16 CLBLM_R_X7Y166/CLBLM_L_A3 CLBLM_R_X7Y166/CLBLM_L_B3 CLBLM_R_X7Y167/CLBLM_EL1BEG2 CLBLM_R_X7Y168/CLBLM_NE4C3 CLBLM_R_X7Y169/CLBLM_IMUX16 CLBLM_R_X7Y169/CLBLM_IMUX32 CLBLM_R_X7Y169/CLBLM_IMUX40 CLBLM_R_X7Y169/CLBLM_L_B3 CLBLM_R_X7Y169/CLBLM_M_C1 CLBLM_R_X7Y169/CLBLM_M_D1 CLBLM_R_X7Y169/CLBLM_WR1END0 INT_L_X6Y164/ER1BEG_S0 INT_L_X6Y164/LOGIC_OUTS_L15 INT_L_X6Y164/NE2BEG3 INT_L_X6Y164/NE6BEG3 INT_L_X6Y165/ER1BEG0 INT_L_X6Y165/NE2A3 INT_L_X8Y165/ER1END1 INT_L_X8Y165/IMUX_L35 INT_L_X8Y165/NR1BEG1 INT_L_X8Y166/IMUX_L18 INT_L_X8Y166/IMUX_L2 INT_L_X8Y166/NR1END1 INT_L_X8Y167/EL1END2 INT_L_X8Y167/IMUX_L43 INT_L_X8Y167/IMUX_L7 INT_L_X8Y167/SL1END3 INT_L_X8Y168/NE6END3 INT_L_X8Y168/NR1BEG3 INT_L_X8Y168/SL1BEG3 INT_L_X8Y168/WR1BEG_S0 INT_L_X8Y169/IMUX_L15 INT_L_X8Y169/IMUX_L23 INT_L_X8Y169/IMUX_L31 INT_L_X8Y169/IMUX_L47 INT_L_X8Y169/IMUX_L7 INT_L_X8Y169/NR1END3 INT_L_X8Y169/WR1BEG0 INT_R_X7Y164/NE6A3 INT_R_X7Y165/ER1BEG1 INT_R_X7Y165/ER1END0 INT_R_X7Y165/IMUX25 INT_R_X7Y165/NE2END3 INT_R_X7Y165/NE6B3 INT_R_X7Y165/NN2BEG3 INT_R_X7Y165/NR1BEG0 INT_R_X7Y166/IMUX0 INT_R_X7Y166/IMUX16 INT_R_X7Y166/NE6C3 INT_R_X7Y166/NN2A3 INT_R_X7Y166/NR1END0 INT_R_X7Y167/EL1BEG2 INT_R_X7Y167/NE6D3 INT_R_X7Y167/NN2END3 INT_R_X7Y168/NE6E3 INT_R_X7Y168/WR1END_S1_0 INT_R_X7Y169/IMUX16 INT_R_X7Y169/IMUX32 INT_R_X7Y169/IMUX40 INT_R_X7Y169/WR1END0 
pips: BRAM_INT_INTERFACE_L_X6Y164/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU7->BRAM_LOGIC_OUTS_B15_4 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X6Y164/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X6Y164/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X6Y164/INT_L.LOGIC_OUTS_L15->>NE6BEG3 INT_L_X8Y165/INT_L.ER1END1->>IMUX_L35 INT_L_X8Y165/INT_L.ER1END1->>NR1BEG1 INT_L_X8Y166/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y166/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y167/INT_L.EL1END2->>IMUX_L43 INT_L_X8Y167/INT_L.SL1END3->>IMUX_L7 INT_L_X8Y168/INT_L.NE6END3->>NR1BEG3 INT_L_X8Y168/INT_L.NE6END3->>SL1BEG3 INT_L_X8Y168/INT_L.NE6END3->>WR1BEG_S0 INT_L_X8Y169/INT_L.NR1END3->>IMUX_L15 INT_L_X8Y169/INT_L.NR1END3->>IMUX_L23 INT_L_X8Y169/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y169/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y169/INT_L.NR1END3->>IMUX_L7 INT_R_X7Y165/INT_R.ER1END0->>ER1BEG1 INT_R_X7Y165/INT_R.ER1END0->>IMUX25 INT_R_X7Y165/INT_R.ER1END0->>NR1BEG0 INT_R_X7Y165/INT_R.NE2END3->>NN2BEG3 INT_R_X7Y166/INT_R.NR1END0->>IMUX0 INT_R_X7Y166/INT_R.NR1END0->>IMUX16 INT_R_X7Y167/INT_R.NN2END3->>EL1BEG2 INT_R_X7Y169/INT_R.WR1END0->>IMUX16 INT_R_X7Y169/INT_R.WR1END0->>IMUX32 INT_R_X7Y169/INT_R.WR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

processor/instruction[14] - 
wires: BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL7 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B8_2 CLBLM_L_X8Y163/CLBLM_NE4BEG0 CLBLM_L_X8Y165/CLBLM_IMUX31 CLBLM_L_X8Y165/CLBLM_M_C5 CLBLM_L_X8Y166/CLBLM_IMUX1 CLBLM_L_X8Y166/CLBLM_M_A3 CLBLM_L_X8Y166/CLBLM_NE2A0 CLBLM_L_X8Y167/CLBLM_IMUX11 CLBLM_L_X8Y167/CLBLM_M_A4 CLBLM_L_X8Y169/CLBLM_EL1BEG2 CLBLM_L_X8Y169/CLBLM_IMUX20 CLBLM_L_X8Y169/CLBLM_IMUX27 CLBLM_L_X8Y169/CLBLM_IMUX28 CLBLM_L_X8Y169/CLBLM_IMUX44 CLBLM_L_X8Y169/CLBLM_IMUX8 CLBLM_L_X8Y169/CLBLM_L_C2 CLBLM_L_X8Y169/CLBLM_M_A5 CLBLM_L_X8Y169/CLBLM_M_B4 CLBLM_L_X8Y169/CLBLM_M_C4 CLBLM_L_X8Y169/CLBLM_M_D4 CLBLM_R_X7Y163/CLBLM_NE4BEG0 CLBLM_R_X7Y165/CLBLM_IMUX0 CLBLM_R_X7Y165/CLBLM_IMUX16 CLBLM_R_X7Y165/CLBLM_L_A3 CLBLM_R_X7Y165/CLBLM_L_B3 CLBLM_R_X7Y166/CLBLM_IMUX10 CLBLM_R_X7Y166/CLBLM_IMUX25 CLBLM_R_X7Y166/CLBLM_L_A4 CLBLM_R_X7Y166/CLBLM_L_B5 CLBLM_R_X7Y166/CLBLM_NE2A0 CLBLM_R_X7Y169/CLBLM_EL1BEG2 CLBLM_R_X7Y169/CLBLM_IMUX14 CLBLM_R_X7Y169/CLBLM_IMUX29 CLBLM_R_X7Y169/CLBLM_IMUX45 CLBLM_R_X7Y169/CLBLM_L_B1 CLBLM_R_X7Y169/CLBLM_M_C2 CLBLM_R_X7Y169/CLBLM_M_D2 INT_L_X6Y162/LOGIC_OUTS_L8 INT_L_X6Y162/NE2BEG0 INT_L_X6Y163/NE2A0 INT_L_X8Y163/NE6A0 INT_L_X8Y164/NE6B0 INT_L_X8Y165/IMUX_L31 INT_L_X8Y165/NE2END_S3_0 INT_L_X8Y165/NE6C0 INT_L_X8Y166/IMUX_L1 INT_L_X8Y166/NE2END0 INT_L_X8Y166/NE6D0 INT_L_X8Y167/IMUX_L11 INT_L_X8Y167/NE6E0 INT_L_X8Y167/WR1END1 INT_L_X8Y169/EL1END2 INT_L_X8Y169/FAN_ALT7 INT_L_X8Y169/FAN_BOUNCE7 INT_L_X8Y169/IMUX_L20 INT_L_X8Y169/IMUX_L27 INT_L_X8Y169/IMUX_L28 INT_L_X8Y169/IMUX_L44 INT_L_X8Y169/IMUX_L8 INT_R_X7Y162/NE2END_S3_0 INT_R_X7Y163/NE2END0 INT_R_X7Y163/NE6BEG0 INT_R_X7Y163/NN2BEG0 INT_R_X7Y163/NN6BEG0 INT_R_X7Y164/NN2A0 INT_R_X7Y164/NN2END_S2_0 INT_R_X7Y164/NN6A0 INT_R_X7Y165/IMUX0 INT_R_X7Y165/IMUX16 INT_R_X7Y165/NE2BEG0 INT_R_X7Y165/NN2BEG0 INT_R_X7Y165/NN2END0 INT_R_X7Y165/NN6B0 INT_R_X7Y166/IMUX10 INT_R_X7Y166/IMUX25 INT_R_X7Y166/NE2A0 INT_R_X7Y166/NN2A0 INT_R_X7Y166/NN2END_S2_0 INT_R_X7Y166/NN6C0 INT_R_X7Y166/SR1BEG_S0 INT_R_X7Y167/NN2END0 INT_R_X7Y167/NN6D0 INT_R_X7Y168/NN6E0 INT_R_X7Y168/NN6END_S1_0 INT_R_X7Y169/EL1BEG2 INT_R_X7Y169/IMUX14 INT_R_X7Y169/IMUX29 INT_R_X7Y169/IMUX45 INT_R_X7Y169/NL1BEG_N3 INT_R_X7Y169/NN6END0 INT_R_X9Y167/NE6END0 INT_R_X9Y167/WR1BEG1 
pips: BRAM_INT_INTERFACE_L_X6Y162/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL7->BRAM_LOGIC_OUTS_B8_2 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y162/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X8Y165/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X8Y166/INT_L.NE2END0->>IMUX_L1 INT_L_X8Y167/INT_L.WR1END1->>IMUX_L11 INT_L_X8Y169/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y169/INT_L.EL1END2->>IMUX_L20 INT_L_X8Y169/INT_L.EL1END2->>IMUX_L27 INT_L_X8Y169/INT_L.EL1END2->>IMUX_L28 INT_L_X8Y169/INT_L.EL1END2->>IMUX_L44 INT_L_X8Y169/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y169/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_R_X7Y163/INT_R.NE2END0->>NE6BEG0 INT_R_X7Y163/INT_R.NE2END0->>NN2BEG0 INT_R_X7Y163/INT_R.NE2END0->>NN6BEG0 INT_R_X7Y165/INT_R.NN2END0->>IMUX0 INT_R_X7Y165/INT_R.NN2END0->>IMUX16 INT_R_X7Y165/INT_R.NN2END0->>NE2BEG0 INT_R_X7Y165/INT_R.NN2END0->>NN2BEG0 INT_R_X7Y166/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X7Y166/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y166/INT_R.SR1BEG_S0->>IMUX25 INT_R_X7Y169/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y169/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y169/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y169/INT_R.NL1BEG_N3->>IMUX45 INT_R_X7Y169/INT_R.NN6END0->>NL1BEG_N3 INT_R_X9Y167/INT_R.NE6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

processor/instruction[13] - 
wires: BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU6 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B10_4 CLBLM_L_X8Y165/CLBLM_EL1BEG1 CLBLM_L_X8Y165/CLBLM_IMUX18 CLBLM_L_X8Y165/CLBLM_IMUX29 CLBLM_L_X8Y165/CLBLM_M_B2 CLBLM_L_X8Y165/CLBLM_M_C2 CLBLM_L_X8Y166/CLBLM_EL1BEG1 CLBLM_L_X8Y166/CLBLM_IMUX11 CLBLM_L_X8Y166/CLBLM_M_A4 CLBLM_L_X8Y167/CLBLM_EL1BEG0 CLBLM_L_X8Y167/CLBLM_IMUX0 CLBLM_L_X8Y167/CLBLM_IMUX16 CLBLM_L_X8Y167/CLBLM_IMUX17 CLBLM_L_X8Y167/CLBLM_IMUX20 CLBLM_L_X8Y167/CLBLM_IMUX28 CLBLM_L_X8Y167/CLBLM_L_A3 CLBLM_L_X8Y167/CLBLM_L_B3 CLBLM_L_X8Y167/CLBLM_L_C2 CLBLM_L_X8Y167/CLBLM_M_B3 CLBLM_L_X8Y167/CLBLM_M_C4 CLBLM_L_X8Y167/CLBLM_NE2A2 CLBLM_R_X7Y165/CLBLM_EL1BEG1 CLBLM_R_X7Y165/CLBLM_IMUX13 CLBLM_R_X7Y165/CLBLM_IMUX5 CLBLM_R_X7Y165/CLBLM_L_A6 CLBLM_R_X7Y165/CLBLM_L_B6 CLBLM_R_X7Y166/CLBLM_EL1BEG1 CLBLM_R_X7Y166/CLBLM_IMUX13 CLBLM_R_X7Y166/CLBLM_IMUX5 CLBLM_R_X7Y166/CLBLM_L_A6 CLBLM_R_X7Y166/CLBLM_L_B6 CLBLM_R_X7Y167/CLBLM_EL1BEG0 CLBLM_R_X7Y167/CLBLM_IMUX10 CLBLM_R_X7Y167/CLBLM_L_A4 CLBLM_R_X7Y167/CLBLM_NE2A2 INT_L_X6Y164/LOGIC_OUTS_L10 INT_L_X6Y164/NE2BEG2 INT_L_X6Y165/NE2A2 INT_L_X8Y165/BYP_ALT1 INT_L_X8Y165/BYP_BOUNCE1 INT_L_X8Y165/EL1END1 INT_L_X8Y165/IMUX_L18 INT_L_X8Y165/IMUX_L29 INT_L_X8Y166/EL1END1 INT_L_X8Y166/EL1END_S3_0 INT_L_X8Y166/IMUX_L11 INT_L_X8Y167/EL1END0 INT_L_X8Y167/FAN_ALT5 INT_L_X8Y167/FAN_BOUNCE5 INT_L_X8Y167/IMUX_L0 INT_L_X8Y167/IMUX_L16 INT_L_X8Y167/IMUX_L17 INT_L_X8Y167/IMUX_L20 INT_L_X8Y167/IMUX_L28 INT_L_X8Y167/NE2END2 INT_R_X7Y165/EL1BEG1 INT_R_X7Y165/IMUX13 INT_R_X7Y165/IMUX5 INT_R_X7Y165/NE2END2 INT_R_X7Y165/NR1BEG2 INT_R_X7Y166/EL1BEG1 INT_R_X7Y166/IMUX13 INT_R_X7Y166/IMUX5 INT_R_X7Y166/NE2BEG2 INT_R_X7Y166/NL1BEG1 INT_R_X7Y166/NR1END2 INT_R_X7Y167/EL1BEG0 INT_R_X7Y167/IMUX10 INT_R_X7Y167/NE2A2 INT_R_X7Y167/NL1END1 
pips: BRAM_INT_INTERFACE_L_X6Y164/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU6->BRAM_LOGIC_OUTS_B10_4 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X6Y164/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_L_X8Y165/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y165/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X8Y165/INT_L.EL1END1->>BYP_ALT1 INT_L_X8Y165/INT_L.EL1END1->>IMUX_L18 INT_L_X8Y166/INT_L.EL1END1->>IMUX_L11 INT_L_X8Y167/INT_L.EL1END0->>IMUX_L0 INT_L_X8Y167/INT_L.EL1END0->>IMUX_L16 INT_L_X8Y167/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y167/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y167/INT_L.NE2END2->>FAN_ALT5 INT_L_X8Y167/INT_L.NE2END2->>IMUX_L20 INT_L_X8Y167/INT_L.NE2END2->>IMUX_L28 INT_R_X7Y165/INT_R.NE2END2->>EL1BEG1 INT_R_X7Y165/INT_R.NE2END2->>IMUX13 INT_R_X7Y165/INT_R.NE2END2->>IMUX5 INT_R_X7Y165/INT_R.NE2END2->>NR1BEG2 INT_R_X7Y166/INT_R.NR1END2->>EL1BEG1 INT_R_X7Y166/INT_R.NR1END2->>IMUX13 INT_R_X7Y166/INT_R.NR1END2->>IMUX5 INT_R_X7Y166/INT_R.NR1END2->>NE2BEG2 INT_R_X7Y166/INT_R.NR1END2->>NL1BEG1 INT_R_X7Y167/INT_R.NL1END1->>EL1BEG0 INT_R_X7Y167/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

processor/instruction[12] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL6 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B15_1 CLBLM_L_X8Y165/CLBLM_IMUX12 CLBLM_L_X8Y165/CLBLM_IMUX28 CLBLM_L_X8Y165/CLBLM_M_B6 CLBLM_L_X8Y165/CLBLM_M_C4 CLBLM_L_X8Y165/CLBLM_NE4C3 CLBLM_L_X8Y166/CLBLM_EL1BEG2 CLBLM_L_X8Y166/CLBLM_IMUX12 CLBLM_L_X8Y166/CLBLM_M_B6 CLBLM_L_X8Y166/CLBLM_WR1END0 CLBLM_L_X8Y167/CLBLM_EE2A3 CLBLM_L_X8Y167/CLBLM_IMUX47 CLBLM_L_X8Y167/CLBLM_M_D5 CLBLM_R_X7Y165/CLBLM_IMUX10 CLBLM_R_X7Y165/CLBLM_IMUX26 CLBLM_R_X7Y165/CLBLM_L_A4 CLBLM_R_X7Y165/CLBLM_L_B4 CLBLM_R_X7Y165/CLBLM_NE4C3 CLBLM_R_X7Y166/CLBLM_EL1BEG2 CLBLM_R_X7Y166/CLBLM_IMUX14 CLBLM_R_X7Y166/CLBLM_IMUX37 CLBLM_R_X7Y166/CLBLM_L_B1 CLBLM_R_X7Y166/CLBLM_L_D4 CLBLM_R_X7Y166/CLBLM_WR1END0 CLBLM_R_X7Y167/CLBLM_EE2A3 CLBLM_R_X7Y167/CLBLM_IMUX9 CLBLM_R_X7Y167/CLBLM_L_A5 INT_L_X6Y161/LOGIC_OUTS_L15 INT_L_X6Y161/NE6BEG3 INT_L_X6Y161/NN6BEG3 INT_L_X6Y162/NN6A3 INT_L_X6Y163/NN6B3 INT_L_X6Y164/NN6C3 INT_L_X6Y165/NN6D3 INT_L_X6Y166/NN6E3 INT_L_X6Y167/EE2BEG3 INT_L_X6Y167/NN6END3 INT_L_X8Y165/IMUX_L12 INT_L_X8Y165/IMUX_L28 INT_L_X8Y165/NE6END3 INT_L_X8Y165/SL1END2 INT_L_X8Y165/WR1BEG_S0 INT_L_X8Y166/EL1END2 INT_L_X8Y166/IMUX_L12 INT_L_X8Y166/SL1BEG2 INT_L_X8Y166/WR1BEG0 INT_L_X8Y167/EE2END3 INT_L_X8Y167/IMUX_L47 INT_R_X7Y161/NE6A3 INT_R_X7Y162/NE6B3 INT_R_X7Y163/NE6C3 INT_R_X7Y164/NE6D3 INT_R_X7Y165/IMUX10 INT_R_X7Y165/IMUX26 INT_R_X7Y165/NE6E3 INT_R_X7Y165/SR1BEG_S0 INT_R_X7Y165/WR1END_S1_0 INT_R_X7Y166/EL1BEG2 INT_R_X7Y166/IMUX14 INT_R_X7Y166/IMUX37 INT_R_X7Y166/NL1BEG_N3 INT_R_X7Y166/NN2BEG0 INT_R_X7Y166/WR1END0 INT_R_X7Y167/EE2A3 INT_R_X7Y167/IMUX9 INT_R_X7Y167/NN2A0 INT_R_X7Y167/NN2END_S2_0 INT_R_X7Y167/SR1BEG_S0 INT_R_X7Y168/NN2END0 
pips: BRAM_INT_INTERFACE_L_X6Y161/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL6->BRAM_LOGIC_OUTS_B15_1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X6Y161/INT_L.LOGIC_OUTS_L15->>NE6BEG3 INT_L_X6Y161/INT_L.LOGIC_OUTS_L15->>NN6BEG3 INT_L_X6Y167/INT_L.NN6END3->>EE2BEG3 INT_L_X8Y165/INT_L.NE6END3->>WR1BEG_S0 INT_L_X8Y165/INT_L.SL1END2->>IMUX_L12 INT_L_X8Y165/INT_L.SL1END2->>IMUX_L28 INT_L_X8Y166/INT_L.EL1END2->>IMUX_L12 INT_L_X8Y166/INT_L.EL1END2->>SL1BEG2 INT_L_X8Y167/INT_L.EE2END3->>IMUX_L47 INT_R_X7Y165/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y165/INT_R.SR1BEG_S0->>IMUX26 INT_R_X7Y165/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X7Y166/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y166/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y166/INT_R.NL1BEG_N3->>IMUX37 INT_R_X7Y166/INT_R.WR1END0->>NL1BEG_N3 INT_R_X7Y166/INT_R.WR1END0->>NN2BEG0 INT_R_X7Y167/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X7Y167/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

processor/instruction[11] - 
wires: BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU5 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B13_4 CLBLM_L_X8Y165/CLBLM_EL1BEG0 CLBLM_L_X8Y165/CLBLM_IMUX17 CLBLM_L_X8Y165/CLBLM_M_B3 CLBLM_L_X8Y166/CLBLM_IMUX17 CLBLM_L_X8Y166/CLBLM_M_B3 CLBLM_L_X8Y166/CLBLM_NE2A1 CLBLM_L_X8Y167/CLBLM_IMUX8 CLBLM_L_X8Y167/CLBLM_M_A5 CLBLM_L_X8Y167/CLBLM_NW2A0 CLBLM_R_X7Y165/CLBLM_EL1BEG0 CLBLM_R_X7Y165/CLBLM_IMUX19 CLBLM_R_X7Y165/CLBLM_IMUX3 CLBLM_R_X7Y165/CLBLM_L_A2 CLBLM_R_X7Y165/CLBLM_L_B2 CLBLM_R_X7Y166/CLBLM_IMUX19 CLBLM_R_X7Y166/CLBLM_IMUX42 CLBLM_R_X7Y166/CLBLM_L_B2 CLBLM_R_X7Y166/CLBLM_L_D6 CLBLM_R_X7Y166/CLBLM_NE2A1 CLBLM_R_X7Y167/CLBLM_IMUX0 CLBLM_R_X7Y167/CLBLM_L_A3 CLBLM_R_X7Y167/CLBLM_NW2A0 INT_L_X6Y164/LOGIC_OUTS_L13 INT_L_X6Y164/NE2BEG1 INT_L_X6Y165/NE2A1 INT_L_X8Y164/EL1END_S3_0 INT_L_X8Y165/EL1END0 INT_L_X8Y165/IMUX_L17 INT_L_X8Y165/NR1BEG0 INT_L_X8Y166/IMUX_L17 INT_L_X8Y166/NE2END1 INT_L_X8Y166/NL1BEG0 INT_L_X8Y166/NL1END_S3_0 INT_L_X8Y166/NR1END0 INT_L_X8Y166/NW2BEG0 INT_L_X8Y167/IMUX_L8 INT_L_X8Y167/NL1END0 INT_L_X8Y167/NW2A0 INT_R_X7Y165/EL1BEG0 INT_R_X7Y165/IMUX19 INT_R_X7Y165/IMUX3 INT_R_X7Y165/NE2BEG1 INT_R_X7Y165/NE2END1 INT_R_X7Y165/NR1BEG1 INT_R_X7Y166/IMUX19 INT_R_X7Y166/IMUX42 INT_R_X7Y166/NE2A1 INT_R_X7Y166/NR1END1 INT_R_X7Y166/NW2END_S0_0 INT_R_X7Y167/IMUX0 INT_R_X7Y167/NW2END0 
pips: BRAM_INT_INTERFACE_L_X6Y164/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU5->BRAM_LOGIC_OUTS_B13_4 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X6Y164/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X8Y165/INT_L.EL1END0->>IMUX_L17 INT_L_X8Y165/INT_L.EL1END0->>NR1BEG0 INT_L_X8Y166/INT_L.NE2END1->>NL1BEG0 INT_L_X8Y166/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y166/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y167/INT_L.NL1END0->>IMUX_L8 INT_R_X7Y165/INT_R.NE2END1->>EL1BEG0 INT_R_X7Y165/INT_R.NE2END1->>IMUX19 INT_R_X7Y165/INT_R.NE2END1->>IMUX3 INT_R_X7Y165/INT_R.NE2END1->>NE2BEG1 INT_R_X7Y165/INT_R.NE2END1->>NR1BEG1 INT_R_X7Y166/INT_R.NR1END1->>IMUX19 INT_R_X7Y166/INT_R.NR1END1->>IMUX42 INT_R_X7Y167/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

FSM_sequential_state[0]_i_2_n_0 - 
wires: CLBLM_L_X8Y167/CLBLM_EE2BEG1 CLBLM_L_X8Y167/CLBLM_ER1BEG2 CLBLM_L_X8Y167/CLBLM_IMUX13 CLBLM_L_X8Y167/CLBLM_IMUX18 CLBLM_L_X8Y167/CLBLM_IMUX21 CLBLM_L_X8Y167/CLBLM_IMUX22 CLBLM_L_X8Y167/CLBLM_IMUX5 CLBLM_L_X8Y167/CLBLM_L_A6 CLBLM_L_X8Y167/CLBLM_L_B6 CLBLM_L_X8Y167/CLBLM_L_C4 CLBLM_L_X8Y167/CLBLM_M_B2 CLBLM_L_X8Y167/CLBLM_M_C3 CLBLM_L_X8Y168/CLBLM_NE2A1 CLBLM_L_X8Y169/CLBLM_IMUX12 CLBLM_L_X8Y169/CLBLM_IMUX21 CLBLM_L_X8Y169/CLBLM_IMUX35 CLBLM_L_X8Y169/CLBLM_IMUX4 CLBLM_L_X8Y169/CLBLM_IMUX43 CLBLM_L_X8Y169/CLBLM_L_C4 CLBLM_L_X8Y169/CLBLM_M_A6 CLBLM_L_X8Y169/CLBLM_M_B6 CLBLM_L_X8Y169/CLBLM_M_C6 CLBLM_L_X8Y169/CLBLM_M_D6 CLBLM_L_X8Y169/CLBLM_NW2A1 CLBLM_R_X7Y165/CLBLM_IMUX14 CLBLM_R_X7Y165/CLBLM_L_B1 CLBLM_R_X7Y166/CLBLM_IMUX26 CLBLM_R_X7Y166/CLBLM_L_B4 CLBLM_R_X7Y167/CLBLM_EE2BEG1 CLBLM_R_X7Y167/CLBLM_ER1BEG2 CLBLM_R_X7Y167/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y167/CLBLM_L_B CLBLM_R_X7Y168/CLBLM_NE2A1 CLBLM_R_X7Y169/CLBLM_IMUX25 CLBLM_R_X7Y169/CLBLM_IMUX35 CLBLM_R_X7Y169/CLBLM_IMUX43 CLBLM_R_X7Y169/CLBLM_L_B5 CLBLM_R_X7Y169/CLBLM_M_C6 CLBLM_R_X7Y169/CLBLM_M_D6 CLBLM_R_X7Y169/CLBLM_NW2A1 INT_L_X8Y167/EE2A1 INT_L_X8Y167/ER1END2 INT_L_X8Y167/FAN_ALT1 INT_L_X8Y167/FAN_BOUNCE1 INT_L_X8Y167/IMUX_L13 INT_L_X8Y167/IMUX_L18 INT_L_X8Y167/IMUX_L21 INT_L_X8Y167/IMUX_L22 INT_L_X8Y167/IMUX_L5 INT_L_X8Y167/NN2BEG2 INT_L_X8Y167/WR1END2 INT_L_X8Y168/NE2END1 INT_L_X8Y168/NN2A2 INT_L_X8Y168/NW2BEG1 INT_L_X8Y169/IMUX_L12 INT_L_X8Y169/IMUX_L21 INT_L_X8Y169/IMUX_L35 INT_L_X8Y169/IMUX_L4 INT_L_X8Y169/IMUX_L43 INT_L_X8Y169/NN2END2 INT_L_X8Y169/NW2A1 INT_R_X7Y165/IMUX14 INT_R_X7Y165/SR1END2 INT_R_X7Y166/IMUX26 INT_R_X7Y166/SL1END1 INT_R_X7Y166/SR1BEG2 INT_R_X7Y167/EE2BEG1 INT_R_X7Y167/ER1BEG2 INT_R_X7Y167/LOGIC_OUTS9 INT_R_X7Y167/NE2BEG1 INT_R_X7Y167/SL1BEG1 INT_R_X7Y168/NE2A1 INT_R_X7Y169/BYP_ALT1 INT_R_X7Y169/BYP_BOUNCE1 INT_R_X7Y169/IMUX25 INT_R_X7Y169/IMUX35 INT_R_X7Y169/IMUX43 INT_R_X7Y169/NW2END1 INT_R_X9Y167/EE2END1 INT_R_X9Y167/WR1BEG2 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y167/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y167/INT_L.ER1END2->>FAN_ALT1 INT_L_X8Y167/INT_L.ER1END2->>IMUX_L13 INT_L_X8Y167/INT_L.ER1END2->>IMUX_L21 INT_L_X8Y167/INT_L.ER1END2->>IMUX_L22 INT_L_X8Y167/INT_L.ER1END2->>IMUX_L5 INT_L_X8Y167/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y167/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y167/INT_L.WR1END2->>NN2BEG2 INT_L_X8Y168/INT_L.NE2END1->>NW2BEG1 INT_L_X8Y169/INT_L.NN2END2->>IMUX_L12 INT_L_X8Y169/INT_L.NN2END2->>IMUX_L21 INT_L_X8Y169/INT_L.NN2END2->>IMUX_L35 INT_L_X8Y169/INT_L.NN2END2->>IMUX_L4 INT_L_X8Y169/INT_L.NN2END2->>IMUX_L43 INT_R_X7Y165/INT_R.SR1END2->>IMUX14 INT_R_X7Y166/INT_R.SL1END1->>IMUX26 INT_R_X7Y166/INT_R.SL1END1->>SR1BEG2 INT_R_X7Y167/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X7Y167/INT_R.LOGIC_OUTS9->>ER1BEG2 INT_R_X7Y167/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X7Y167/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X7Y169/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y169/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X7Y169/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X7Y169/INT_R.NW2END1->>BYP_ALT1 INT_R_X7Y169/INT_R.NW2END1->>IMUX25 INT_R_X9Y167/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

processor/control_unit_i/state[0] - 
wires: CLBLM_L_X10Y162/CLBLM_IMUX12 CLBLM_L_X10Y162/CLBLM_IMUX28 CLBLM_L_X10Y162/CLBLM_IMUX4 CLBLM_L_X10Y162/CLBLM_IMUX44 CLBLM_L_X10Y162/CLBLM_M_A6 CLBLM_L_X10Y162/CLBLM_M_B6 CLBLM_L_X10Y162/CLBLM_M_C4 CLBLM_L_X10Y162/CLBLM_M_D4 CLBLM_L_X10Y163/CLBLM_EE2A2 CLBLM_L_X10Y163/CLBLM_IMUX27 CLBLM_L_X10Y163/CLBLM_IMUX29 CLBLM_L_X10Y163/CLBLM_IMUX45 CLBLM_L_X10Y163/CLBLM_M_B4 CLBLM_L_X10Y163/CLBLM_M_C2 CLBLM_L_X10Y163/CLBLM_M_D2 CLBLM_L_X10Y164/CLBLM_IMUX29 CLBLM_L_X10Y164/CLBLM_IMUX7 CLBLM_L_X10Y164/CLBLM_M_A1 CLBLM_L_X10Y164/CLBLM_M_C2 CLBLM_L_X10Y169/CLBLM_WW2A1 CLBLM_L_X10Y172/CLBLM_ER1BEG2 CLBLM_L_X10Y172/CLBLM_IMUX12 CLBLM_L_X10Y172/CLBLM_IMUX2 CLBLM_L_X10Y172/CLBLM_IMUX45 CLBLM_L_X10Y172/CLBLM_M_A2 CLBLM_L_X10Y172/CLBLM_M_B6 CLBLM_L_X10Y172/CLBLM_M_D2 CLBLM_L_X10Y173/CLBLM_IMUX2 CLBLM_L_X10Y173/CLBLM_IMUX44 CLBLM_L_X10Y173/CLBLM_M_A2 CLBLM_L_X10Y173/CLBLM_M_D4 CLBLM_L_X10Y173/CLBLM_NE2A1 CLBLM_L_X10Y173/CLBLM_SE2A2 CLBLM_L_X8Y163/CLBLM_IMUX2 CLBLM_L_X8Y163/CLBLM_IMUX26 CLBLM_L_X8Y163/CLBLM_IMUX34 CLBLM_L_X8Y163/CLBLM_IMUX6 CLBLM_L_X8Y163/CLBLM_L_A1 CLBLM_L_X8Y163/CLBLM_L_B4 CLBLM_L_X8Y163/CLBLM_L_C6 CLBLM_L_X8Y163/CLBLM_M_A2 CLBLM_L_X8Y165/CLBLM_ER1BEG2 CLBLM_L_X8Y165/CLBLM_IMUX44 CLBLM_L_X8Y165/CLBLM_M_D4 CLBLM_L_X8Y167/CLBLM_IMUX42 CLBLM_L_X8Y167/CLBLM_L_D6 CLBLM_L_X8Y167/CLBLM_NE2A1 CLBLM_L_X8Y169/CLBLM_IMUX3 CLBLM_L_X8Y169/CLBLM_IMUX36 CLBLM_L_X8Y169/CLBLM_L_A2 CLBLM_L_X8Y169/CLBLM_L_D2 CLBLM_L_X8Y170/CLBLM_NE4BEG2 CLBLM_L_X8Y170/CLBLM_NW2A2 CLBLM_L_X8Y171/CLBLM_EL1BEG0 CLBLM_L_X8Y171/CLBLM_IMUX16 CLBLM_L_X8Y171/CLBLM_L_B3 CLBLM_L_X8Y172/CLBLM_EE2BEG1 CLBLM_L_X8Y173/CLBLM_IMUX11 CLBLM_L_X8Y173/CLBLM_IMUX26 CLBLM_L_X8Y173/CLBLM_IMUX3 CLBLM_L_X8Y173/CLBLM_L_A2 CLBLM_L_X8Y173/CLBLM_L_B4 CLBLM_L_X8Y173/CLBLM_M_A4 CLBLM_L_X8Y173/CLBLM_NE2A1 CLBLM_R_X7Y163/CLBLM_IMUX12 CLBLM_R_X7Y163/CLBLM_M_B6 CLBLM_R_X7Y165/CLBLM_ER1BEG2 CLBLM_R_X7Y165/CLBLM_IMUX23 CLBLM_R_X7Y165/CLBLM_IMUX39 CLBLM_R_X7Y165/CLBLM_L_C3 CLBLM_R_X7Y165/CLBLM_L_D3 CLBLM_R_X7Y166/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y166/CLBLM_L_BQ CLBLM_R_X7Y167/CLBLM_IMUX19 CLBLM_R_X7Y167/CLBLM_L_B2 CLBLM_R_X7Y167/CLBLM_NE2A1 CLBLM_R_X7Y169/CLBLM_IMUX34 CLBLM_R_X7Y169/CLBLM_L_C6 CLBLM_R_X7Y170/CLBLM_IMUX20 CLBLM_R_X7Y170/CLBLM_L_C2 CLBLM_R_X7Y170/CLBLM_NE4BEG2 CLBLM_R_X7Y170/CLBLM_NW2A2 CLBLM_R_X7Y171/CLBLM_EL1BEG0 CLBLM_R_X7Y171/CLBLM_IMUX20 CLBLM_R_X7Y171/CLBLM_IMUX42 CLBLM_R_X7Y171/CLBLM_IMUX47 CLBLM_R_X7Y171/CLBLM_L_C2 CLBLM_R_X7Y171/CLBLM_L_D6 CLBLM_R_X7Y171/CLBLM_M_D5 CLBLM_R_X7Y172/CLBLM_EE2BEG1 CLBLM_R_X7Y172/CLBLM_IMUX32 CLBLM_R_X7Y172/CLBLM_M_C1 CLBLM_R_X7Y173/CLBLM_IMUX0 CLBLM_R_X7Y173/CLBLM_L_A3 CLBLM_R_X7Y173/CLBLM_NE2A1 DSP_R_X9Y160/DSP_EE2A2_3 DSP_R_X9Y165/DSP_WW2A1_4 DSP_R_X9Y170/DSP_ER1BEG2_2 DSP_R_X9Y170/DSP_NE2A1_3 DSP_R_X9Y170/DSP_SE2A2_3 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X9Y169/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y172/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X9Y173/INT_INTERFACE_SE2A2 INT_L_X10Y162/IMUX_L12 INT_L_X10Y162/IMUX_L28 INT_L_X10Y162/IMUX_L4 INT_L_X10Y162/IMUX_L44 INT_L_X10Y162/SL1END2 INT_L_X10Y163/EE2END2 INT_L_X10Y163/FAN_ALT5 INT_L_X10Y163/FAN_BOUNCE5 INT_L_X10Y163/IMUX_L27 INT_L_X10Y163/IMUX_L29 INT_L_X10Y163/IMUX_L45 INT_L_X10Y163/NN6BEG2 INT_L_X10Y163/NR1BEG2 INT_L_X10Y163/SL1BEG2 INT_L_X10Y164/BYP_ALT3 INT_L_X10Y164/BYP_BOUNCE3 INT_L_X10Y164/IMUX_L29 INT_L_X10Y164/IMUX_L7 INT_L_X10Y164/NN6A2 INT_L_X10Y164/NR1END2 INT_L_X10Y165/BYP_BOUNCE_N3_3 INT_L_X10Y165/NN6B2 INT_L_X10Y166/NN6C2 INT_L_X10Y167/NN6D2 INT_L_X10Y168/NN6E2 INT_L_X10Y169/NN2BEG2 INT_L_X10Y169/NN6END2 INT_L_X10Y169/WW2BEG1 INT_L_X10Y170/NN2A2 INT_L_X10Y171/NN2END2 INT_L_X10Y171/NR1BEG2 INT_L_X10Y172/ER1END2 INT_L_X10Y172/FAN_ALT1 INT_L_X10Y172/FAN_BOUNCE1 INT_L_X10Y172/IMUX_L12 INT_L_X10Y172/IMUX_L2 INT_L_X10Y172/IMUX_L45 INT_L_X10Y172/NR1END2 INT_L_X10Y173/IMUX_L2 INT_L_X10Y173/IMUX_L44 INT_L_X10Y173/NE2END1 INT_L_X10Y173/SE2END2 INT_L_X8Y163/EE2BEG2 INT_L_X8Y163/FAN_ALT1 INT_L_X8Y163/FAN_BOUNCE1 INT_L_X8Y163/IMUX_L2 INT_L_X8Y163/IMUX_L26 INT_L_X8Y163/IMUX_L34 INT_L_X8Y163/IMUX_L6 INT_L_X8Y163/SS2END2 INT_L_X8Y164/SS2A2 INT_L_X8Y165/ER1END2 INT_L_X8Y165/IMUX_L44 INT_L_X8Y165/SS2BEG2 INT_L_X8Y167/IMUX_L42 INT_L_X8Y167/NE2END1 INT_L_X8Y169/IMUX_L3 INT_L_X8Y169/IMUX_L36 INT_L_X8Y169/NW2BEG2 INT_L_X8Y169/WW2END1 INT_L_X8Y170/EL1END_S3_0 INT_L_X8Y170/NE6A2 INT_L_X8Y170/NW2A2 INT_L_X8Y171/EL1END0 INT_L_X8Y171/IMUX_L16 INT_L_X8Y171/NE6B2 INT_L_X8Y172/EE2A1 INT_L_X8Y172/NE6C2 INT_L_X8Y173/IMUX_L11 INT_L_X8Y173/IMUX_L26 INT_L_X8Y173/IMUX_L3 INT_L_X8Y173/NE2END1 INT_L_X8Y173/NE6D2 INT_L_X8Y174/NE6E2 INT_R_X7Y163/IMUX12 INT_R_X7Y163/SS2END1 INT_R_X7Y164/SS2A1 INT_R_X7Y165/BYP_ALT5 INT_R_X7Y165/BYP_BOUNCE5 INT_R_X7Y165/ER1BEG2 INT_R_X7Y165/IMUX23 INT_R_X7Y165/IMUX39 INT_R_X7Y165/SL1END1 INT_R_X7Y165/SS2BEG1 INT_R_X7Y166/LOGIC_OUTS1 INT_R_X7Y166/NE2BEG1 INT_R_X7Y166/NN6BEG1 INT_R_X7Y166/NR1BEG1 INT_R_X7Y166/SL1BEG1 INT_R_X7Y167/IMUX19 INT_R_X7Y167/NE2A1 INT_R_X7Y167/NN2BEG1 INT_R_X7Y167/NN6A1 INT_R_X7Y167/NR1END1 INT_R_X7Y168/NN2A1 INT_R_X7Y168/NN6B1 INT_R_X7Y169/IMUX34 INT_R_X7Y169/NN2END1 INT_R_X7Y169/NN6C1 INT_R_X7Y170/IMUX20 INT_R_X7Y170/NE6BEG2 INT_R_X7Y170/NL1BEG1 INT_R_X7Y170/NN6D1 INT_R_X7Y170/NW2END2 INT_R_X7Y171/EL1BEG0 INT_R_X7Y171/IMUX20 INT_R_X7Y171/IMUX42 INT_R_X7Y171/IMUX47 INT_R_X7Y171/NL1BEG0 INT_R_X7Y171/NL1END1 INT_R_X7Y171/NL1END_S3_0 INT_R_X7Y171/NN6E1 INT_R_X7Y171/SR1END1 INT_R_X7Y172/EE2BEG1 INT_R_X7Y172/IMUX32 INT_R_X7Y172/NE2BEG1 INT_R_X7Y172/NL1END0 INT_R_X7Y172/NN6END1 INT_R_X7Y172/NR1BEG0 INT_R_X7Y172/SR1BEG1 INT_R_X7Y173/IMUX0 INT_R_X7Y173/NE2A1 INT_R_X7Y173/NR1END0 INT_R_X9Y163/EE2A2 INT_R_X9Y169/WW2A1 INT_R_X9Y172/EE2END1 INT_R_X9Y172/ER1BEG2 INT_R_X9Y172/NE2BEG1 INT_R_X9Y173/NE2A1 INT_R_X9Y173/SE2A2 INT_R_X9Y174/NE6END2 INT_R_X9Y174/SE2BEG2 VBRK_X29Y170/VBRK_EE2A2 VBRK_X29Y176/VBRK_WW2A1 VBRK_X29Y179/VBRK_ER1BEG2 VBRK_X29Y180/VBRK_NE2A1 VBRK_X29Y180/VBRK_SE2A2 
pips: CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y166/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X10Y162/INT_L.SL1END2->>IMUX_L12 INT_L_X10Y162/INT_L.SL1END2->>IMUX_L28 INT_L_X10Y162/INT_L.SL1END2->>IMUX_L4 INT_L_X10Y162/INT_L.SL1END2->>IMUX_L44 INT_L_X10Y163/INT_L.EE2END2->>FAN_ALT5 INT_L_X10Y163/INT_L.EE2END2->>IMUX_L29 INT_L_X10Y163/INT_L.EE2END2->>IMUX_L45 INT_L_X10Y163/INT_L.EE2END2->>NN6BEG2 INT_L_X10Y163/INT_L.EE2END2->>NR1BEG2 INT_L_X10Y163/INT_L.EE2END2->>SL1BEG2 INT_L_X10Y163/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y163/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X10Y164/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X10Y164/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X10Y164/INT_L.NR1END2->>BYP_ALT3 INT_L_X10Y164/INT_L.NR1END2->>IMUX_L29 INT_L_X10Y169/INT_L.NN6END2->>NN2BEG2 INT_L_X10Y169/INT_L.NN6END2->>WW2BEG1 INT_L_X10Y171/INT_L.NN2END2->>NR1BEG2 INT_L_X10Y172/INT_L.ER1END2->>FAN_ALT1 INT_L_X10Y172/INT_L.ER1END2->>IMUX_L45 INT_L_X10Y172/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y172/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X10Y172/INT_L.NR1END2->>IMUX_L12 INT_L_X10Y173/INT_L.NE2END1->>IMUX_L2 INT_L_X10Y173/INT_L.SE2END2->>IMUX_L44 INT_L_X8Y163/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y163/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X8Y163/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X8Y163/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X8Y163/INT_L.SS2END2->>EE2BEG2 INT_L_X8Y163/INT_L.SS2END2->>FAN_ALT1 INT_L_X8Y163/INT_L.SS2END2->>IMUX_L6 INT_L_X8Y165/INT_L.ER1END2->>IMUX_L44 INT_L_X8Y165/INT_L.ER1END2->>SS2BEG2 INT_L_X8Y167/INT_L.NE2END1->>IMUX_L42 INT_L_X8Y169/INT_L.WW2END1->>IMUX_L3 INT_L_X8Y169/INT_L.WW2END1->>IMUX_L36 INT_L_X8Y169/INT_L.WW2END1->>NW2BEG2 INT_L_X8Y171/INT_L.EL1END0->>IMUX_L16 INT_L_X8Y173/INT_L.NE2END1->>IMUX_L11 INT_L_X8Y173/INT_L.NE2END1->>IMUX_L26 INT_L_X8Y173/INT_L.NE2END1->>IMUX_L3 INT_R_X7Y163/INT_R.SS2END1->>IMUX12 INT_R_X7Y165/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y165/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X7Y165/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X7Y165/INT_R.SL1END1->>BYP_ALT5 INT_R_X7Y165/INT_R.SL1END1->>ER1BEG2 INT_R_X7Y165/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y166/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X7Y166/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X7Y166/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y166/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X7Y167/INT_R.NR1END1->>IMUX19 INT_R_X7Y167/INT_R.NR1END1->>NN2BEG1 INT_R_X7Y169/INT_R.NN2END1->>IMUX34 INT_R_X7Y170/INT_R.NW2END2->>IMUX20 INT_R_X7Y170/INT_R.NW2END2->>NE6BEG2 INT_R_X7Y170/INT_R.NW2END2->>NL1BEG1 INT_R_X7Y171/INT_R.NL1END1->>EL1BEG0 INT_R_X7Y171/INT_R.NL1END1->>IMUX42 INT_R_X7Y171/INT_R.NL1END1->>NL1BEG0 INT_R_X7Y171/INT_R.NL1END_S3_0->>IMUX47 INT_R_X7Y171/INT_R.SR1END1->>IMUX20 INT_R_X7Y172/INT_R.NL1END0->>IMUX32 INT_R_X7Y172/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y172/INT_R.NN6END1->>EE2BEG1 INT_R_X7Y172/INT_R.NN6END1->>NE2BEG1 INT_R_X7Y172/INT_R.NN6END1->>SR1BEG1 INT_R_X7Y173/INT_R.NR1END0->>IMUX0 INT_R_X9Y172/INT_R.EE2END1->>ER1BEG2 INT_R_X9Y172/INT_R.EE2END1->>NE2BEG1 INT_R_X9Y174/INT_R.NE6END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 38, 

processor/control_unit_i/state[2] - 
wires: CLBLM_L_X10Y162/CLBLM_IMUX11 CLBLM_L_X10Y162/CLBLM_IMUX18 CLBLM_L_X10Y162/CLBLM_IMUX35 CLBLM_L_X10Y162/CLBLM_IMUX43 CLBLM_L_X10Y162/CLBLM_M_A4 CLBLM_L_X10Y162/CLBLM_M_B2 CLBLM_L_X10Y162/CLBLM_M_C6 CLBLM_L_X10Y162/CLBLM_M_D6 CLBLM_L_X10Y163/CLBLM_EE2A1 CLBLM_L_X10Y163/CLBLM_IMUX18 CLBLM_L_X10Y163/CLBLM_IMUX35 CLBLM_L_X10Y163/CLBLM_IMUX43 CLBLM_L_X10Y163/CLBLM_M_B2 CLBLM_L_X10Y163/CLBLM_M_C6 CLBLM_L_X10Y163/CLBLM_M_D6 CLBLM_L_X10Y164/CLBLM_IMUX35 CLBLM_L_X10Y164/CLBLM_M_C6 CLBLM_L_X10Y169/CLBLM_EE2A1 CLBLM_L_X10Y169/CLBLM_IMUX2 CLBLM_L_X10Y169/CLBLM_M_A2 CLBLM_L_X10Y171/CLBLM_EE2A1 CLBLM_L_X10Y172/CLBLM_IMUX1 CLBLM_L_X10Y172/CLBLM_IMUX24 CLBLM_L_X10Y172/CLBLM_IMUX35 CLBLM_L_X10Y172/CLBLM_IMUX43 CLBLM_L_X10Y172/CLBLM_M_A3 CLBLM_L_X10Y172/CLBLM_M_B5 CLBLM_L_X10Y172/CLBLM_M_C6 CLBLM_L_X10Y172/CLBLM_M_D6 CLBLM_L_X10Y173/CLBLM_IMUX11 CLBLM_L_X10Y173/CLBLM_IMUX43 CLBLM_L_X10Y173/CLBLM_M_A4 CLBLM_L_X10Y173/CLBLM_M_D6 CLBLM_L_X8Y163/CLBLM_IMUX3 CLBLM_L_X8Y163/CLBLM_IMUX30 CLBLM_L_X8Y163/CLBLM_IMUX42 CLBLM_L_X8Y163/CLBLM_IMUX7 CLBLM_L_X8Y163/CLBLM_L_A2 CLBLM_L_X8Y163/CLBLM_L_C5 CLBLM_L_X8Y163/CLBLM_L_D6 CLBLM_L_X8Y163/CLBLM_M_A1 CLBLM_L_X8Y163/CLBLM_WL1END0 CLBLM_L_X8Y165/CLBLM_IMUX2 CLBLM_L_X8Y165/CLBLM_IMUX47 CLBLM_L_X8Y165/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y165/CLBLM_M_A2 CLBLM_L_X8Y165/CLBLM_M_BQ CLBLM_L_X8Y165/CLBLM_M_D5 CLBLM_L_X8Y165/CLBLM_WR1END2 CLBLM_L_X8Y166/CLBLM_EL1BEG3 CLBLM_L_X8Y166/CLBLM_NW2A1 CLBLM_L_X8Y167/CLBLM_IMUX41 CLBLM_L_X8Y167/CLBLM_L_D1 CLBLM_L_X8Y169/CLBLM_IMUX10 CLBLM_L_X8Y169/CLBLM_IMUX41 CLBLM_L_X8Y169/CLBLM_L_A4 CLBLM_L_X8Y169/CLBLM_L_D1 CLBLM_L_X8Y171/CLBLM_IMUX25 CLBLM_L_X8Y171/CLBLM_L_B5 CLBLM_L_X8Y171/CLBLM_WR1END2 CLBLM_L_X8Y173/CLBLM_IMUX10 CLBLM_L_X8Y173/CLBLM_IMUX19 CLBLM_L_X8Y173/CLBLM_IMUX2 CLBLM_L_X8Y173/CLBLM_IMUX33 CLBLM_L_X8Y173/CLBLM_IMUX41 CLBLM_L_X8Y173/CLBLM_L_A4 CLBLM_L_X8Y173/CLBLM_L_B2 CLBLM_L_X8Y173/CLBLM_L_C1 CLBLM_L_X8Y173/CLBLM_L_D1 CLBLM_L_X8Y173/CLBLM_M_A2 CLBLM_R_X7Y163/CLBLM_IMUX17 CLBLM_R_X7Y163/CLBLM_M_B3 CLBLM_R_X7Y163/CLBLM_WL1END0 CLBLM_R_X7Y165/CLBLM_IMUX21 CLBLM_R_X7Y165/CLBLM_IMUX36 CLBLM_R_X7Y165/CLBLM_L_C4 CLBLM_R_X7Y165/CLBLM_L_D2 CLBLM_R_X7Y165/CLBLM_WR1END2 CLBLM_R_X7Y166/CLBLM_EL1BEG3 CLBLM_R_X7Y166/CLBLM_IMUX23 CLBLM_R_X7Y166/CLBLM_L_C3 CLBLM_R_X7Y166/CLBLM_NW2A1 CLBLM_R_X7Y167/CLBLM_IMUX16 CLBLM_R_X7Y167/CLBLM_L_B3 CLBLM_R_X7Y169/CLBLM_IMUX21 CLBLM_R_X7Y169/CLBLM_L_C4 CLBLM_R_X7Y170/CLBLM_IMUX30 CLBLM_R_X7Y170/CLBLM_L_C5 CLBLM_R_X7Y171/CLBLM_IMUX21 CLBLM_R_X7Y171/CLBLM_IMUX36 CLBLM_R_X7Y171/CLBLM_IMUX44 CLBLM_R_X7Y171/CLBLM_L_C4 CLBLM_R_X7Y171/CLBLM_L_D2 CLBLM_R_X7Y171/CLBLM_M_D4 CLBLM_R_X7Y171/CLBLM_WR1END2 CLBLM_R_X7Y172/CLBLM_IMUX22 CLBLM_R_X7Y172/CLBLM_M_C3 CLBLM_R_X7Y173/CLBLM_IMUX5 CLBLM_R_X7Y173/CLBLM_L_A6 DSP_R_X9Y160/DSP_EE2A1_3 DSP_R_X9Y165/DSP_EE2A1_4 DSP_R_X9Y170/DSP_EE2A1_1 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X9Y169/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X9Y171/INT_INTERFACE_EE2A1 INT_L_X10Y162/IMUX_L11 INT_L_X10Y162/IMUX_L18 INT_L_X10Y162/IMUX_L35 INT_L_X10Y162/IMUX_L43 INT_L_X10Y162/SL1END1 INT_L_X10Y163/EE2END1 INT_L_X10Y163/IMUX_L18 INT_L_X10Y163/IMUX_L35 INT_L_X10Y163/IMUX_L43 INT_L_X10Y163/NR1BEG1 INT_L_X10Y163/SL1BEG1 INT_L_X10Y164/IMUX_L35 INT_L_X10Y164/NR1END1 INT_L_X10Y169/EE2END1 INT_L_X10Y169/IMUX_L2 INT_L_X10Y169/NN2BEG1 INT_L_X10Y170/NN2A1 INT_L_X10Y171/EE2END1 INT_L_X10Y171/NL1BEG0 INT_L_X10Y171/NL1END_S3_0 INT_L_X10Y171/NN2END1 INT_L_X10Y171/NR1BEG1 INT_L_X10Y172/GFAN0 INT_L_X10Y172/IMUX_L1 INT_L_X10Y172/IMUX_L24 INT_L_X10Y172/IMUX_L35 INT_L_X10Y172/IMUX_L43 INT_L_X10Y172/NL1END0 INT_L_X10Y172/NR1BEG1 INT_L_X10Y172/NR1END1 INT_L_X10Y173/IMUX_L11 INT_L_X10Y173/IMUX_L43 INT_L_X10Y173/NR1END1 INT_L_X8Y163/EE2BEG1 INT_L_X8Y163/IMUX_L3 INT_L_X8Y163/IMUX_L30 INT_L_X8Y163/IMUX_L42 INT_L_X8Y163/IMUX_L7 INT_L_X8Y163/SS2END1 INT_L_X8Y163/SS2END3 INT_L_X8Y163/WL1BEG0 INT_L_X8Y164/SS2A1 INT_L_X8Y164/SS2A3 INT_L_X8Y164/SS2END_N0_3 INT_L_X8Y165/IMUX_L2 INT_L_X8Y165/IMUX_L47 INT_L_X8Y165/LOGIC_OUTS_L5 INT_L_X8Y165/NN2BEG1 INT_L_X8Y165/NN6BEG1 INT_L_X8Y165/NW2BEG1 INT_L_X8Y165/SL1END3 INT_L_X8Y165/SS2BEG1 INT_L_X8Y165/SS2BEG3 INT_L_X8Y165/WR1BEG2 INT_L_X8Y166/EL1END3 INT_L_X8Y166/NN2A1 INT_L_X8Y166/NN6A1 INT_L_X8Y166/NW2A1 INT_L_X8Y166/SL1BEG3 INT_L_X8Y167/IMUX_L41 INT_L_X8Y167/NN2BEG1 INT_L_X8Y167/NN2END1 INT_L_X8Y167/NN6B1 INT_L_X8Y168/NN2A1 INT_L_X8Y168/NN6C1 INT_L_X8Y169/EE2BEG1 INT_L_X8Y169/IMUX_L10 INT_L_X8Y169/IMUX_L41 INT_L_X8Y169/NN2BEG1 INT_L_X8Y169/NN2END1 INT_L_X8Y169/NN6D1 INT_L_X8Y170/NN2A1 INT_L_X8Y170/NN6E1 INT_L_X8Y171/EE2BEG1 INT_L_X8Y171/IMUX_L25 INT_L_X8Y171/NN2BEG1 INT_L_X8Y171/NN2END1 INT_L_X8Y171/NN6END1 INT_L_X8Y171/WR1BEG2 INT_L_X8Y172/NN2A1 INT_L_X8Y173/IMUX_L10 INT_L_X8Y173/IMUX_L19 INT_L_X8Y173/IMUX_L2 INT_L_X8Y173/IMUX_L33 INT_L_X8Y173/IMUX_L41 INT_L_X8Y173/NN2END1 INT_R_X7Y163/IMUX17 INT_R_X7Y163/WL1END0 INT_R_X7Y165/IMUX21 INT_R_X7Y165/IMUX36 INT_R_X7Y165/WR1END2 INT_R_X7Y166/EL1BEG3 INT_R_X7Y166/IMUX23 INT_R_X7Y166/NL1BEG0 INT_R_X7Y166/NL1END_S3_0 INT_R_X7Y166/NW2END1 INT_R_X7Y167/EL1BEG_N3 INT_R_X7Y167/IMUX16 INT_R_X7Y167/NL1END0 INT_R_X7Y169/IMUX21 INT_R_X7Y169/SL1END2 INT_R_X7Y170/IMUX30 INT_R_X7Y170/SL1BEG2 INT_R_X7Y170/SR1END2 INT_R_X7Y171/IMUX21 INT_R_X7Y171/IMUX36 INT_R_X7Y171/IMUX44 INT_R_X7Y171/NN2BEG2 INT_R_X7Y171/SR1BEG2 INT_R_X7Y171/WR1END2 INT_R_X7Y172/IMUX22 INT_R_X7Y172/NN2A2 INT_R_X7Y172/SR1END2 INT_R_X7Y173/IMUX5 INT_R_X7Y173/NN2END2 INT_R_X7Y173/SR1BEG2 INT_R_X9Y163/EE2A1 INT_R_X9Y169/EE2A1 INT_R_X9Y171/EE2A1 VBRK_X29Y170/VBRK_EE2A1 VBRK_X29Y176/VBRK_EE2A1 VBRK_X29Y178/VBRK_EE2A1 
pips: CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y169/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y165/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y162/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y162/INT_L.SL1END1->>IMUX_L18 INT_L_X10Y162/INT_L.SL1END1->>IMUX_L35 INT_L_X10Y162/INT_L.SL1END1->>IMUX_L43 INT_L_X10Y163/INT_L.EE2END1->>IMUX_L18 INT_L_X10Y163/INT_L.EE2END1->>IMUX_L35 INT_L_X10Y163/INT_L.EE2END1->>IMUX_L43 INT_L_X10Y163/INT_L.EE2END1->>NR1BEG1 INT_L_X10Y163/INT_L.EE2END1->>SL1BEG1 INT_L_X10Y164/INT_L.NR1END1->>IMUX_L35 INT_L_X10Y169/INT_L.EE2END1->>IMUX_L2 INT_L_X10Y169/INT_L.EE2END1->>NN2BEG1 INT_L_X10Y171/INT_L.EE2END1->>NR1BEG1 INT_L_X10Y171/INT_L.NN2END1->>NL1BEG0 INT_L_X10Y172/INT_L.GFAN0->>IMUX_L1 INT_L_X10Y172/INT_L.NL1END0->>IMUX_L24 INT_L_X10Y172/INT_L.NR1END1->>GFAN0 INT_L_X10Y172/INT_L.NR1END1->>IMUX_L35 INT_L_X10Y172/INT_L.NR1END1->>IMUX_L43 INT_L_X10Y172/INT_L.NR1END1->>NR1BEG1 INT_L_X10Y173/INT_L.NR1END1->>IMUX_L11 INT_L_X10Y173/INT_L.NR1END1->>IMUX_L43 INT_L_X8Y163/INT_L.SS2END1->>EE2BEG1 INT_L_X8Y163/INT_L.SS2END1->>IMUX_L3 INT_L_X8Y163/INT_L.SS2END1->>IMUX_L42 INT_L_X8Y163/INT_L.SS2END1->>WL1BEG0 INT_L_X8Y163/INT_L.SS2END3->>IMUX_L30 INT_L_X8Y163/INT_L.SS2END3->>IMUX_L7 INT_L_X8Y165/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X8Y165/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X8Y165/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X8Y165/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X8Y165/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X8Y165/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_L_X8Y165/INT_L.SL1END3->>IMUX_L47 INT_L_X8Y165/INT_L.SL1END3->>SS2BEG3 INT_L_X8Y166/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y167/INT_L.NN2END1->>IMUX_L41 INT_L_X8Y167/INT_L.NN2END1->>NN2BEG1 INT_L_X8Y169/INT_L.NN2END1->>EE2BEG1 INT_L_X8Y169/INT_L.NN2END1->>IMUX_L10 INT_L_X8Y169/INT_L.NN2END1->>IMUX_L41 INT_L_X8Y169/INT_L.NN2END1->>NN2BEG1 INT_L_X8Y171/INT_L.NN2END1->>IMUX_L25 INT_L_X8Y171/INT_L.NN6END1->>EE2BEG1 INT_L_X8Y171/INT_L.NN6END1->>NN2BEG1 INT_L_X8Y171/INT_L.NN6END1->>WR1BEG2 INT_L_X8Y173/INT_L.NN2END1->>IMUX_L10 INT_L_X8Y173/INT_L.NN2END1->>IMUX_L19 INT_L_X8Y173/INT_L.NN2END1->>IMUX_L2 INT_L_X8Y173/INT_L.NN2END1->>IMUX_L33 INT_L_X8Y173/INT_L.NN2END1->>IMUX_L41 INT_R_X7Y163/INT_R.WL1END0->>IMUX17 INT_R_X7Y165/INT_R.WR1END2->>IMUX21 INT_R_X7Y165/INT_R.WR1END2->>IMUX36 INT_R_X7Y166/INT_R.NL1END_S3_0->>IMUX23 INT_R_X7Y166/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y167/INT_R.NL1END0->>EL1BEG_N3 INT_R_X7Y167/INT_R.NL1END0->>IMUX16 INT_R_X7Y169/INT_R.SL1END2->>IMUX21 INT_R_X7Y170/INT_R.SR1END2->>IMUX30 INT_R_X7Y170/INT_R.SR1END2->>SL1BEG2 INT_R_X7Y171/INT_R.WR1END2->>IMUX21 INT_R_X7Y171/INT_R.WR1END2->>IMUX36 INT_R_X7Y171/INT_R.WR1END2->>IMUX44 INT_R_X7Y171/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y171/INT_R.WR1END2->>SR1BEG2 INT_R_X7Y172/INT_R.SR1END2->>IMUX22 INT_R_X7Y173/INT_R.NN2END2->>IMUX5 INT_R_X7Y173/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 43, 

processor/control_unit_i/state[3] - 
wires: CLBLM_L_X10Y162/CLBLM_IMUX1 CLBLM_L_X10Y162/CLBLM_IMUX17 CLBLM_L_X10Y162/CLBLM_IMUX32 CLBLM_L_X10Y162/CLBLM_IMUX40 CLBLM_L_X10Y162/CLBLM_M_A3 CLBLM_L_X10Y162/CLBLM_M_B3 CLBLM_L_X10Y162/CLBLM_M_C1 CLBLM_L_X10Y162/CLBLM_M_D1 CLBLM_L_X10Y163/CLBLM_EE2A0 CLBLM_L_X10Y163/CLBLM_IMUX24 CLBLM_L_X10Y163/CLBLM_IMUX32 CLBLM_L_X10Y163/CLBLM_IMUX40 CLBLM_L_X10Y163/CLBLM_M_B5 CLBLM_L_X10Y163/CLBLM_M_C1 CLBLM_L_X10Y163/CLBLM_M_D1 CLBLM_L_X10Y164/CLBLM_IMUX17 CLBLM_L_X10Y164/CLBLM_IMUX32 CLBLM_L_X10Y164/CLBLM_M_B3 CLBLM_L_X10Y164/CLBLM_M_C1 CLBLM_L_X10Y169/CLBLM_EE2A3 CLBLM_L_X10Y169/CLBLM_IMUX7 CLBLM_L_X10Y169/CLBLM_M_A1 CLBLM_L_X10Y172/CLBLM_IMUX15 CLBLM_L_X10Y172/CLBLM_IMUX31 CLBLM_L_X10Y172/CLBLM_IMUX38 CLBLM_L_X10Y172/CLBLM_IMUX8 CLBLM_L_X10Y172/CLBLM_M_A5 CLBLM_L_X10Y172/CLBLM_M_B1 CLBLM_L_X10Y172/CLBLM_M_C5 CLBLM_L_X10Y172/CLBLM_M_D3 CLBLM_L_X10Y172/CLBLM_WR1END0 CLBLM_L_X10Y173/CLBLM_IMUX47 CLBLM_L_X10Y173/CLBLM_IMUX7 CLBLM_L_X10Y173/CLBLM_M_A1 CLBLM_L_X10Y173/CLBLM_M_D5 CLBLM_L_X8Y163/CLBLM_IMUX1 CLBLM_L_X8Y163/CLBLM_IMUX10 CLBLM_L_X8Y163/CLBLM_IMUX33 CLBLM_L_X8Y163/CLBLM_IMUX41 CLBLM_L_X8Y163/CLBLM_L_A4 CLBLM_L_X8Y163/CLBLM_L_C1 CLBLM_L_X8Y163/CLBLM_L_D1 CLBLM_L_X8Y163/CLBLM_M_A3 CLBLM_L_X8Y165/CLBLM_IMUX22 CLBLM_L_X8Y165/CLBLM_IMUX45 CLBLM_L_X8Y165/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y165/CLBLM_M_AQ CLBLM_L_X8Y165/CLBLM_M_C3 CLBLM_L_X8Y165/CLBLM_M_D2 CLBLM_L_X8Y165/CLBLM_WR1END1 CLBLM_L_X8Y166/CLBLM_NW2A3 CLBLM_L_X8Y167/CLBLM_IMUX37 CLBLM_L_X8Y167/CLBLM_L_D4 CLBLM_L_X8Y169/CLBLM_IMUX14 CLBLM_L_X8Y169/CLBLM_IMUX6 CLBLM_L_X8Y169/CLBLM_L_A1 CLBLM_L_X8Y169/CLBLM_L_B1 CLBLM_L_X8Y169/CLBLM_NW2A3 CLBLM_L_X8Y170/CLBLM_NW2A3 CLBLM_L_X8Y171/CLBLM_IMUX13 CLBLM_L_X8Y171/CLBLM_L_B6 CLBLM_L_X8Y171/CLBLM_WR1END1 CLBLM_L_X8Y173/CLBLM_IMUX21 CLBLM_L_X8Y173/CLBLM_IMUX25 CLBLM_L_X8Y173/CLBLM_IMUX37 CLBLM_L_X8Y173/CLBLM_IMUX5 CLBLM_L_X8Y173/CLBLM_IMUX7 CLBLM_L_X8Y173/CLBLM_L_A6 CLBLM_L_X8Y173/CLBLM_L_B5 CLBLM_L_X8Y173/CLBLM_L_C4 CLBLM_L_X8Y173/CLBLM_L_D4 CLBLM_L_X8Y173/CLBLM_M_A1 CLBLM_R_X7Y163/CLBLM_IMUX27 CLBLM_R_X7Y163/CLBLM_M_B4 CLBLM_R_X7Y165/CLBLM_IMUX34 CLBLM_R_X7Y165/CLBLM_IMUX41 CLBLM_R_X7Y165/CLBLM_L_C6 CLBLM_R_X7Y165/CLBLM_L_D1 CLBLM_R_X7Y165/CLBLM_WR1END1 CLBLM_R_X7Y166/CLBLM_IMUX30 CLBLM_R_X7Y166/CLBLM_L_C5 CLBLM_R_X7Y166/CLBLM_NW2A3 CLBLM_R_X7Y167/CLBLM_IMUX26 CLBLM_R_X7Y167/CLBLM_L_B4 CLBLM_R_X7Y169/CLBLM_IMUX30 CLBLM_R_X7Y169/CLBLM_L_C5 CLBLM_R_X7Y169/CLBLM_NW2A3 CLBLM_R_X7Y170/CLBLM_IMUX21 CLBLM_R_X7Y170/CLBLM_L_C4 CLBLM_R_X7Y170/CLBLM_NW2A3 CLBLM_R_X7Y171/CLBLM_IMUX34 CLBLM_R_X7Y171/CLBLM_IMUX37 CLBLM_R_X7Y171/CLBLM_IMUX45 CLBLM_R_X7Y171/CLBLM_L_C6 CLBLM_R_X7Y171/CLBLM_L_D4 CLBLM_R_X7Y171/CLBLM_M_D2 CLBLM_R_X7Y171/CLBLM_WR1END1 CLBLM_R_X7Y172/CLBLM_IMUX35 CLBLM_R_X7Y172/CLBLM_M_C6 CLBLM_R_X7Y173/CLBLM_IMUX10 CLBLM_R_X7Y173/CLBLM_L_A4 DSP_R_X9Y160/DSP_EE2A0_3 DSP_R_X9Y165/DSP_EE2A3_4 DSP_R_X9Y170/DSP_WR1END0_2 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X9Y169/INT_INTERFACE_EE2A3 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WR1END0 INT_L_X10Y162/IMUX_L1 INT_L_X10Y162/IMUX_L17 INT_L_X10Y162/IMUX_L32 INT_L_X10Y162/IMUX_L40 INT_L_X10Y162/SL1END0 INT_L_X10Y163/EE2END0 INT_L_X10Y163/IMUX_L24 INT_L_X10Y163/IMUX_L32 INT_L_X10Y163/IMUX_L40 INT_L_X10Y163/NR1BEG0 INT_L_X10Y163/SL1BEG0 INT_L_X10Y164/IMUX_L17 INT_L_X10Y164/IMUX_L32 INT_L_X10Y164/NR1END0 INT_L_X10Y169/EE2END3 INT_L_X10Y169/IMUX_L7 INT_L_X10Y169/NN2BEG3 INT_L_X10Y170/NN2A3 INT_L_X10Y171/BYP_ALT6 INT_L_X10Y171/BYP_BOUNCE6 INT_L_X10Y171/NN2BEG3 INT_L_X10Y171/NN2END3 INT_L_X10Y171/NR1BEG3 INT_L_X10Y171/WR1BEG_S0 INT_L_X10Y172/BYP_BOUNCE_N3_6 INT_L_X10Y172/IMUX_L15 INT_L_X10Y172/IMUX_L31 INT_L_X10Y172/IMUX_L38 INT_L_X10Y172/IMUX_L8 INT_L_X10Y172/NN2A3 INT_L_X10Y172/NR1END3 INT_L_X10Y172/WR1BEG0 INT_L_X10Y173/BYP_ALT3 INT_L_X10Y173/BYP_BOUNCE3 INT_L_X10Y173/IMUX_L47 INT_L_X10Y173/IMUX_L7 INT_L_X10Y173/NN2END3 INT_L_X10Y174/BYP_BOUNCE_N3_3 INT_L_X8Y163/EE2BEG0 INT_L_X8Y163/IMUX_L1 INT_L_X8Y163/IMUX_L10 INT_L_X8Y163/IMUX_L33 INT_L_X8Y163/IMUX_L41 INT_L_X8Y163/SS2END0 INT_L_X8Y164/SS2A0 INT_L_X8Y165/IMUX_L22 INT_L_X8Y165/IMUX_L45 INT_L_X8Y165/LOGIC_OUTS_L4 INT_L_X8Y165/NL1BEG_N3 INT_L_X8Y165/NN2BEG3 INT_L_X8Y165/NN6BEG0 INT_L_X8Y165/NW2BEG3 INT_L_X8Y165/SS2BEG0 INT_L_X8Y165/WR1BEG1 INT_L_X8Y166/NN2A3 INT_L_X8Y166/NN6A0 INT_L_X8Y166/NW2A3 INT_L_X8Y167/IMUX_L37 INT_L_X8Y167/NN2BEG3 INT_L_X8Y167/NN2END3 INT_L_X8Y167/NN6B0 INT_L_X8Y167/NR1BEG3 INT_L_X8Y168/NN2A3 INT_L_X8Y168/NN6C0 INT_L_X8Y168/NR1END3 INT_L_X8Y168/NW2BEG3 INT_L_X8Y169/EE2BEG3 INT_L_X8Y169/IMUX_L14 INT_L_X8Y169/IMUX_L6 INT_L_X8Y169/NN2END3 INT_L_X8Y169/NN6D0 INT_L_X8Y169/NW2A3 INT_L_X8Y169/NW2BEG3 INT_L_X8Y170/NN6E0 INT_L_X8Y170/NN6END_S1_0 INT_L_X8Y170/NW2A3 INT_L_X8Y171/IMUX_L13 INT_L_X8Y171/NE2BEG0 INT_L_X8Y171/NN2BEG3 INT_L_X8Y171/NN6END0 INT_L_X8Y171/WL1END2 INT_L_X8Y171/WR1BEG1 INT_L_X8Y172/NE2A0 INT_L_X8Y172/NN2A3 INT_L_X8Y172/NW2END_S0_0 INT_L_X8Y173/FAN_ALT5 INT_L_X8Y173/FAN_BOUNCE5 INT_L_X8Y173/IMUX_L21 INT_L_X8Y173/IMUX_L25 INT_L_X8Y173/IMUX_L37 INT_L_X8Y173/IMUX_L5 INT_L_X8Y173/IMUX_L7 INT_L_X8Y173/NL1BEG_N3 INT_L_X8Y173/NN2END3 INT_L_X8Y173/NW2END0 INT_R_X7Y163/IMUX27 INT_R_X7Y163/SL1END1 INT_R_X7Y164/SL1BEG1 INT_R_X7Y164/SR1END1 INT_R_X7Y165/IMUX34 INT_R_X7Y165/IMUX41 INT_R_X7Y165/NN2BEG1 INT_R_X7Y165/SR1BEG1 INT_R_X7Y165/WR1END1 INT_R_X7Y166/IMUX30 INT_R_X7Y166/NN2A1 INT_R_X7Y166/NW2END3 INT_R_X7Y167/IMUX26 INT_R_X7Y167/NN2END1 INT_R_X7Y169/IMUX30 INT_R_X7Y169/NL1BEG2 INT_R_X7Y169/NW2END3 INT_R_X7Y170/IMUX21 INT_R_X7Y170/NL1END2 INT_R_X7Y170/NR1BEG2 INT_R_X7Y170/NW2END3 INT_R_X7Y171/IMUX34 INT_R_X7Y171/IMUX37 INT_R_X7Y171/IMUX45 INT_R_X7Y171/NN2BEG1 INT_R_X7Y171/NR1END2 INT_R_X7Y171/WR1END1 INT_R_X7Y172/IMUX35 INT_R_X7Y172/NN2A1 INT_R_X7Y172/SR1END1 INT_R_X7Y173/IMUX10 INT_R_X7Y173/NN2END1 INT_R_X7Y173/SR1BEG1 INT_R_X9Y163/EE2A0 INT_R_X9Y169/EE2A3 INT_R_X9Y171/NE2END_S3_0 INT_R_X9Y171/WL1BEG2 INT_R_X9Y171/WR1END_S1_0 INT_R_X9Y172/NE2END0 INT_R_X9Y172/NW2BEG0 INT_R_X9Y172/WR1END0 INT_R_X9Y173/NW2A0 VBRK_X29Y170/VBRK_EE2A0 VBRK_X29Y176/VBRK_EE2A3 VBRK_X29Y179/VBRK_WR1END0 
pips: CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y169/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y165/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X10Y162/INT_L.SL1END0->>IMUX_L1 INT_L_X10Y162/INT_L.SL1END0->>IMUX_L17 INT_L_X10Y162/INT_L.SL1END0->>IMUX_L32 INT_L_X10Y162/INT_L.SL1END0->>IMUX_L40 INT_L_X10Y163/INT_L.EE2END0->>IMUX_L24 INT_L_X10Y163/INT_L.EE2END0->>IMUX_L32 INT_L_X10Y163/INT_L.EE2END0->>IMUX_L40 INT_L_X10Y163/INT_L.EE2END0->>NR1BEG0 INT_L_X10Y163/INT_L.EE2END0->>SL1BEG0 INT_L_X10Y164/INT_L.NR1END0->>IMUX_L17 INT_L_X10Y164/INT_L.NR1END0->>IMUX_L32 INT_L_X10Y169/INT_L.EE2END3->>IMUX_L7 INT_L_X10Y169/INT_L.EE2END3->>NN2BEG3 INT_L_X10Y171/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X10Y171/INT_L.NN2END3->>BYP_ALT6 INT_L_X10Y171/INT_L.NN2END3->>NN2BEG3 INT_L_X10Y171/INT_L.NN2END3->>NR1BEG3 INT_L_X10Y171/INT_L.NN2END3->>WR1BEG_S0 INT_L_X10Y172/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X10Y172/INT_L.NR1END3->>IMUX_L15 INT_L_X10Y172/INT_L.NR1END3->>IMUX_L31 INT_L_X10Y172/INT_L.NR1END3->>IMUX_L38 INT_L_X10Y173/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X10Y173/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X10Y173/INT_L.NN2END3->>BYP_ALT3 INT_L_X10Y173/INT_L.NN2END3->>IMUX_L7 INT_L_X8Y163/INT_L.SS2END0->>EE2BEG0 INT_L_X8Y163/INT_L.SS2END0->>IMUX_L1 INT_L_X8Y163/INT_L.SS2END0->>IMUX_L10 INT_L_X8Y163/INT_L.SS2END0->>IMUX_L33 INT_L_X8Y163/INT_L.SS2END0->>IMUX_L41 INT_L_X8Y165/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y165/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X8Y165/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X8Y165/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X8Y165/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y165/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X8Y165/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X8Y165/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y167/INT_L.NN2END3->>IMUX_L37 INT_L_X8Y167/INT_L.NN2END3->>NN2BEG3 INT_L_X8Y167/INT_L.NN2END3->>NR1BEG3 INT_L_X8Y168/INT_L.NR1END3->>NW2BEG3 INT_L_X8Y169/INT_L.NN2END3->>EE2BEG3 INT_L_X8Y169/INT_L.NN2END3->>IMUX_L14 INT_L_X8Y169/INT_L.NN2END3->>IMUX_L6 INT_L_X8Y169/INT_L.NN2END3->>NW2BEG3 INT_L_X8Y171/INT_L.NN6END0->>NE2BEG0 INT_L_X8Y171/INT_L.NN6END0->>WR1BEG1 INT_L_X8Y171/INT_L.WL1END2->>IMUX_L13 INT_L_X8Y171/INT_L.WL1END2->>NN2BEG3 INT_L_X8Y173/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y173/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X8Y173/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y173/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X8Y173/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X8Y173/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X8Y173/INT_L.NN2END3->>IMUX_L7 INT_L_X8Y173/INT_L.NW2END0->>NL1BEG_N3 INT_R_X7Y163/INT_R.SL1END1->>IMUX27 INT_R_X7Y164/INT_R.SR1END1->>SL1BEG1 INT_R_X7Y165/INT_R.WR1END1->>IMUX34 INT_R_X7Y165/INT_R.WR1END1->>IMUX41 INT_R_X7Y165/INT_R.WR1END1->>NN2BEG1 INT_R_X7Y165/INT_R.WR1END1->>SR1BEG1 INT_R_X7Y166/INT_R.NW2END3->>IMUX30 INT_R_X7Y167/INT_R.NN2END1->>IMUX26 INT_R_X7Y169/INT_R.NW2END3->>IMUX30 INT_R_X7Y169/INT_R.NW2END3->>NL1BEG2 INT_R_X7Y170/INT_R.NL1END2->>NR1BEG2 INT_R_X7Y170/INT_R.NW2END3->>IMUX21 INT_R_X7Y171/INT_R.NR1END2->>IMUX37 INT_R_X7Y171/INT_R.NR1END2->>IMUX45 INT_R_X7Y171/INT_R.WR1END1->>IMUX34 INT_R_X7Y171/INT_R.WR1END1->>NN2BEG1 INT_R_X7Y172/INT_R.SR1END1->>IMUX35 INT_R_X7Y173/INT_R.NN2END1->>IMUX10 INT_R_X7Y173/INT_R.NN2END1->>SR1BEG1 INT_R_X9Y171/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X9Y172/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 44, 

processor/control_unit_i/state[4] - 
wires: CLBLM_L_X10Y162/CLBLM_IMUX15 CLBLM_L_X10Y162/CLBLM_IMUX2 CLBLM_L_X10Y162/CLBLM_IMUX31 CLBLM_L_X10Y162/CLBLM_IMUX47 CLBLM_L_X10Y162/CLBLM_M_A2 CLBLM_L_X10Y162/CLBLM_M_B1 CLBLM_L_X10Y162/CLBLM_M_C5 CLBLM_L_X10Y162/CLBLM_M_D5 CLBLM_L_X10Y162/CLBLM_SE2A3 CLBLM_L_X10Y163/CLBLM_EL1BEG2 CLBLM_L_X10Y163/CLBLM_IMUX12 CLBLM_L_X10Y163/CLBLM_IMUX28 CLBLM_L_X10Y163/CLBLM_IMUX44 CLBLM_L_X10Y163/CLBLM_M_B6 CLBLM_L_X10Y163/CLBLM_M_C4 CLBLM_L_X10Y163/CLBLM_M_D4 CLBLM_L_X10Y164/CLBLM_ER1BEG0 CLBLM_L_X10Y164/CLBLM_IMUX1 CLBLM_L_X10Y164/CLBLM_IMUX18 CLBLM_L_X10Y164/CLBLM_M_A3 CLBLM_L_X10Y164/CLBLM_M_B2 CLBLM_L_X10Y169/CLBLM_IMUX11 CLBLM_L_X10Y169/CLBLM_M_A4 CLBLM_L_X10Y170/CLBLM_NE4C1 CLBLM_L_X10Y170/CLBLM_WR1END2 CLBLM_L_X10Y172/CLBLM_IMUX18 CLBLM_L_X10Y172/CLBLM_IMUX22 CLBLM_L_X10Y172/CLBLM_IMUX4 CLBLM_L_X10Y172/CLBLM_IMUX44 CLBLM_L_X10Y172/CLBLM_M_A6 CLBLM_L_X10Y172/CLBLM_M_B2 CLBLM_L_X10Y172/CLBLM_M_C3 CLBLM_L_X10Y172/CLBLM_M_D4 CLBLM_L_X10Y173/CLBLM_EL1BEG0 CLBLM_L_X10Y173/CLBLM_IMUX1 CLBLM_L_X10Y173/CLBLM_IMUX40 CLBLM_L_X10Y173/CLBLM_M_A3 CLBLM_L_X10Y173/CLBLM_M_D1 CLBLM_L_X10Y173/CLBLM_NW2A1 CLBLM_L_X8Y163/CLBLM_IMUX13 CLBLM_L_X8Y163/CLBLM_IMUX21 CLBLM_L_X8Y163/CLBLM_IMUX4 CLBLM_L_X8Y163/CLBLM_IMUX9 CLBLM_L_X8Y163/CLBLM_L_A5 CLBLM_L_X8Y163/CLBLM_L_B6 CLBLM_L_X8Y163/CLBLM_L_C4 CLBLM_L_X8Y163/CLBLM_M_A6 CLBLM_L_X8Y163/CLBLM_SE2A2 CLBLM_L_X8Y165/CLBLM_IMUX11 CLBLM_L_X8Y165/CLBLM_IMUX43 CLBLM_L_X8Y165/CLBLM_M_A4 CLBLM_L_X8Y165/CLBLM_M_D6 CLBLM_L_X8Y166/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y166/CLBLM_M_BQ CLBLM_L_X8Y166/CLBLM_WL1END0 CLBLM_L_X8Y167/CLBLM_EL1BEG3 CLBLM_L_X8Y167/CLBLM_IMUX46 CLBLM_L_X8Y167/CLBLM_L_D5 CLBLM_L_X8Y167/CLBLM_NW2A1 CLBLM_L_X8Y167/CLBLM_WR1END2 CLBLM_L_X8Y169/CLBLM_IMUX39 CLBLM_L_X8Y169/CLBLM_L_D3 CLBLM_L_X8Y170/CLBLM_NE2A0 CLBLM_L_X8Y170/CLBLM_WR1END1 CLBLM_L_X8Y171/CLBLM_IMUX19 CLBLM_L_X8Y171/CLBLM_L_B2 CLBLM_L_X8Y173/CLBLM_EL1BEG0 CLBLM_L_X8Y173/CLBLM_IMUX13 CLBLM_L_X8Y173/CLBLM_IMUX20 CLBLM_L_X8Y173/CLBLM_IMUX36 CLBLM_L_X8Y173/CLBLM_IMUX4 CLBLM_L_X8Y173/CLBLM_IMUX9 CLBLM_L_X8Y173/CLBLM_L_A5 CLBLM_L_X8Y173/CLBLM_L_B6 CLBLM_L_X8Y173/CLBLM_L_C2 CLBLM_L_X8Y173/CLBLM_L_D2 CLBLM_L_X8Y173/CLBLM_M_A6 CLBLM_R_X7Y163/CLBLM_IMUX15 CLBLM_R_X7Y163/CLBLM_M_B1 CLBLM_R_X7Y163/CLBLM_SE2A2 CLBLM_R_X7Y165/CLBLM_IMUX20 CLBLM_R_X7Y165/CLBLM_L_C2 CLBLM_R_X7Y166/CLBLM_IMUX33 CLBLM_R_X7Y166/CLBLM_L_C1 CLBLM_R_X7Y166/CLBLM_WL1END0 CLBLM_R_X7Y167/CLBLM_EL1BEG3 CLBLM_R_X7Y167/CLBLM_IMUX13 CLBLM_R_X7Y167/CLBLM_L_B6 CLBLM_R_X7Y167/CLBLM_NW2A1 CLBLM_R_X7Y167/CLBLM_WR1END2 CLBLM_R_X7Y169/CLBLM_IMUX33 CLBLM_R_X7Y169/CLBLM_L_C1 CLBLM_R_X7Y170/CLBLM_IMUX34 CLBLM_R_X7Y170/CLBLM_L_C6 CLBLM_R_X7Y170/CLBLM_NE2A0 CLBLM_R_X7Y170/CLBLM_WR1END1 CLBLM_R_X7Y171/CLBLM_IMUX30 CLBLM_R_X7Y171/CLBLM_IMUX38 CLBLM_R_X7Y171/CLBLM_IMUX46 CLBLM_R_X7Y171/CLBLM_L_C5 CLBLM_R_X7Y171/CLBLM_L_D5 CLBLM_R_X7Y171/CLBLM_M_D3 CLBLM_R_X7Y172/CLBLM_IMUX31 CLBLM_R_X7Y172/CLBLM_M_C5 CLBLM_R_X7Y173/CLBLM_EL1BEG0 CLBLM_R_X7Y173/CLBLM_IMUX3 CLBLM_R_X7Y173/CLBLM_L_A2 DSP_R_X9Y160/DSP_EL1BEG2_3 DSP_R_X9Y160/DSP_ER1BEG0_4 DSP_R_X9Y160/DSP_SE2A3_2 DSP_R_X9Y170/DSP_EL1BEG0_3 DSP_R_X9Y170/DSP_NE4C1_0 DSP_R_X9Y170/DSP_NW2A1_3 DSP_R_X9Y170/DSP_WR1END2_0 INT_INTERFACE_R_X9Y162/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X9Y164/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X9Y170/INT_INTERFACE_NE4C1 INT_INTERFACE_R_X9Y170/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y173/INT_INTERFACE_NW2A1 INT_L_X10Y162/IMUX_L15 INT_L_X10Y162/IMUX_L2 INT_L_X10Y162/IMUX_L31 INT_L_X10Y162/IMUX_L47 INT_L_X10Y162/SE2END3 INT_L_X10Y162/SS2END0 INT_L_X10Y163/EL1END2 INT_L_X10Y163/IMUX_L12 INT_L_X10Y163/IMUX_L28 INT_L_X10Y163/IMUX_L44 INT_L_X10Y163/SS2A0 INT_L_X10Y164/ER1END0 INT_L_X10Y164/IMUX_L1 INT_L_X10Y164/IMUX_L18 INT_L_X10Y164/SS2BEG0 INT_L_X10Y169/IMUX_L11 INT_L_X10Y169/SL1END1 INT_L_X10Y170/NE6END1 INT_L_X10Y170/NN2BEG1 INT_L_X10Y170/SL1BEG1 INT_L_X10Y170/WR1BEG2 INT_L_X10Y171/NN2A1 INT_L_X10Y172/BYP_ALT4 INT_L_X10Y172/BYP_BOUNCE4 INT_L_X10Y172/EL1END_S3_0 INT_L_X10Y172/IMUX_L18 INT_L_X10Y172/IMUX_L22 INT_L_X10Y172/IMUX_L4 INT_L_X10Y172/IMUX_L44 INT_L_X10Y172/NN2END1 INT_L_X10Y172/NW2BEG1 INT_L_X10Y173/EL1END0 INT_L_X10Y173/IMUX_L1 INT_L_X10Y173/IMUX_L40 INT_L_X10Y173/NW2A1 INT_L_X8Y163/ER1BEG3 INT_L_X8Y163/FAN_ALT5 INT_L_X8Y163/FAN_BOUNCE5 INT_L_X8Y163/IMUX_L13 INT_L_X8Y163/IMUX_L21 INT_L_X8Y163/IMUX_L4 INT_L_X8Y163/IMUX_L9 INT_L_X8Y163/SE2END2 INT_L_X8Y165/IMUX_L11 INT_L_X8Y165/IMUX_L43 INT_L_X8Y165/SL1END1 INT_L_X8Y166/LOGIC_OUTS_L5 INT_L_X8Y166/NE6BEG1 INT_L_X8Y166/NR1BEG1 INT_L_X8Y166/NW2BEG1 INT_L_X8Y166/SL1BEG1 INT_L_X8Y166/WL1BEG0 INT_L_X8Y167/EL1END3 INT_L_X8Y167/IMUX_L46 INT_L_X8Y167/NR1END1 INT_L_X8Y167/NW2A1 INT_L_X8Y167/WR1BEG2 INT_L_X8Y169/IMUX_L39 INT_L_X8Y169/NE2END_S3_0 INT_L_X8Y170/NE2END0 INT_L_X8Y170/WR1BEG1 INT_L_X8Y171/IMUX_L19 INT_L_X8Y171/NW2END2 INT_L_X8Y172/EL1END_S3_0 INT_L_X8Y173/EL1END0 INT_L_X8Y173/IMUX_L13 INT_L_X8Y173/IMUX_L20 INT_L_X8Y173/IMUX_L36 INT_L_X8Y173/IMUX_L4 INT_L_X8Y173/IMUX_L9 INT_L_X8Y173/WR1END2 INT_R_X7Y163/IMUX15 INT_R_X7Y163/SE2A2 INT_R_X7Y163/SR1END3 INT_R_X7Y164/SE2BEG2 INT_R_X7Y164/SR1BEG3 INT_R_X7Y164/SR1END2 INT_R_X7Y164/SR1END_N3_3 INT_R_X7Y165/IMUX20 INT_R_X7Y165/SR1BEG2 INT_R_X7Y165/SR1END1 INT_R_X7Y166/IMUX33 INT_R_X7Y166/SR1BEG1 INT_R_X7Y166/WL1END0 INT_R_X7Y167/EL1BEG3 INT_R_X7Y167/IMUX13 INT_R_X7Y167/NL1BEG0 INT_R_X7Y167/NL1END_S3_0 INT_R_X7Y167/NN6BEG1 INT_R_X7Y167/NW2END1 INT_R_X7Y167/WR1END2 INT_R_X7Y168/EL1BEG_N3 INT_R_X7Y168/NL1END0 INT_R_X7Y168/NN6A1 INT_R_X7Y168/NR1BEG0 INT_R_X7Y169/IMUX33 INT_R_X7Y169/NE2BEG0 INT_R_X7Y169/NN2BEG0 INT_R_X7Y169/NN6B1 INT_R_X7Y169/NR1END0 INT_R_X7Y170/IMUX34 INT_R_X7Y170/NE2A0 INT_R_X7Y170/NN2A0 INT_R_X7Y170/NN2END_S2_0 INT_R_X7Y170/NN6C1 INT_R_X7Y170/WR1END1 INT_R_X7Y171/IMUX30 INT_R_X7Y171/IMUX38 INT_R_X7Y171/IMUX46 INT_R_X7Y171/NL1BEG_N3 INT_R_X7Y171/NN2END0 INT_R_X7Y171/NN6D1 INT_R_X7Y171/NR1BEG3 INT_R_X7Y172/IMUX31 INT_R_X7Y172/NL1BEG2 INT_R_X7Y172/NN6E1 INT_R_X7Y172/NR1END3 INT_R_X7Y173/EL1BEG0 INT_R_X7Y173/IMUX3 INT_R_X7Y173/NL1END2 INT_R_X7Y173/NN6END1 INT_R_X9Y162/SE2A3 INT_R_X9Y163/EL1BEG2 INT_R_X9Y163/ER1BEG_S0 INT_R_X9Y163/ER1END3 INT_R_X9Y163/SE2BEG3 INT_R_X9Y164/ER1BEG0 INT_R_X9Y164/ER1END_N3_3 INT_R_X9Y166/NE6A1 INT_R_X9Y167/NE6B1 INT_R_X9Y168/NE6C1 INT_R_X9Y169/NE6D1 INT_R_X9Y170/NE6E1 INT_R_X9Y170/NW2BEG2 INT_R_X9Y170/WR1END2 INT_R_X9Y171/NW2A2 INT_R_X9Y173/EL1BEG0 INT_R_X9Y173/NW2END1 INT_R_X9Y173/WR1BEG2 VBRK_X29Y169/VBRK_SE2A3 VBRK_X29Y170/VBRK_EL1BEG2 VBRK_X29Y171/VBRK_ER1BEG0 VBRK_X29Y177/VBRK_NE4C1 VBRK_X29Y177/VBRK_WR1END2 VBRK_X29Y180/VBRK_EL1BEG0 VBRK_X29Y180/VBRK_NW2A1 
pips: CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y169/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y166/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y162/INT_L.SE2END3->>IMUX_L15 INT_L_X10Y162/INT_L.SE2END3->>IMUX_L31 INT_L_X10Y162/INT_L.SE2END3->>IMUX_L47 INT_L_X10Y162/INT_L.SS2END0->>IMUX_L2 INT_L_X10Y163/INT_L.EL1END2->>IMUX_L12 INT_L_X10Y163/INT_L.EL1END2->>IMUX_L28 INT_L_X10Y163/INT_L.EL1END2->>IMUX_L44 INT_L_X10Y164/INT_L.ER1END0->>IMUX_L1 INT_L_X10Y164/INT_L.ER1END0->>IMUX_L18 INT_L_X10Y164/INT_L.ER1END0->>SS2BEG0 INT_L_X10Y169/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y170/INT_L.NE6END1->>NN2BEG1 INT_L_X10Y170/INT_L.NE6END1->>SL1BEG1 INT_L_X10Y170/INT_L.NE6END1->>WR1BEG2 INT_L_X10Y172/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y172/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X10Y172/INT_L.BYP_BOUNCE4->>IMUX_L4 INT_L_X10Y172/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X10Y172/INT_L.NN2END1->>BYP_ALT4 INT_L_X10Y172/INT_L.NN2END1->>IMUX_L18 INT_L_X10Y172/INT_L.NN2END1->>NW2BEG1 INT_L_X10Y173/INT_L.EL1END0->>IMUX_L1 INT_L_X10Y173/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y163/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y163/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X8Y163/INT_L.SE2END2->>ER1BEG3 INT_L_X8Y163/INT_L.SE2END2->>FAN_ALT5 INT_L_X8Y163/INT_L.SE2END2->>IMUX_L13 INT_L_X8Y163/INT_L.SE2END2->>IMUX_L21 INT_L_X8Y163/INT_L.SE2END2->>IMUX_L4 INT_L_X8Y165/INT_L.SL1END1->>IMUX_L11 INT_L_X8Y165/INT_L.SL1END1->>IMUX_L43 INT_L_X8Y166/INT_L.LOGIC_OUTS_L5->>NE6BEG1 INT_L_X8Y166/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X8Y166/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X8Y166/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X8Y166/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X8Y167/INT_L.EL1END3->>IMUX_L46 INT_L_X8Y167/INT_L.NR1END1->>WR1BEG2 INT_L_X8Y169/INT_L.NE2END_S3_0->>IMUX_L39 INT_L_X8Y170/INT_L.NE2END0->>WR1BEG1 INT_L_X8Y171/INT_L.NW2END2->>IMUX_L19 INT_L_X8Y173/INT_L.EL1END0->>IMUX_L9 INT_L_X8Y173/INT_L.WR1END2->>IMUX_L13 INT_L_X8Y173/INT_L.WR1END2->>IMUX_L20 INT_L_X8Y173/INT_L.WR1END2->>IMUX_L36 INT_L_X8Y173/INT_L.WR1END2->>IMUX_L4 INT_R_X7Y163/INT_R.SR1END3->>IMUX15 INT_R_X7Y164/INT_R.SR1END2->>SE2BEG2 INT_R_X7Y164/INT_R.SR1END2->>SR1BEG3 INT_R_X7Y165/INT_R.SR1END1->>IMUX20 INT_R_X7Y165/INT_R.SR1END1->>SR1BEG2 INT_R_X7Y166/INT_R.WL1END0->>IMUX33 INT_R_X7Y166/INT_R.WL1END0->>SR1BEG1 INT_R_X7Y167/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y167/INT_R.NW2END1->>NN6BEG1 INT_R_X7Y167/INT_R.WR1END2->>IMUX13 INT_R_X7Y168/INT_R.NL1END0->>EL1BEG_N3 INT_R_X7Y168/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y169/INT_R.NR1END0->>IMUX33 INT_R_X7Y169/INT_R.NR1END0->>NE2BEG0 INT_R_X7Y169/INT_R.NR1END0->>NN2BEG0 INT_R_X7Y170/INT_R.WR1END1->>IMUX34 INT_R_X7Y171/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y171/INT_R.NL1BEG_N3->>IMUX38 INT_R_X7Y171/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y171/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y171/INT_R.NN2END0->>NL1BEG_N3 INT_R_X7Y172/INT_R.NR1END3->>IMUX31 INT_R_X7Y172/INT_R.NR1END3->>NL1BEG2 INT_R_X7Y173/INT_R.NL1END2->>IMUX3 INT_R_X7Y173/INT_R.NN6END1->>EL1BEG0 INT_R_X9Y163/INT_R.ER1END3->>EL1BEG2 INT_R_X9Y163/INT_R.ER1END3->>ER1BEG_S0 INT_R_X9Y163/INT_R.ER1END3->>SE2BEG3 INT_R_X9Y170/INT_R.WR1END2->>NW2BEG2 INT_R_X9Y173/INT_R.NW2END1->>EL1BEG0 INT_R_X9Y173/INT_R.NW2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 42, 

processor/control_unit_i/state[1] - 
wires: CLBLM_L_X10Y162/CLBLM_EL1BEG3 CLBLM_L_X10Y162/CLBLM_IMUX22 CLBLM_L_X10Y162/CLBLM_IMUX24 CLBLM_L_X10Y162/CLBLM_IMUX38 CLBLM_L_X10Y162/CLBLM_IMUX8 CLBLM_L_X10Y162/CLBLM_M_A5 CLBLM_L_X10Y162/CLBLM_M_B5 CLBLM_L_X10Y162/CLBLM_M_C3 CLBLM_L_X10Y162/CLBLM_M_D3 CLBLM_L_X10Y162/CLBLM_SE2A0 CLBLM_L_X10Y163/CLBLM_IMUX15 CLBLM_L_X10Y163/CLBLM_IMUX31 CLBLM_L_X10Y163/CLBLM_IMUX38 CLBLM_L_X10Y163/CLBLM_M_B1 CLBLM_L_X10Y163/CLBLM_M_C5 CLBLM_L_X10Y163/CLBLM_M_D3 CLBLM_L_X10Y164/CLBLM_IMUX24 CLBLM_L_X10Y164/CLBLM_M_B5 CLBLM_L_X10Y164/CLBLM_NE2A0 CLBLM_L_X10Y168/CLBLM_EE2A0 CLBLM_L_X10Y169/CLBLM_IMUX8 CLBLM_L_X10Y169/CLBLM_M_A5 CLBLM_L_X10Y172/CLBLM_ER1BEG1 CLBLM_L_X10Y172/CLBLM_IMUX11 CLBLM_L_X10Y172/CLBLM_IMUX27 CLBLM_L_X10Y172/CLBLM_IMUX32 CLBLM_L_X10Y172/CLBLM_IMUX47 CLBLM_L_X10Y172/CLBLM_M_A4 CLBLM_L_X10Y172/CLBLM_M_B4 CLBLM_L_X10Y172/CLBLM_M_C1 CLBLM_L_X10Y172/CLBLM_M_D5 CLBLM_L_X10Y173/CLBLM_EL1BEG3 CLBLM_L_X10Y173/CLBLM_IMUX38 CLBLM_L_X10Y173/CLBLM_IMUX8 CLBLM_L_X10Y173/CLBLM_M_A5 CLBLM_L_X10Y173/CLBLM_M_D3 CLBLM_L_X10Y173/CLBLM_NE2A0 CLBLM_L_X10Y174/CLBLM_NW2A0 CLBLM_L_X8Y163/CLBLM_ER1BEG1 CLBLM_L_X8Y163/CLBLM_IMUX11 CLBLM_L_X8Y163/CLBLM_IMUX19 CLBLM_L_X8Y163/CLBLM_IMUX20 CLBLM_L_X8Y163/CLBLM_IMUX5 CLBLM_L_X8Y163/CLBLM_L_A6 CLBLM_L_X8Y163/CLBLM_L_B2 CLBLM_L_X8Y163/CLBLM_L_C2 CLBLM_L_X8Y163/CLBLM_M_A4 CLBLM_L_X8Y165/CLBLM_IMUX24 CLBLM_L_X8Y165/CLBLM_IMUX32 CLBLM_L_X8Y165/CLBLM_IMUX40 CLBLM_L_X8Y165/CLBLM_IMUX8 CLBLM_L_X8Y165/CLBLM_M_A5 CLBLM_L_X8Y165/CLBLM_M_B5 CLBLM_L_X8Y165/CLBLM_M_C1 CLBLM_L_X8Y165/CLBLM_M_D1 CLBLM_L_X8Y165/CLBLM_SE2A0 CLBLM_L_X8Y166/CLBLM_ER1BEG1 CLBLM_L_X8Y166/CLBLM_IMUX27 CLBLM_L_X8Y166/CLBLM_M_B4 CLBLM_L_X8Y167/CLBLM_IMUX39 CLBLM_L_X8Y167/CLBLM_L_D3 CLBLM_L_X8Y168/CLBLM_NE2A0 CLBLM_L_X8Y169/CLBLM_ER1BEG2 CLBLM_L_X8Y169/CLBLM_IMUX37 CLBLM_L_X8Y169/CLBLM_L_D4 CLBLM_L_X8Y171/CLBLM_EL1BEG3 CLBLM_L_X8Y171/CLBLM_IMUX14 CLBLM_L_X8Y171/CLBLM_L_B1 CLBLM_L_X8Y173/CLBLM_EL1BEG3 CLBLM_L_X8Y173/CLBLM_IMUX16 CLBLM_L_X8Y173/CLBLM_IMUX30 CLBLM_L_X8Y173/CLBLM_IMUX42 CLBLM_L_X8Y173/CLBLM_IMUX6 CLBLM_L_X8Y173/CLBLM_IMUX8 CLBLM_L_X8Y173/CLBLM_L_A1 CLBLM_L_X8Y173/CLBLM_L_B3 CLBLM_L_X8Y173/CLBLM_L_C5 CLBLM_L_X8Y173/CLBLM_L_D6 CLBLM_L_X8Y173/CLBLM_M_A5 CLBLM_L_X8Y173/CLBLM_NE2A0 CLBLM_R_X7Y163/CLBLM_ER1BEG1 CLBLM_R_X7Y163/CLBLM_IMUX18 CLBLM_R_X7Y163/CLBLM_M_B2 CLBLM_R_X7Y165/CLBLM_IMUX33 CLBLM_R_X7Y165/CLBLM_IMUX37 CLBLM_R_X7Y165/CLBLM_IMUX9 CLBLM_R_X7Y165/CLBLM_L_A5 CLBLM_R_X7Y165/CLBLM_L_C1 CLBLM_R_X7Y165/CLBLM_L_D4 CLBLM_R_X7Y165/CLBLM_SE2A0 CLBLM_R_X7Y166/CLBLM_ER1BEG1 CLBLM_R_X7Y166/CLBLM_IMUX20 CLBLM_R_X7Y166/CLBLM_IMUX36 CLBLM_R_X7Y166/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y166/CLBLM_L_AQ CLBLM_R_X7Y166/CLBLM_L_C2 CLBLM_R_X7Y166/CLBLM_L_D2 CLBLM_R_X7Y167/CLBLM_IMUX25 CLBLM_R_X7Y167/CLBLM_L_B5 CLBLM_R_X7Y168/CLBLM_NE2A0 CLBLM_R_X7Y169/CLBLM_ER1BEG2 CLBLM_R_X7Y169/CLBLM_IMUX20 CLBLM_R_X7Y169/CLBLM_L_C2 CLBLM_R_X7Y170/CLBLM_IMUX33 CLBLM_R_X7Y170/CLBLM_L_C1 CLBLM_R_X7Y171/CLBLM_EL1BEG3 CLBLM_R_X7Y171/CLBLM_IMUX33 CLBLM_R_X7Y171/CLBLM_IMUX40 CLBLM_R_X7Y171/CLBLM_IMUX41 CLBLM_R_X7Y171/CLBLM_L_C1 CLBLM_R_X7Y171/CLBLM_L_D1 CLBLM_R_X7Y171/CLBLM_M_D1 CLBLM_R_X7Y172/CLBLM_IMUX29 CLBLM_R_X7Y172/CLBLM_M_C2 CLBLM_R_X7Y173/CLBLM_EL1BEG3 CLBLM_R_X7Y173/CLBLM_IMUX9 CLBLM_R_X7Y173/CLBLM_L_A5 CLBLM_R_X7Y173/CLBLM_NE2A0 DSP_R_X9Y160/DSP_EL1BEG3_2 DSP_R_X9Y160/DSP_NE2A0_4 DSP_R_X9Y160/DSP_SE2A0_2 DSP_R_X9Y165/DSP_EE2A0_3 DSP_R_X9Y170/DSP_EL1BEG3_3 DSP_R_X9Y170/DSP_ER1BEG1_2 DSP_R_X9Y170/DSP_NE2A0_3 DSP_R_X9Y170/DSP_NW2A0_4 INT_INTERFACE_R_X9Y162/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X9Y162/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y164/INT_INTERFACE_NE2A0 INT_INTERFACE_R_X9Y168/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X9Y172/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_NE2A0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NW2A0 INT_L_X10Y162/EL1END3 INT_L_X10Y162/IMUX_L22 INT_L_X10Y162/IMUX_L24 INT_L_X10Y162/IMUX_L38 INT_L_X10Y162/IMUX_L8 INT_L_X10Y162/NR1BEG3 INT_L_X10Y162/SE2END0 INT_L_X10Y163/IMUX_L15 INT_L_X10Y163/IMUX_L31 INT_L_X10Y163/IMUX_L38 INT_L_X10Y163/NE2END_S3_0 INT_L_X10Y163/NR1END3 INT_L_X10Y164/IMUX_L24 INT_L_X10Y164/NE2END0 INT_L_X10Y168/EE2END0 INT_L_X10Y168/NR1BEG0 INT_L_X10Y169/IMUX_L8 INT_L_X10Y169/NR1END0 INT_L_X10Y172/ER1END1 INT_L_X10Y172/FAN_ALT7 INT_L_X10Y172/FAN_BOUNCE7 INT_L_X10Y172/IMUX_L11 INT_L_X10Y172/IMUX_L27 INT_L_X10Y172/IMUX_L32 INT_L_X10Y172/IMUX_L47 INT_L_X10Y172/NE2END_S3_0 INT_L_X10Y173/EL1END3 INT_L_X10Y173/IMUX_L38 INT_L_X10Y173/IMUX_L8 INT_L_X10Y173/NE2END0 INT_L_X10Y173/NW2BEG0 INT_L_X10Y174/NW2A0 INT_L_X8Y163/BYP_ALT5 INT_L_X8Y163/BYP_BOUNCE5 INT_L_X8Y163/EL1BEG0 INT_L_X8Y163/ER1END1 INT_L_X8Y163/IMUX_L11 INT_L_X8Y163/IMUX_L19 INT_L_X8Y163/IMUX_L20 INT_L_X8Y163/IMUX_L5 INT_L_X8Y165/IMUX_L24 INT_L_X8Y165/IMUX_L32 INT_L_X8Y165/IMUX_L40 INT_L_X8Y165/IMUX_L8 INT_L_X8Y165/SE2END0 INT_L_X8Y166/ER1END1 INT_L_X8Y166/IMUX_L27 INT_L_X8Y167/IMUX_L39 INT_L_X8Y167/NE2END_S3_0 INT_L_X8Y168/EE2BEG0 INT_L_X8Y168/NE2END0 INT_L_X8Y169/ER1END2 INT_L_X8Y169/IMUX_L37 INT_L_X8Y171/EL1END3 INT_L_X8Y171/ER1BEG_S0 INT_L_X8Y171/IMUX_L14 INT_L_X8Y172/ER1BEG0 INT_L_X8Y172/NE2END_S3_0 INT_L_X8Y173/EL1END3 INT_L_X8Y173/FAN_ALT1 INT_L_X8Y173/FAN_BOUNCE1 INT_L_X8Y173/IMUX_L16 INT_L_X8Y173/IMUX_L30 INT_L_X8Y173/IMUX_L42 INT_L_X8Y173/IMUX_L6 INT_L_X8Y173/IMUX_L8 INT_L_X8Y173/NE2END0 INT_R_X7Y163/ER1BEG1 INT_R_X7Y163/IMUX18 INT_R_X7Y163/SS2END0 INT_R_X7Y164/SS2A0 INT_R_X7Y165/BYP_ALT1 INT_R_X7Y165/BYP_BOUNCE1 INT_R_X7Y165/IMUX33 INT_R_X7Y165/IMUX37 INT_R_X7Y165/IMUX9 INT_R_X7Y165/SE2A0 INT_R_X7Y165/SL1END0 INT_R_X7Y165/SS2BEG0 INT_R_X7Y166/BYP_ALT0 INT_R_X7Y166/BYP_BOUNCE0 INT_R_X7Y166/ER1BEG1 INT_R_X7Y166/IMUX20 INT_R_X7Y166/IMUX36 INT_R_X7Y166/LOGIC_OUTS0 INT_R_X7Y166/NN6BEG0 INT_R_X7Y166/NR1BEG0 INT_R_X7Y166/SE2BEG0 INT_R_X7Y166/SL1BEG0 INT_R_X7Y167/IMUX25 INT_R_X7Y167/NE2BEG0 INT_R_X7Y167/NN6A0 INT_R_X7Y167/NR1END0 INT_R_X7Y168/NE2A0 INT_R_X7Y168/NN6B0 INT_R_X7Y169/ER1BEG2 INT_R_X7Y169/IMUX20 INT_R_X7Y169/NN6C0 INT_R_X7Y169/SR1END1 INT_R_X7Y170/IMUX33 INT_R_X7Y170/NN6D0 INT_R_X7Y170/SL1END0 INT_R_X7Y170/SR1BEG1 INT_R_X7Y171/EL1BEG3 INT_R_X7Y171/IMUX33 INT_R_X7Y171/IMUX40 INT_R_X7Y171/IMUX41 INT_R_X7Y171/NN6E0 INT_R_X7Y171/NN6END_S1_0 INT_R_X7Y171/SL1BEG0 INT_R_X7Y171/SS2END0 INT_R_X7Y172/EL1BEG_N3 INT_R_X7Y172/IMUX29 INT_R_X7Y172/NE2BEG0 INT_R_X7Y172/NL1BEG_N3 INT_R_X7Y172/NN2BEG0 INT_R_X7Y172/NN6END0 INT_R_X7Y172/SS2A0 INT_R_X7Y173/EL1BEG3 INT_R_X7Y173/IMUX9 INT_R_X7Y173/NE2A0 INT_R_X7Y173/NN2A0 INT_R_X7Y173/NN2END_S2_0 INT_R_X7Y173/SR1BEG_S0 INT_R_X7Y173/SS2BEG0 INT_R_X7Y174/EL1BEG_N3 INT_R_X7Y174/NN2END0 INT_R_X9Y162/EL1BEG3 INT_R_X9Y162/EL1END_S3_0 INT_R_X9Y162/SE2A0 INT_R_X9Y163/EL1BEG_N3 INT_R_X9Y163/EL1END0 INT_R_X9Y163/NE2BEG0 INT_R_X9Y163/SE2BEG0 INT_R_X9Y164/NE2A0 INT_R_X9Y168/EE2A0 INT_R_X9Y172/ER1BEG1 INT_R_X9Y172/ER1END0 INT_R_X9Y172/NE2BEG0 INT_R_X9Y173/EL1BEG3 INT_R_X9Y173/NE2A0 INT_R_X9Y173/NW2END_S0_0 INT_R_X9Y174/EL1BEG_N3 INT_R_X9Y174/NW2END0 VBRK_X29Y169/VBRK_EL1BEG3 VBRK_X29Y169/VBRK_SE2A0 VBRK_X29Y171/VBRK_NE2A0 VBRK_X29Y175/VBRK_EE2A0 VBRK_X29Y179/VBRK_ER1BEG1 VBRK_X29Y180/VBRK_EL1BEG3 VBRK_X29Y180/VBRK_NE2A0 VBRK_X29Y181/VBRK_NW2A0 
pips: CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y162/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y169/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y166/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y167/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y162/INT_L.EL1END3->>IMUX_L22 INT_L_X10Y162/INT_L.EL1END3->>IMUX_L38 INT_L_X10Y162/INT_L.EL1END3->>NR1BEG3 INT_L_X10Y162/INT_L.SE2END0->>IMUX_L24 INT_L_X10Y162/INT_L.SE2END0->>IMUX_L8 INT_L_X10Y163/INT_L.NR1END3->>IMUX_L15 INT_L_X10Y163/INT_L.NR1END3->>IMUX_L31 INT_L_X10Y163/INT_L.NR1END3->>IMUX_L38 INT_L_X10Y164/INT_L.NE2END0->>IMUX_L24 INT_L_X10Y168/INT_L.EE2END0->>NR1BEG0 INT_L_X10Y169/INT_L.NR1END0->>IMUX_L8 INT_L_X10Y172/INT_L.ER1END1->>FAN_ALT7 INT_L_X10Y172/INT_L.ER1END1->>IMUX_L11 INT_L_X10Y172/INT_L.ER1END1->>IMUX_L27 INT_L_X10Y172/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y172/INT_L.FAN_BOUNCE7->>IMUX_L32 INT_L_X10Y172/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X10Y173/INT_L.EL1END3->>IMUX_L38 INT_L_X10Y173/INT_L.NE2END0->>IMUX_L8 INT_L_X10Y173/INT_L.NE2END0->>NW2BEG0 INT_L_X8Y163/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y163/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X8Y163/INT_L.ER1END1->>BYP_ALT5 INT_L_X8Y163/INT_L.ER1END1->>EL1BEG0 INT_L_X8Y163/INT_L.ER1END1->>IMUX_L11 INT_L_X8Y163/INT_L.ER1END1->>IMUX_L19 INT_L_X8Y163/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y165/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y165/INT_L.SE2END0->>IMUX_L32 INT_L_X8Y165/INT_L.SE2END0->>IMUX_L40 INT_L_X8Y165/INT_L.SE2END0->>IMUX_L8 INT_L_X8Y166/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y167/INT_L.NE2END_S3_0->>IMUX_L39 INT_L_X8Y168/INT_L.NE2END0->>EE2BEG0 INT_L_X8Y169/INT_L.ER1END2->>IMUX_L37 INT_L_X8Y171/INT_L.EL1END3->>ER1BEG_S0 INT_L_X8Y171/INT_L.EL1END3->>IMUX_L14 INT_L_X8Y173/INT_L.EL1END3->>FAN_ALT1 INT_L_X8Y173/INT_L.EL1END3->>IMUX_L30 INT_L_X8Y173/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y173/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y173/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X8Y173/INT_L.NE2END0->>IMUX_L16 INT_L_X8Y173/INT_L.NE2END0->>IMUX_L8 INT_R_X7Y163/INT_R.SS2END0->>ER1BEG1 INT_R_X7Y163/INT_R.SS2END0->>IMUX18 INT_R_X7Y165/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y165/INT_R.BYP_BOUNCE1->>IMUX37 INT_R_X7Y165/INT_R.SL1END0->>BYP_ALT1 INT_R_X7Y165/INT_R.SL1END0->>IMUX33 INT_R_X7Y165/INT_R.SL1END0->>IMUX9 INT_R_X7Y165/INT_R.SL1END0->>SS2BEG0 INT_R_X7Y166/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y166/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y166/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X7Y166/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X7Y166/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y166/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X7Y166/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y166/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X7Y166/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y167/INT_R.NR1END0->>IMUX25 INT_R_X7Y167/INT_R.NR1END0->>NE2BEG0 INT_R_X7Y169/INT_R.SR1END1->>ER1BEG2 INT_R_X7Y169/INT_R.SR1END1->>IMUX20 INT_R_X7Y170/INT_R.SL1END0->>IMUX33 INT_R_X7Y170/INT_R.SL1END0->>SR1BEG1 INT_R_X7Y171/INT_R.SS2END0->>IMUX33 INT_R_X7Y171/INT_R.SS2END0->>IMUX40 INT_R_X7Y171/INT_R.SS2END0->>IMUX41 INT_R_X7Y171/INT_R.SS2END0->>SL1BEG0 INT_R_X7Y172/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y172/INT_R.NN6END0->>EL1BEG_N3 INT_R_X7Y172/INT_R.NN6END0->>NE2BEG0 INT_R_X7Y172/INT_R.NN6END0->>NL1BEG_N3 INT_R_X7Y172/INT_R.NN6END0->>NN2BEG0 INT_R_X7Y173/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X7Y173/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y173/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X7Y174/INT_R.NN2END0->>EL1BEG_N3 INT_R_X9Y163/INT_R.EL1END0->>EL1BEG_N3 INT_R_X9Y163/INT_R.EL1END0->>NE2BEG0 INT_R_X9Y163/INT_R.EL1END0->>SE2BEG0 INT_R_X9Y172/INT_R.ER1END0->>ER1BEG1 INT_R_X9Y172/INT_R.ER1END0->>NE2BEG0 INT_R_X9Y174/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 47, 

FSM_sequential_state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y166/CLBLM_IMUX9 CLBLM_R_X7Y166/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y166/CLBLM_L_A5 CLBLM_R_X7Y166/CLBLM_L_C CLBLM_R_X7Y166/CLBLM_L_CMUX INT_R_X7Y166/IMUX9 INT_R_X7Y166/LOGIC_OUTS18 
pips: CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y166/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X7Y166/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y166/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y165/CLBLM_IMUX6 CLBLM_R_X7Y165/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y165/CLBLM_L_A1 CLBLM_R_X7Y165/CLBLM_L_D CLBLM_R_X7Y166/CLBLM_IMUX3 CLBLM_R_X7Y166/CLBLM_L_A2 INT_R_X7Y165/IMUX6 INT_R_X7Y165/LOGIC_OUTS11 INT_R_X7Y165/NL1BEG2 INT_R_X7Y166/IMUX3 INT_R_X7Y166/NL1END2 
pips: CLBLM_R_X7Y165/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y165/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X7Y165/INT_R.LOGIC_OUTS11->>IMUX6 INT_R_X7Y165/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X7Y166/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_state[1]_i_4_n_0 - 
wires: CLBLM_R_X7Y166/CLBLM_IMUX6 CLBLM_R_X7Y166/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y166/CLBLM_L_A1 CLBLM_R_X7Y166/CLBLM_L_D INT_R_X7Y166/IMUX6 INT_R_X7Y166/LOGIC_OUTS11 
pips: CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y166/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y166/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/control_unit_i/_n_0 - 
wires: CLBLM_L_X8Y167/CLBLM_ER1BEG1 CLBLM_L_X8Y167/CLBLM_IMUX27 CLBLM_L_X8Y167/CLBLM_IMUX35 CLBLM_L_X8Y167/CLBLM_M_B4 CLBLM_L_X8Y167/CLBLM_M_C6 CLBLM_R_X7Y166/CLBLM_IMUX21 CLBLM_R_X7Y166/CLBLM_L_C4 CLBLM_R_X7Y167/CLBLM_ER1BEG1 CLBLM_R_X7Y167/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y167/CLBLM_L_A INT_L_X8Y167/ER1END1 INT_L_X8Y167/IMUX_L27 INT_L_X8Y167/IMUX_L35 INT_R_X7Y166/BYP_ALT1 INT_R_X7Y166/BYP_BOUNCE1 INT_R_X7Y166/IMUX21 INT_R_X7Y166/SL1END0 INT_R_X7Y167/ER1BEG1 INT_R_X7Y167/LOGIC_OUTS8 INT_R_X7Y167/SL1BEG0 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y167/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y167/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y167/INT_L.ER1END1->>IMUX_L35 INT_R_X7Y166/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y166/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X7Y166/INT_R.SL1END0->>BYP_ALT1 INT_R_X7Y167/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X7Y167/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_state[1]_i_5_n_0 - 
wires: CLBLM_L_X8Y166/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y166/CLBLM_M_A CLBLM_L_X8Y166/CLBLM_WR1END1 CLBLM_R_X7Y166/CLBLM_IMUX34 CLBLM_R_X7Y166/CLBLM_L_C6 CLBLM_R_X7Y166/CLBLM_WR1END1 INT_L_X8Y166/LOGIC_OUTS_L12 INT_L_X8Y166/WR1BEG1 INT_R_X7Y166/IMUX34 INT_R_X7Y166/WR1END1 
pips: CLBLM_L_X8Y166/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y166/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y166/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y166/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[4]_i_4_n_0 - 
wires: CLBLM_L_X8Y165/CLBLM_IMUX15 CLBLM_L_X8Y165/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y165/CLBLM_M_B1 CLBLM_L_X8Y165/CLBLM_M_D CLBLM_L_X8Y166/CLBLM_IMUX15 CLBLM_L_X8Y166/CLBLM_M_B1 INT_L_X8Y165/IMUX_L15 INT_L_X8Y165/LOGIC_OUTS_L15 INT_L_X8Y165/NR1BEG3 INT_L_X8Y166/IMUX_L15 INT_L_X8Y166/NR1END3 
pips: CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y165/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X8Y165/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X8Y165/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y166/INT_L.NR1END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_state[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[3]_i_2_n_0 - 
wires: CLBLM_L_X8Y165/CLBLM_ER1BEG3 CLBLM_L_X8Y165/CLBLM_IMUX7 CLBLM_L_X8Y165/CLBLM_M_A1 CLBLM_R_X7Y165/CLBLM_ER1BEG3 CLBLM_R_X7Y165/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y165/CLBLM_L_A CLBLM_R_X7Y165/CLBLM_L_AMUX INT_L_X8Y165/ER1END3 INT_L_X8Y165/IMUX_L7 INT_L_X8Y166/ER1END_N3_3 INT_R_X7Y165/ER1BEG3 INT_R_X7Y165/LOGIC_OUTS16 
pips: CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y165/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X7Y165/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y165/INT_L.ER1END3->>IMUX_L7 INT_R_X7Y165/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[3]_i_3_n_0 - 
wires: CLBLM_L_X8Y165/CLBLM_IMUX38 CLBLM_L_X8Y165/CLBLM_IMUX4 CLBLM_L_X8Y165/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y165/CLBLM_M_A6 CLBLM_L_X8Y165/CLBLM_M_C CLBLM_L_X8Y165/CLBLM_M_D3 INT_L_X8Y165/BYP_ALT2 INT_L_X8Y165/BYP_BOUNCE2 INT_L_X8Y165/IMUX_L38 INT_L_X8Y165/IMUX_L4 INT_L_X8Y165/LOGIC_OUTS_L14 INT_L_X8Y166/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y165/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y165/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y165/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y165/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X8Y165/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 INT_L_X8Y165/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_state[4]_i_1_n_0 - 
wires: CLBLM_L_X8Y165/CLBLM_FAN7 CLBLM_L_X8Y165/CLBLM_M_CE CLBLM_L_X8Y166/CLBLM_FAN7 CLBLM_L_X8Y166/CLBLM_M_CE CLBLM_L_X8Y166/CLBLM_NE2A2 CLBLM_R_X7Y165/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y165/CLBLM_L_C CLBLM_R_X7Y166/CLBLM_FAN6 CLBLM_R_X7Y166/CLBLM_L_CE CLBLM_R_X7Y166/CLBLM_NE2A2 INT_L_X6Y166/EL1BEG1 INT_L_X6Y166/NW2END2 INT_L_X8Y165/FAN_ALT7 INT_L_X8Y165/FAN_L7 INT_L_X8Y165/SE2A2 INT_L_X8Y165/WL1END1 INT_L_X8Y166/FAN_ALT7 INT_L_X8Y166/FAN_L7 INT_L_X8Y166/NE2END2 INT_L_X8Y166/SE2BEG2 INT_R_X7Y165/LOGIC_OUTS10 INT_R_X7Y165/NE2BEG2 INT_R_X7Y165/NW2BEG2 INT_R_X7Y166/EL1END1 INT_R_X7Y166/FAN6 INT_R_X7Y166/FAN_ALT6 INT_R_X7Y166/NE2A2 INT_R_X7Y166/NW2A2 INT_R_X9Y165/SE2END2 INT_R_X9Y165/WL1BEG1 
pips: CLBLM_L_X8Y165/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y166/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y165/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y166/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X6Y166/INT_L.NW2END2->>EL1BEG1 INT_L_X8Y165/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y165/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y166/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y166/INT_L.NE2END2->>FAN_ALT7 INT_L_X8Y166/INT_L.NE2END2->>SE2BEG2 INT_R_X7Y165/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X7Y165/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X7Y166/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y166/INT_R.FAN_ALT6->>FAN6 INT_R_X9Y165/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

FSM_sequential_state[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_state[4]_i_3_n_0 - 
wires: CLBLM_L_X8Y166/CLBLM_IMUX24 CLBLM_L_X8Y166/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y166/CLBLM_M_AMUX CLBLM_L_X8Y166/CLBLM_M_B5 INT_L_X8Y165/SR1END3 INT_L_X8Y166/IMUX_L24 INT_L_X8Y166/LOGIC_OUTS_L20 INT_L_X8Y166/SR1BEG3 INT_L_X8Y166/SR1END_N3_3 
pips: CLBLM_L_X8Y166/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y166/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y166/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y166/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_reg_rep[10]_i_2_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX4 CLBLM_R_X7Y160/CLBLM_M_A6 CLBLM_R_X7Y162/CLBLM_BYP4 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y162/CLBLM_M_AMUX CLBLM_R_X7Y162/CLBLM_M_BX INT_L_X6Y160/SE2A2 INT_L_X6Y161/NL1BEG2 INT_L_X6Y161/SE2BEG2 INT_L_X6Y161/SW2END2 INT_L_X6Y162/EL1BEG1 INT_L_X6Y162/NL1END2 INT_R_X7Y160/IMUX4 INT_R_X7Y160/SE2END2 INT_R_X7Y161/SW2A2 INT_R_X7Y162/BYP4 INT_R_X7Y162/BYP_ALT4 INT_R_X7Y162/EL1END1 INT_R_X7Y162/LOGIC_OUTS20 INT_R_X7Y162/SW2BEG2 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y161/INT_L.SW2END2->>NL1BEG2 INT_L_X6Y161/INT_L.SW2END2->>SE2BEG2 INT_L_X6Y162/INT_L.NL1END2->>EL1BEG1 INT_R_X7Y160/INT_R.SE2END2->>IMUX4 INT_R_X7Y162/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y162/INT_R.EL1END1->>BYP_ALT4 INT_R_X7Y162/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC0[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/ninst_addr[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/selpc - 
wires: CLBLM_L_X10Y160/CLBLM_SW2A2 CLBLM_L_X10Y161/CLBLM_IMUX22 CLBLM_L_X10Y161/CLBLM_M_C3 CLBLM_L_X10Y162/CLBLM_WL1END0 CLBLM_L_X10Y163/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y163/CLBLM_M_A CLBLM_L_X8Y160/CLBLM_IMUX2 CLBLM_L_X8Y160/CLBLM_IMUX32 CLBLM_L_X8Y160/CLBLM_IMUX40 CLBLM_L_X8Y160/CLBLM_M_A2 CLBLM_L_X8Y160/CLBLM_M_C1 CLBLM_L_X8Y160/CLBLM_M_D1 CLBLM_L_X8Y160/CLBLM_SE2A0 CLBLM_L_X8Y160/CLBLM_SE2A1 CLBLM_L_X8Y160/CLBLM_WW2END2 CLBLM_L_X8Y162/CLBLM_WW2END0 CLBLM_R_X7Y160/CLBLM_IMUX21 CLBLM_R_X7Y160/CLBLM_IMUX22 CLBLM_R_X7Y160/CLBLM_IMUX5 CLBLM_R_X7Y160/CLBLM_L_A6 CLBLM_R_X7Y160/CLBLM_L_C4 CLBLM_R_X7Y160/CLBLM_M_C3 CLBLM_R_X7Y160/CLBLM_SE2A0 CLBLM_R_X7Y160/CLBLM_SE2A1 CLBLM_R_X7Y160/CLBLM_WW2END2 CLBLM_R_X7Y161/CLBLM_BYP0 CLBLM_R_X7Y161/CLBLM_L_AX CLBLM_R_X7Y162/CLBLM_BYP1 CLBLM_R_X7Y162/CLBLM_IMUX0 CLBLM_R_X7Y162/CLBLM_IMUX34 CLBLM_R_X7Y162/CLBLM_L_A3 CLBLM_R_X7Y162/CLBLM_L_C6 CLBLM_R_X7Y162/CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_WW2END0 DSP_R_X9Y160/DSP_SW2A2_0 DSP_R_X9Y160/DSP_WL1END0_2 INT_INTERFACE_R_X9Y160/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WL1END0 INT_L_X10Y160/SW2A2 INT_L_X10Y161/IMUX_L22 INT_L_X10Y161/SR1END2 INT_L_X10Y161/SW2BEG2 INT_L_X10Y162/SR1BEG2 INT_L_X10Y162/SR1END1 INT_L_X10Y162/WL1BEG0 INT_L_X10Y163/LOGIC_OUTS_L12 INT_L_X10Y163/SR1BEG1 INT_L_X6Y160/NL1BEG1 INT_L_X6Y160/SW2END1 INT_L_X6Y161/EL1BEG0 INT_L_X6Y161/NL1END1 INT_L_X6Y161/NR1BEG1 INT_L_X6Y162/EL1BEG0 INT_L_X6Y162/NR1END1 INT_L_X8Y160/IMUX_L2 INT_L_X8Y160/IMUX_L32 INT_L_X8Y160/IMUX_L40 INT_L_X8Y160/SE2END0 INT_L_X8Y160/SE2END1 INT_L_X8Y160/WW2A2 INT_L_X8Y162/WW2A0 INT_R_X7Y160/EL1END_S3_0 INT_R_X7Y160/IMUX21 INT_R_X7Y160/IMUX22 INT_R_X7Y160/IMUX5 INT_R_X7Y160/SE2A0 INT_R_X7Y160/SE2A1 INT_R_X7Y160/SW2A1 INT_R_X7Y160/WW2END2 INT_R_X7Y161/BYP0 INT_R_X7Y161/BYP_ALT0 INT_R_X7Y161/EL1END0 INT_R_X7Y161/EL1END_S3_0 INT_R_X7Y161/SE2BEG0 INT_R_X7Y161/SE2BEG1 INT_R_X7Y161/SR1END1 INT_R_X7Y161/SW2BEG1 INT_R_X7Y162/BYP1 INT_R_X7Y162/BYP_ALT1 INT_R_X7Y162/EL1END0 INT_R_X7Y162/IMUX0 INT_R_X7Y162/IMUX34 INT_R_X7Y162/SR1BEG1 INT_R_X7Y162/WW2END0 INT_R_X9Y160/SW2END2 INT_R_X9Y160/WW2BEG2 INT_R_X9Y162/WL1END0 INT_R_X9Y162/WW2BEG0 VBRK_X29Y167/VBRK_SW2A2 VBRK_X29Y169/VBRK_WL1END0 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y163/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X10Y161/INT_L.SR1END2->>IMUX_L22 INT_L_X10Y161/INT_L.SR1END2->>SW2BEG2 INT_L_X10Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X10Y162/INT_L.SR1END1->>WL1BEG0 INT_L_X10Y163/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X6Y160/INT_L.SW2END1->>NL1BEG1 INT_L_X6Y161/INT_L.NL1END1->>EL1BEG0 INT_L_X6Y161/INT_L.NL1END1->>NR1BEG1 INT_L_X6Y162/INT_L.NR1END1->>EL1BEG0 INT_L_X8Y160/INT_L.SE2END0->>IMUX_L32 INT_L_X8Y160/INT_L.SE2END0->>IMUX_L40 INT_L_X8Y160/INT_L.SE2END1->>IMUX_L2 INT_R_X7Y160/INT_R.WW2END2->>IMUX21 INT_R_X7Y160/INT_R.WW2END2->>IMUX22 INT_R_X7Y160/INT_R.WW2END2->>IMUX5 INT_R_X7Y161/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y161/INT_R.EL1END0->>BYP_ALT0 INT_R_X7Y161/INT_R.EL1END0->>SE2BEG0 INT_R_X7Y161/INT_R.SR1END1->>SE2BEG1 INT_R_X7Y161/INT_R.SR1END1->>SW2BEG1 INT_R_X7Y162/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y162/INT_R.EL1END0->>IMUX0 INT_R_X7Y162/INT_R.WW2END0->>BYP_ALT1 INT_R_X7Y162/INT_R.WW2END0->>IMUX34 INT_R_X7Y162/INT_R.WW2END0->>SR1BEG1 INT_R_X9Y160/INT_R.SW2END2->>WW2BEG2 INT_R_X9Y162/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

PC_reg_rep[4]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_WW2END2 BRAM_L_X6Y160/BRAM_ER1BEG3_1 BRAM_L_X6Y160/BRAM_WW2END2_1 CLBLM_R_X5Y161/CLBLM_ER1BEG3 CLBLM_R_X5Y161/CLBLM_WW2END2 CLBLM_R_X7Y159/CLBLM_BYP4 CLBLM_R_X7Y159/CLBLM_M_BX CLBLM_R_X7Y161/CLBLM_BYP2 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y161/CLBLM_L_AMUX CLBLM_R_X7Y161/CLBLM_L_CX INT_L_X6Y161/EL1BEG2 INT_L_X6Y161/ER1END3 INT_L_X6Y161/WW2A2 INT_L_X6Y162/ER1END_N3_3 INT_R_X5Y161/ER1BEG3 INT_R_X5Y161/WW2END2 INT_R_X7Y159/BYP4 INT_R_X7Y159/BYP_ALT4 INT_R_X7Y159/FAN_ALT1 INT_R_X7Y159/FAN_BOUNCE1 INT_R_X7Y159/SS2END2 INT_R_X7Y160/SS2A2 INT_R_X7Y161/BYP2 INT_R_X7Y161/BYP_ALT2 INT_R_X7Y161/EL1END2 INT_R_X7Y161/LOGIC_OUTS16 INT_R_X7Y161/SS2BEG2 INT_R_X7Y161/WW2BEG2 VBRK_X18Y168/VBRK_ER1BEG3 VBRK_X18Y168/VBRK_WW2END2 
pips: CLBLM_R_X7Y159/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y161/INT_L.ER1END3->>EL1BEG2 INT_R_X5Y161/INT_R.WW2END2->>ER1BEG3 INT_R_X7Y159/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y159/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y159/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X7Y159/INT_R.SS2END2->>FAN_ALT1 INT_R_X7Y161/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y161/INT_R.EL1END2->>BYP_ALT2 INT_R_X7Y161/INT_R.EL1END2->>SS2BEG2 INT_R_X7Y161/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC0[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/ninst_addr[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[0]_i_1_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y161/CLBLM_M_C CLBLM_L_X10Y161/CLBLM_WL1END1 CLBLM_L_X10Y161/CLBLM_WW2A2 CLBLM_L_X8Y159/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_WW2END1 CLBLM_R_X7Y159/CLBLM_BYP0 CLBLM_R_X7Y159/CLBLM_L_AX CLBLM_R_X7Y159/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_BYP5 CLBLM_R_X7Y161/CLBLM_L_BX CLBLM_R_X7Y161/CLBLM_WW2END1 DSP_R_X9Y160/DSP_WL1END1_1 DSP_R_X9Y160/DSP_WW2A2_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_WW2A2 INT_L_X10Y161/LOGIC_OUTS_L14 INT_L_X10Y161/WL1BEG1 INT_L_X10Y161/WW2BEG2 INT_L_X8Y159/SW2A0 INT_L_X8Y160/SR1BEG_S0 INT_L_X8Y160/SR1END3 INT_L_X8Y160/SW2BEG0 INT_L_X8Y161/SR1BEG3 INT_L_X8Y161/SR1END_N3_3 INT_L_X8Y161/WW2A1 INT_L_X8Y161/WW2END2 INT_R_X7Y159/BYP0 INT_R_X7Y159/BYP_ALT0 INT_R_X7Y159/SW2END0 INT_R_X7Y161/BYP5 INT_R_X7Y161/BYP_ALT5 INT_R_X7Y161/WW2END1 INT_R_X9Y161/WL1END1 INT_R_X9Y161/WW2A2 INT_R_X9Y161/WW2BEG1 VBRK_X29Y168/VBRK_WL1END1 VBRK_X29Y168/VBRK_WW2A2 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y159/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X10Y161/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X10Y161/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_L_X8Y160/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X8Y160/INT_L.SR1END3->>SR1BEG_S0 INT_L_X8Y161/INT_L.WW2END2->>SR1BEG3 INT_R_X7Y159/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y159/INT_R.SW2END0->>BYP_ALT0 INT_R_X7Y161/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y161/INT_R.WW2END1->>BYP_ALT5 INT_R_X9Y161/INT_R.WL1END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[0]_i_2_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX28 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y161/CLBLM_L_B CLBLM_L_X10Y161/CLBLM_M_C4 INT_L_X10Y161/BYP_ALT4 INT_L_X10Y161/BYP_BOUNCE4 INT_L_X10Y161/IMUX_L28 INT_L_X10Y161/LOGIC_OUTS_L9 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y161/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y161/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X10Y161/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[0]_i_3_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX32 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y161/CLBLM_M_A CLBLM_L_X10Y161/CLBLM_M_C1 INT_L_X10Y161/IMUX_L32 INT_L_X10Y161/LOGIC_OUTS_L12 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y161/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y161/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

din[0] - 
wires: CLBLM_L_X10Y161/CLBLM_ER1BEG0 CLBLM_L_X10Y161/CLBLM_IMUX35 CLBLM_L_X10Y161/CLBLM_M_C6 CLBLM_L_X10Y162/CLBLM_WR1END1 CLBLM_L_X8Y160/CLBLM_IMUX31 CLBLM_L_X8Y160/CLBLM_IMUX47 CLBLM_L_X8Y160/CLBLM_IMUX8 CLBLM_L_X8Y160/CLBLM_M_A5 CLBLM_L_X8Y160/CLBLM_M_C5 CLBLM_L_X8Y160/CLBLM_M_D5 CLBLM_L_X8Y161/CLBLM_BYP6 CLBLM_L_X8Y161/CLBLM_EL1BEG0 CLBLM_L_X8Y161/CLBLM_M_DX CLBLM_L_X8Y162/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_EL1BEG0 CLBLM_R_X7Y161/CLBLM_IMUX19 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y161/CLBLM_L_B2 CLBLM_R_X7Y161/CLBLM_L_BQ CLBLM_R_X7Y162/CLBLM_IMUX19 CLBLM_R_X7Y162/CLBLM_IMUX42 CLBLM_R_X7Y162/CLBLM_L_B2 CLBLM_R_X7Y162/CLBLM_L_D6 CLBLM_R_X7Y162/CLBLM_WR1END1 DSP_R_X9Y160/DSP_ER1BEG0_1 DSP_R_X9Y160/DSP_WR1END1_2 INT_INTERFACE_R_X9Y161/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WR1END1 INT_L_X10Y161/BYP_ALT1 INT_L_X10Y161/BYP_BOUNCE1 INT_L_X10Y161/ER1END0 INT_L_X10Y161/IMUX_L35 INT_L_X10Y161/NR1BEG0 INT_L_X10Y162/NR1END0 INT_L_X10Y162/WR1BEG1 INT_L_X8Y160/EL1BEG3 INT_L_X8Y160/EL1END_S3_0 INT_L_X8Y160/IMUX_L31 INT_L_X8Y160/IMUX_L47 INT_L_X8Y160/IMUX_L8 INT_L_X8Y160/SL1END0 INT_L_X8Y161/BYP_ALT6 INT_L_X8Y161/BYP_L6 INT_L_X8Y161/EL1BEG_N3 INT_L_X8Y161/EL1END0 INT_L_X8Y161/SL1BEG0 INT_L_X8Y161/WL1END3 INT_L_X8Y162/WL1END_N1_3 INT_L_X8Y162/WR1BEG1 INT_R_X7Y161/EL1BEG0 INT_R_X7Y161/IMUX19 INT_R_X7Y161/LOGIC_OUTS1 INT_R_X7Y162/IMUX19 INT_R_X7Y162/IMUX42 INT_R_X7Y162/WR1END1 INT_R_X9Y160/EL1END3 INT_R_X9Y160/ER1BEG_S0 INT_R_X9Y161/ER1BEG0 INT_R_X9Y161/WL1BEG3 INT_R_X9Y162/WL1BEG_N3 INT_R_X9Y162/WR1END1 VBRK_X29Y168/VBRK_ER1BEG0 VBRK_X29Y169/VBRK_WR1END1 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y161/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y161/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X10Y161/INT_L.ER1END0->>BYP_ALT1 INT_L_X10Y161/INT_L.ER1END0->>NR1BEG0 INT_L_X10Y162/INT_L.NR1END0->>WR1BEG1 INT_L_X8Y160/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X8Y160/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X8Y160/INT_L.SL1END0->>IMUX_L8 INT_L_X8Y161/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y161/INT_L.EL1END0->>EL1BEG_N3 INT_L_X8Y161/INT_L.EL1END0->>SL1BEG0 INT_L_X8Y161/INT_L.WL1END3->>BYP_ALT6 INT_L_X8Y162/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X7Y161/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X7Y161/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y162/INT_R.WR1END1->>IMUX19 INT_R_X7Y162/INT_R.WR1END1->>IMUX42 INT_R_X9Y160/INT_R.EL1END3->>ER1BEG_S0 INT_R_X9Y162/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

PC_rep[10]_i_12_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX26 CLBLM_L_X10Y161/CLBLM_IMUX34 CLBLM_L_X10Y161/CLBLM_IMUX42 CLBLM_L_X10Y161/CLBLM_L_B4 CLBLM_L_X10Y161/CLBLM_L_C6 CLBLM_L_X10Y161/CLBLM_L_D6 CLBLM_L_X10Y161/CLBLM_WL1END0 CLBLM_L_X10Y163/CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y163/CLBLM_M_D CLBLM_L_X10Y163/CLBLM_M_DMUX CLBLM_L_X10Y163/CLBLM_WR1END2 CLBLM_L_X8Y160/CLBLM_IMUX39 CLBLM_L_X8Y160/CLBLM_L_D3 CLBLM_L_X8Y160/CLBLM_WL1END2 CLBLM_L_X8Y161/CLBLM_WW2END0 CLBLM_L_X8Y162/CLBLM_IMUX3 CLBLM_L_X8Y162/CLBLM_L_A2 CLBLM_L_X8Y162/CLBLM_WL1END0 CLBLM_L_X8Y163/CLBLM_WW2END1 CLBLM_R_X7Y160/CLBLM_IMUX37 CLBLM_R_X7Y160/CLBLM_IMUX45 CLBLM_R_X7Y160/CLBLM_L_D4 CLBLM_R_X7Y160/CLBLM_M_D2 CLBLM_R_X7Y160/CLBLM_WL1END2 CLBLM_R_X7Y161/CLBLM_IMUX0 CLBLM_R_X7Y161/CLBLM_L_A3 CLBLM_R_X7Y161/CLBLM_WW2END0 CLBLM_R_X7Y162/CLBLM_IMUX1 CLBLM_R_X7Y162/CLBLM_M_A3 CLBLM_R_X7Y162/CLBLM_WL1END0 CLBLM_R_X7Y163/CLBLM_IMUX20 CLBLM_R_X7Y163/CLBLM_IMUX6 CLBLM_R_X7Y163/CLBLM_L_A1 CLBLM_R_X7Y163/CLBLM_L_C2 CLBLM_R_X7Y163/CLBLM_WW2END1 DSP_R_X9Y160/DSP_WL1END0_1 DSP_R_X9Y160/DSP_WR1END2_3 INT_INTERFACE_R_X9Y161/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X9Y163/INT_INTERFACE_WR1END2 INT_L_X10Y161/IMUX_L26 INT_L_X10Y161/IMUX_L34 INT_L_X10Y161/IMUX_L42 INT_L_X10Y161/SS2END1 INT_L_X10Y161/WL1BEG0 INT_L_X10Y162/SS2A1 INT_L_X10Y163/LOGIC_OUTS_L23 INT_L_X10Y163/SS2BEG1 INT_L_X10Y163/WR1BEG2 INT_L_X8Y160/IMUX_L39 INT_L_X8Y160/WL1BEG2 INT_L_X8Y160/WL1END3 INT_L_X8Y161/WL1END_N1_3 INT_L_X8Y161/WW2A0 INT_L_X8Y162/IMUX_L3 INT_L_X8Y162/SW2END1 INT_L_X8Y162/WL1BEG0 INT_L_X8Y163/WW2A1 INT_R_X7Y160/FAN_BOUNCE_S3_2 INT_R_X7Y160/IMUX37 INT_R_X7Y160/IMUX45 INT_R_X7Y160/WL1END2 INT_R_X7Y161/FAN_ALT2 INT_R_X7Y161/FAN_BOUNCE2 INT_R_X7Y161/IMUX0 INT_R_X7Y161/WW2END0 INT_R_X7Y162/IMUX1 INT_R_X7Y162/WL1END0 INT_R_X7Y163/BYP_ALT2 INT_R_X7Y163/BYP_BOUNCE2 INT_R_X7Y163/IMUX20 INT_R_X7Y163/IMUX6 INT_R_X7Y163/WW2END1 INT_R_X7Y164/BYP_BOUNCE_N3_2 INT_R_X9Y160/WL1BEG3 INT_R_X9Y161/WL1BEG_N3 INT_R_X9Y161/WL1END0 INT_R_X9Y161/WW2BEG0 INT_R_X9Y162/SW2A1 INT_R_X9Y163/SW2BEG1 INT_R_X9Y163/WR1END2 INT_R_X9Y163/WW2BEG1 VBRK_X29Y168/VBRK_WL1END0 VBRK_X29Y170/VBRK_WR1END2 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y163/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X10Y163/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y161/INT_L.SS2END1->>IMUX_L26 INT_L_X10Y161/INT_L.SS2END1->>IMUX_L34 INT_L_X10Y161/INT_L.SS2END1->>IMUX_L42 INT_L_X10Y161/INT_L.SS2END1->>WL1BEG0 INT_L_X10Y163/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_L_X10Y163/INT_L.LOGIC_OUTS_L23->>WR1BEG2 INT_L_X8Y160/INT_L.WL1END3->>IMUX_L39 INT_L_X8Y160/INT_L.WL1END3->>WL1BEG2 INT_L_X8Y162/INT_L.SW2END1->>IMUX_L3 INT_L_X8Y162/INT_L.SW2END1->>WL1BEG0 INT_R_X7Y160/INT_R.WL1END2->>IMUX37 INT_R_X7Y160/INT_R.WL1END2->>IMUX45 INT_R_X7Y161/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y161/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X7Y161/INT_R.WW2END0->>FAN_ALT2 INT_R_X7Y162/INT_R.WL1END0->>IMUX1 INT_R_X7Y163/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y163/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X7Y163/INT_R.WW2END1->>BYP_ALT2 INT_R_X7Y163/INT_R.WW2END1->>IMUX20 INT_R_X9Y161/INT_R.WL1END0->>WL1BEG_N3 INT_R_X9Y161/INT_R.WL1END0->>WW2BEG0 INT_R_X9Y163/INT_R.WR1END2->>SW2BEG1 INT_R_X9Y163/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

processor/c - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX13 CLBLM_L_X10Y161/CLBLM_IMUX18 CLBLM_L_X10Y161/CLBLM_IMUX2 CLBLM_L_X10Y161/CLBLM_IMUX21 CLBLM_L_X10Y161/CLBLM_IMUX41 CLBLM_L_X10Y161/CLBLM_L_B6 CLBLM_L_X10Y161/CLBLM_L_C4 CLBLM_L_X10Y161/CLBLM_L_D1 CLBLM_L_X10Y161/CLBLM_M_A2 CLBLM_L_X10Y161/CLBLM_M_B2 CLBLM_L_X10Y163/CLBLM_EL1BEG0 CLBLM_L_X10Y163/CLBLM_ER1BEG2 CLBLM_L_X10Y163/CLBLM_IMUX17 CLBLM_L_X10Y163/CLBLM_IMUX22 CLBLM_L_X10Y163/CLBLM_M_B3 CLBLM_L_X10Y163/CLBLM_M_C3 CLBLM_L_X10Y164/CLBLM_IMUX2 CLBLM_L_X10Y164/CLBLM_M_A2 CLBLM_L_X10Y164/CLBLM_NE2A1 CLBLM_L_X8Y159/CLBLM_WL1END3 CLBLM_L_X8Y160/CLBLM_IMUX24 CLBLM_L_X8Y160/CLBLM_IMUX33 CLBLM_L_X8Y160/CLBLM_IMUX41 CLBLM_L_X8Y160/CLBLM_L_C1 CLBLM_L_X8Y160/CLBLM_L_D1 CLBLM_L_X8Y160/CLBLM_M_B5 CLBLM_L_X8Y162/CLBLM_IMUX0 CLBLM_L_X8Y162/CLBLM_IMUX16 CLBLM_L_X8Y162/CLBLM_L_A3 CLBLM_L_X8Y162/CLBLM_L_B3 CLBLM_L_X8Y162/CLBLM_WL1END3 CLBLM_L_X8Y163/CLBLM_EE2BEG2 CLBLM_L_X8Y163/CLBLM_IMUX23 CLBLM_L_X8Y163/CLBLM_L_C3 CLBLM_L_X8Y169/CLBLM_IMUX0 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y169/CLBLM_L_A3 CLBLM_L_X8Y169/CLBLM_L_AQ CLBLM_R_X7Y159/CLBLM_WL1END3 CLBLM_R_X7Y160/CLBLM_IMUX14 CLBLM_R_X7Y160/CLBLM_IMUX18 CLBLM_R_X7Y160/CLBLM_IMUX38 CLBLM_R_X7Y160/CLBLM_IMUX46 CLBLM_R_X7Y160/CLBLM_L_B1 CLBLM_R_X7Y160/CLBLM_L_D5 CLBLM_R_X7Y160/CLBLM_M_B2 CLBLM_R_X7Y160/CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_IMUX3 CLBLM_R_X7Y161/CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_IMUX31 CLBLM_R_X7Y162/CLBLM_IMUX47 CLBLM_R_X7Y162/CLBLM_IMUX7 CLBLM_R_X7Y162/CLBLM_M_A1 CLBLM_R_X7Y162/CLBLM_M_C5 CLBLM_R_X7Y162/CLBLM_M_D5 CLBLM_R_X7Y162/CLBLM_WL1END3 CLBLM_R_X7Y163/CLBLM_EE2BEG2 CLBLM_R_X7Y163/CLBLM_IMUX0 CLBLM_R_X7Y163/CLBLM_IMUX13 CLBLM_R_X7Y163/CLBLM_IMUX21 CLBLM_R_X7Y163/CLBLM_IMUX8 CLBLM_R_X7Y163/CLBLM_L_A3 CLBLM_R_X7Y163/CLBLM_L_B6 CLBLM_R_X7Y163/CLBLM_L_C4 CLBLM_R_X7Y163/CLBLM_M_A5 DSP_R_X9Y160/DSP_EL1BEG0_3 DSP_R_X9Y160/DSP_ER1BEG2_3 DSP_R_X9Y160/DSP_NE2A1_4 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y163/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y164/INT_INTERFACE_NE2A1 INT_L_X10Y161/FAN_ALT1 INT_L_X10Y161/FAN_BOUNCE1 INT_L_X10Y161/IMUX_L13 INT_L_X10Y161/IMUX_L18 INT_L_X10Y161/IMUX_L2 INT_L_X10Y161/IMUX_L21 INT_L_X10Y161/IMUX_L41 INT_L_X10Y161/SS2END0 INT_L_X10Y161/SS2END2 INT_L_X10Y162/EL1END_S3_0 INT_L_X10Y162/SS2A0 INT_L_X10Y162/SS2A2 INT_L_X10Y163/EL1END0 INT_L_X10Y163/ER1END2 INT_L_X10Y163/IMUX_L17 INT_L_X10Y163/IMUX_L22 INT_L_X10Y163/SS2BEG0 INT_L_X10Y163/SS2BEG2 INT_L_X10Y164/IMUX_L2 INT_L_X10Y164/NE2END1 INT_L_X6Y162/NE2BEG2 INT_L_X6Y162/NW2END2 INT_L_X6Y163/NE2A2 INT_L_X8Y159/WL1BEG3 INT_L_X8Y160/IMUX_L24 INT_L_X8Y160/IMUX_L33 INT_L_X8Y160/IMUX_L41 INT_L_X8Y160/SS2END0 INT_L_X8Y160/WL1BEG_N3 INT_L_X8Y161/SS2A0 INT_L_X8Y162/IMUX_L0 INT_L_X8Y162/IMUX_L16 INT_L_X8Y162/SL1END0 INT_L_X8Y162/SS2BEG0 INT_L_X8Y162/WL1BEG3 INT_L_X8Y163/EE2A2 INT_L_X8Y163/ER1BEG1 INT_L_X8Y163/IMUX_L23 INT_L_X8Y163/SL1BEG0 INT_L_X8Y163/SS6END0 INT_L_X8Y163/WL1BEG_N3 INT_L_X8Y163/WR1END3 INT_L_X8Y164/SS6E0 INT_L_X8Y165/SS6D0 INT_L_X8Y166/SS6C0 INT_L_X8Y167/SS6B0 INT_L_X8Y168/SS6A0 INT_L_X8Y169/IMUX_L0 INT_L_X8Y169/LOGIC_OUTS_L0 INT_L_X8Y169/SS6BEG0 INT_R_X7Y159/WL1END3 INT_R_X7Y160/FAN_ALT1 INT_R_X7Y160/FAN_BOUNCE1 INT_R_X7Y160/IMUX14 INT_R_X7Y160/IMUX18 INT_R_X7Y160/IMUX38 INT_R_X7Y160/IMUX46 INT_R_X7Y160/NL1BEG2 INT_R_X7Y160/NL1BEG_N3 INT_R_X7Y160/WL1END_N1_3 INT_R_X7Y161/IMUX3 INT_R_X7Y161/NL1END2 INT_R_X7Y161/NW2BEG2 INT_R_X7Y162/IMUX31 INT_R_X7Y162/IMUX47 INT_R_X7Y162/IMUX7 INT_R_X7Y162/NW2A2 INT_R_X7Y162/WL1END3 INT_R_X7Y163/EE2BEG2 INT_R_X7Y163/IMUX0 INT_R_X7Y163/IMUX13 INT_R_X7Y163/IMUX21 INT_R_X7Y163/IMUX8 INT_R_X7Y163/NE2END2 INT_R_X7Y163/WL1END_N1_3 INT_R_X9Y163/EE2END2 INT_R_X9Y163/EL1BEG0 INT_R_X9Y163/ER1BEG2 INT_R_X9Y163/ER1END1 INT_R_X9Y163/NE2BEG1 INT_R_X9Y163/WR1BEG3 INT_R_X9Y164/NE2A1 VBRK_X29Y170/VBRK_EL1BEG0 VBRK_X29Y170/VBRK_ER1BEG2 VBRK_X29Y171/VBRK_NE2A1 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y161/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y161/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X10Y161/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X10Y161/INT_L.SS2END0->>IMUX_L41 INT_L_X10Y161/INT_L.SS2END2->>FAN_ALT1 INT_L_X10Y161/INT_L.SS2END2->>IMUX_L13 INT_L_X10Y161/INT_L.SS2END2->>IMUX_L21 INT_L_X10Y163/INT_L.EL1END0->>IMUX_L17 INT_L_X10Y163/INT_L.EL1END0->>SS2BEG0 INT_L_X10Y163/INT_L.ER1END2->>IMUX_L22 INT_L_X10Y163/INT_L.ER1END2->>SS2BEG2 INT_L_X10Y164/INT_L.NE2END1->>IMUX_L2 INT_L_X6Y162/INT_L.NW2END2->>NE2BEG2 INT_L_X8Y160/INT_L.SS2END0->>IMUX_L24 INT_L_X8Y160/INT_L.SS2END0->>IMUX_L33 INT_L_X8Y160/INT_L.SS2END0->>IMUX_L41 INT_L_X8Y160/INT_L.SS2END0->>WL1BEG_N3 INT_L_X8Y162/INT_L.SL1END0->>IMUX_L0 INT_L_X8Y162/INT_L.SL1END0->>IMUX_L16 INT_L_X8Y162/INT_L.SL1END0->>SS2BEG0 INT_L_X8Y163/INT_L.SS6END0->>ER1BEG1 INT_L_X8Y163/INT_L.SS6END0->>SL1BEG0 INT_L_X8Y163/INT_L.SS6END0->>WL1BEG_N3 INT_L_X8Y163/INT_L.WR1END3->>IMUX_L23 INT_L_X8Y169/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_R_X7Y160/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y160/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X7Y160/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X7Y160/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y160/INT_R.NL1BEG_N3->>IMUX38 INT_R_X7Y160/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y160/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y160/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X7Y161/INT_R.NL1END2->>IMUX3 INT_R_X7Y161/INT_R.NL1END2->>NW2BEG2 INT_R_X7Y162/INT_R.WL1END3->>IMUX31 INT_R_X7Y162/INT_R.WL1END3->>IMUX47 INT_R_X7Y162/INT_R.WL1END3->>IMUX7 INT_R_X7Y163/INT_R.NE2END2->>EE2BEG2 INT_R_X7Y163/INT_R.NE2END2->>IMUX13 INT_R_X7Y163/INT_R.NE2END2->>IMUX21 INT_R_X7Y163/INT_R.WL1END_N1_3->>IMUX0 INT_R_X7Y163/INT_R.WL1END_N1_3->>IMUX8 INT_R_X9Y163/INT_R.EE2END2->>WR1BEG3 INT_R_X9Y163/INT_R.ER1END1->>EL1BEG0 INT_R_X9Y163/INT_R.ER1END1->>ER1BEG2 INT_R_X9Y163/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

processor/instruction[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL0 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B8_0 CLBLM_L_X10Y160/CLBLM_EE4C0 CLBLM_L_X10Y161/CLBLM_IMUX1 CLBLM_L_X10Y161/CLBLM_IMUX25 CLBLM_L_X10Y161/CLBLM_L_B5 CLBLM_L_X10Y161/CLBLM_M_A3 CLBLM_L_X10Y163/CLBLM_NW4A0 CLBLM_L_X10Y173/CLBLM_NE4C0 CLBLM_L_X8Y160/CLBLM_EE4A0 CLBLM_L_X8Y169/CLBLM_IMUX1 CLBLM_L_X8Y169/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_IMUX34 CLBLM_L_X8Y170/CLBLM_L_C6 CLBLM_R_X11Y173/CLBLM_IMUX15 CLBLM_R_X11Y173/CLBLM_M_B1 CLBLM_R_X7Y160/CLBLM_EE4A0 DSP_R_X9Y160/DSP_EE4C0_0 DSP_R_X9Y160/DSP_NW4A0_3 DSP_R_X9Y170/DSP_NE4C0_3 INT_INTERFACE_R_X9Y160/INT_INTERFACE_EE4C0 INT_INTERFACE_R_X9Y163/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X9Y173/INT_INTERFACE_NE4C0 INT_L_X10Y160/EE4END0 INT_L_X10Y160/NR1BEG0 INT_L_X10Y161/IMUX_L1 INT_L_X10Y161/IMUX_L25 INT_L_X10Y161/NN2BEG0 INT_L_X10Y161/NR1END0 INT_L_X10Y162/NN2A0 INT_L_X10Y162/NN2END_S2_0 INT_L_X10Y163/NN2END0 INT_L_X10Y163/NW6BEG0 INT_L_X10Y172/EL1BEG3 INT_L_X10Y173/EL1BEG_N3 INT_L_X10Y173/NE6END0 INT_L_X6Y160/EE4BEG0 INT_L_X6Y160/LOGIC_OUTS_L8 INT_L_X8Y160/EE4B0 INT_L_X8Y166/NW6END_S0_0 INT_L_X8Y167/NN2BEG0 INT_L_X8Y167/NW6END0 INT_L_X8Y168/NN2A0 INT_L_X8Y168/NN2END_S2_0 INT_L_X8Y169/IMUX_L1 INT_L_X8Y169/NE2BEG0 INT_L_X8Y169/NE6BEG0 INT_L_X8Y169/NN2END0 INT_L_X8Y170/IMUX_L34 INT_L_X8Y170/NE2A0 INT_L_X8Y170/WR1END1 INT_R_X11Y172/EL1END3 INT_R_X11Y172/NR1BEG3 INT_R_X11Y173/IMUX15 INT_R_X11Y173/NR1END3 INT_R_X7Y160/EE4A0 INT_R_X9Y160/EE4C0 INT_R_X9Y163/NW6A0 INT_R_X9Y164/NW6B0 INT_R_X9Y165/NW6C0 INT_R_X9Y166/NW6D0 INT_R_X9Y167/NW6E0 INT_R_X9Y169/NE2END_S3_0 INT_R_X9Y169/NE6A0 INT_R_X9Y170/NE2END0 INT_R_X9Y170/NE6B0 INT_R_X9Y170/WR1BEG1 INT_R_X9Y171/NE6C0 INT_R_X9Y172/NE6D0 INT_R_X9Y173/NE6E0 VBRK_X29Y167/VBRK_EE4C0 VBRK_X29Y170/VBRK_NW4A0 VBRK_X29Y180/VBRK_NE4C0 
pips: BRAM_INT_INTERFACE_L_X6Y160/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL0->BRAM_LOGIC_OUTS_B8_0 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X10Y160/INT_L.EE4END0->>NR1BEG0 INT_L_X10Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X10Y161/INT_L.NR1END0->>IMUX_L25 INT_L_X10Y161/INT_L.NR1END0->>NN2BEG0 INT_L_X10Y163/INT_L.NN2END0->>NW6BEG0 INT_L_X10Y173/INT_L.NE6END0->>EL1BEG_N3 INT_L_X6Y160/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X8Y167/INT_L.NW6END0->>NN2BEG0 INT_L_X8Y169/INT_L.NN2END0->>IMUX_L1 INT_L_X8Y169/INT_L.NN2END0->>NE2BEG0 INT_L_X8Y169/INT_L.NN2END0->>NE6BEG0 INT_L_X8Y170/INT_L.WR1END1->>IMUX_L34 INT_R_X11Y172/INT_R.EL1END3->>NR1BEG3 INT_R_X11Y173/INT_R.NR1END3->>IMUX15 INT_R_X9Y170/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[10]_i_10_n_0 - 
wires: CLBLM_L_X10Y160/CLBLM_WL1END0 CLBLM_L_X10Y160/CLBLM_WW2A1 CLBLM_L_X10Y161/CLBLM_IMUX19 CLBLM_L_X10Y161/CLBLM_IMUX20 CLBLM_L_X10Y161/CLBLM_IMUX36 CLBLM_L_X10Y161/CLBLM_L_B2 CLBLM_L_X10Y161/CLBLM_L_C2 CLBLM_L_X10Y161/CLBLM_L_D2 CLBLM_L_X10Y161/CLBLM_WW2A1 CLBLM_L_X10Y162/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y162/CLBLM_M_A CLBLM_L_X10Y162/CLBLM_WW2A0 CLBLM_L_X10Y163/CLBLM_IMUX8 CLBLM_L_X10Y163/CLBLM_M_A5 CLBLM_L_X8Y160/CLBLM_IMUX36 CLBLM_L_X8Y160/CLBLM_L_D2 CLBLM_L_X8Y160/CLBLM_SW2A1 CLBLM_L_X8Y160/CLBLM_WW2END0 CLBLM_L_X8Y161/CLBLM_WR1END3 CLBLM_L_X8Y162/CLBLM_IMUX9 CLBLM_L_X8Y162/CLBLM_L_A5 CLBLM_L_X8Y163/CLBLM_NW2A1 CLBLM_R_X7Y160/CLBLM_IMUX41 CLBLM_R_X7Y160/CLBLM_IMUX43 CLBLM_R_X7Y160/CLBLM_L_D1 CLBLM_R_X7Y160/CLBLM_M_D6 CLBLM_R_X7Y160/CLBLM_SW2A1 CLBLM_R_X7Y160/CLBLM_WW2END0 CLBLM_R_X7Y161/CLBLM_IMUX6 CLBLM_R_X7Y161/CLBLM_L_A1 CLBLM_R_X7Y161/CLBLM_WR1END3 CLBLM_R_X7Y162/CLBLM_IMUX11 CLBLM_R_X7Y162/CLBLM_M_A4 CLBLM_R_X7Y163/CLBLM_IMUX33 CLBLM_R_X7Y163/CLBLM_IMUX9 CLBLM_R_X7Y163/CLBLM_L_A5 CLBLM_R_X7Y163/CLBLM_L_C1 CLBLM_R_X7Y163/CLBLM_NW2A1 DSP_R_X9Y160/DSP_WL1END0_0 DSP_R_X9Y160/DSP_WW2A0_2 DSP_R_X9Y160/DSP_WW2A1_0 DSP_R_X9Y160/DSP_WW2A1_1 INT_INTERFACE_R_X9Y160/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X9Y160/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WW2A0 INT_L_X10Y160/SL1END1 INT_L_X10Y160/WL1BEG0 INT_L_X10Y160/WW2BEG1 INT_L_X10Y161/IMUX_L19 INT_L_X10Y161/IMUX_L20 INT_L_X10Y161/IMUX_L36 INT_L_X10Y161/SL1BEG1 INT_L_X10Y161/SR1END1 INT_L_X10Y161/WW2BEG1 INT_L_X10Y162/LOGIC_OUTS_L12 INT_L_X10Y162/NR1BEG0 INT_L_X10Y162/SR1BEG1 INT_L_X10Y162/WW2BEG0 INT_L_X10Y163/IMUX_L8 INT_L_X10Y163/NR1END0 INT_L_X8Y160/IMUX_L36 INT_L_X8Y160/SW2A1 INT_L_X8Y160/WW2A0 INT_L_X8Y160/WW2END1 INT_L_X8Y161/SW2BEG1 INT_L_X8Y161/WR1BEG3 INT_L_X8Y161/WW2END1 INT_L_X8Y162/IMUX_L9 INT_L_X8Y162/NW2BEG1 INT_L_X8Y162/WW2END0 INT_L_X8Y163/NW2A1 INT_R_X7Y160/IMUX41 INT_R_X7Y160/IMUX43 INT_R_X7Y160/SW2END1 INT_R_X7Y160/WW2END0 INT_R_X7Y161/IMUX6 INT_R_X7Y161/WR1END3 INT_R_X7Y162/IMUX11 INT_R_X7Y162/SR1END1 INT_R_X7Y163/IMUX33 INT_R_X7Y163/IMUX9 INT_R_X7Y163/NW2END1 INT_R_X7Y163/SR1BEG1 INT_R_X9Y160/WL1END0 INT_R_X9Y160/WW2A1 INT_R_X9Y160/WW2BEG0 INT_R_X9Y161/WW2A1 INT_R_X9Y162/WW2A0 VBRK_X29Y167/VBRK_WL1END0 VBRK_X29Y167/VBRK_WW2A1 VBRK_X29Y168/VBRK_WW2A1 VBRK_X29Y169/VBRK_WW2A0 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y162/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y160/INT_L.SL1END1->>WL1BEG0 INT_L_X10Y160/INT_L.SL1END1->>WW2BEG1 INT_L_X10Y161/INT_L.SR1END1->>IMUX_L19 INT_L_X10Y161/INT_L.SR1END1->>IMUX_L20 INT_L_X10Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X10Y161/INT_L.SR1END1->>SL1BEG1 INT_L_X10Y161/INT_L.SR1END1->>WW2BEG1 INT_L_X10Y162/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X10Y162/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X10Y162/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_L_X10Y163/INT_L.NR1END0->>IMUX_L8 INT_L_X8Y160/INT_L.WW2END1->>IMUX_L36 INT_L_X8Y161/INT_L.WW2END1->>SW2BEG1 INT_L_X8Y161/INT_L.WW2END1->>WR1BEG3 INT_L_X8Y162/INT_L.WW2END0->>IMUX_L9 INT_L_X8Y162/INT_L.WW2END0->>NW2BEG1 INT_R_X7Y160/INT_R.SW2END1->>IMUX43 INT_R_X7Y160/INT_R.WW2END0->>IMUX41 INT_R_X7Y161/INT_R.WR1END3->>IMUX6 INT_R_X7Y162/INT_R.SR1END1->>IMUX11 INT_R_X7Y163/INT_R.NW2END1->>IMUX33 INT_R_X7Y163/INT_R.NW2END1->>IMUX9 INT_R_X7Y163/INT_R.NW2END1->>SR1BEG1 INT_R_X9Y160/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

dout[0] - 
wires: CLBLM_L_X10Y161/CLBLM_EE2A3 CLBLM_L_X10Y161/CLBLM_EL1BEG1 CLBLM_L_X10Y161/CLBLM_ER1BEG3 CLBLM_L_X10Y161/CLBLM_IMUX14 CLBLM_L_X10Y161/CLBLM_IMUX3 CLBLM_L_X10Y161/CLBLM_IMUX38 CLBLM_L_X10Y161/CLBLM_L_A2 CLBLM_L_X10Y161/CLBLM_L_B1 CLBLM_L_X10Y161/CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_IMUX26 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y161/CLBLM_L_B4 CLBLM_L_X8Y161/CLBLM_M_D CLBLM_L_X8Y162/CLBLM_IMUX20 CLBLM_L_X8Y162/CLBLM_IMUX36 CLBLM_L_X8Y162/CLBLM_L_C2 CLBLM_L_X8Y162/CLBLM_L_D2 DSP_R_X9Y160/DSP_EE2A3_1 DSP_R_X9Y160/DSP_EL1BEG1_1 DSP_R_X9Y160/DSP_ER1BEG3_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EE2A3 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_ER1BEG3 INT_L_X10Y161/EE2END3 INT_L_X10Y161/EL1END1 INT_L_X10Y161/ER1END3 INT_L_X10Y161/IMUX_L14 INT_L_X10Y161/IMUX_L3 INT_L_X10Y161/IMUX_L38 INT_L_X10Y162/ER1END_N3_3 INT_L_X8Y161/EE2BEG3 INT_L_X8Y161/EL1BEG2 INT_L_X8Y161/IMUX_L26 INT_L_X8Y161/LOGIC_OUTS_L15 INT_L_X8Y161/NL1BEG2 INT_L_X8Y161/SR1BEG_S0 INT_L_X8Y162/IMUX_L20 INT_L_X8Y162/IMUX_L36 INT_L_X8Y162/NL1END2 INT_R_X9Y161/EE2A3 INT_R_X9Y161/EL1BEG1 INT_R_X9Y161/EL1END2 INT_R_X9Y161/ER1BEG3 VBRK_X29Y168/VBRK_EE2A3 VBRK_X29Y168/VBRK_EL1BEG1 VBRK_X29Y168/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y161/INT_L.EE2END3->>IMUX_L14 INT_L_X10Y161/INT_L.EL1END1->>IMUX_L3 INT_L_X10Y161/INT_L.ER1END3->>IMUX_L38 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y161/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X8Y162/INT_L.NL1END2->>IMUX_L20 INT_L_X8Y162/INT_L.NL1END2->>IMUX_L36 INT_R_X9Y161/INT_R.EL1END2->>EL1BEG1 INT_R_X9Y161/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

PC_rep[5]_i_6_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_EE2A0 CLBLM_L_X10Y161/CLBLM_IMUX16 CLBLM_L_X10Y161/CLBLM_IMUX40 CLBLM_L_X10Y161/CLBLM_IMUX9 CLBLM_L_X10Y161/CLBLM_L_A5 CLBLM_L_X10Y161/CLBLM_L_B3 CLBLM_L_X10Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_IMUX25 CLBLM_L_X8Y161/CLBLM_IMUX33 CLBLM_L_X8Y161/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_L_C1 CLBLM_L_X8Y162/CLBLM_SW2A0 CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y163/CLBLM_M_A CLBLM_L_X8Y163/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_IMUX32 CLBLM_R_X7Y161/CLBLM_IMUX33 CLBLM_R_X7Y161/CLBLM_IMUX41 CLBLM_R_X7Y161/CLBLM_L_C1 CLBLM_R_X7Y161/CLBLM_L_D1 CLBLM_R_X7Y161/CLBLM_M_C1 CLBLM_R_X7Y162/CLBLM_SW2A0 CLBLM_R_X7Y163/CLBLM_IMUX10 CLBLM_R_X7Y163/CLBLM_L_A4 CLBLM_R_X7Y163/CLBLM_WR1END1 DSP_R_X9Y160/DSP_EE2A0_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EE2A0 INT_L_X10Y161/EE2END0 INT_L_X10Y161/IMUX_L16 INT_L_X10Y161/IMUX_L40 INT_L_X10Y161/IMUX_L9 INT_L_X8Y161/EE2BEG0 INT_L_X8Y161/IMUX_L25 INT_L_X8Y161/IMUX_L33 INT_L_X8Y161/SS2END0 INT_L_X8Y162/SS2A0 INT_L_X8Y162/SW2A0 INT_L_X8Y163/LOGIC_OUTS_L12 INT_L_X8Y163/SS2BEG0 INT_L_X8Y163/SW2BEG0 INT_L_X8Y163/WR1BEG1 INT_R_X7Y161/IMUX32 INT_R_X7Y161/IMUX33 INT_R_X7Y161/IMUX41 INT_R_X7Y161/SL1END0 INT_R_X7Y162/SL1BEG0 INT_R_X7Y162/SW2END0 INT_R_X7Y163/IMUX10 INT_R_X7Y163/WR1END1 INT_R_X9Y161/EE2A0 VBRK_X29Y168/VBRK_EE2A0 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y163/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X10Y161/INT_L.EE2END0->>IMUX_L16 INT_L_X10Y161/INT_L.EE2END0->>IMUX_L40 INT_L_X10Y161/INT_L.EE2END0->>IMUX_L9 INT_L_X8Y161/INT_L.SS2END0->>EE2BEG0 INT_L_X8Y161/INT_L.SS2END0->>IMUX_L25 INT_L_X8Y161/INT_L.SS2END0->>IMUX_L33 INT_L_X8Y163/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X8Y163/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_L_X8Y163/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y161/INT_R.SL1END0->>IMUX32 INT_R_X7Y161/INT_R.SL1END0->>IMUX33 INT_R_X7Y161/INT_R.SL1END0->>IMUX41 INT_R_X7Y162/INT_R.SW2END0->>SL1BEG0 INT_R_X7Y163/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

PC_rep[8]_i_5_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX15 CLBLM_L_X10Y161/CLBLM_IMUX7 CLBLM_L_X10Y161/CLBLM_M_A1 CLBLM_L_X10Y161/CLBLM_M_B1 CLBLM_L_X10Y162/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y162/CLBLM_M_C CLBLM_L_X10Y162/CLBLM_WW2A2 CLBLM_L_X8Y160/CLBLM_IMUX21 CLBLM_L_X8Y160/CLBLM_IMUX27 CLBLM_L_X8Y160/CLBLM_L_C4 CLBLM_L_X8Y160/CLBLM_M_B4 CLBLM_L_X8Y160/CLBLM_WL1END1 CLBLM_L_X8Y162/CLBLM_IMUX13 CLBLM_L_X8Y162/CLBLM_L_B6 CLBLM_L_X8Y163/CLBLM_NW2A3 CLBLM_L_X8Y163/CLBLM_WR1END0 CLBLM_R_X7Y160/CLBLM_IMUX26 CLBLM_R_X7Y160/CLBLM_IMUX27 CLBLM_R_X7Y160/CLBLM_L_B4 CLBLM_R_X7Y160/CLBLM_M_B4 CLBLM_R_X7Y160/CLBLM_WL1END1 CLBLM_R_X7Y162/CLBLM_IMUX32 CLBLM_R_X7Y162/CLBLM_IMUX40 CLBLM_R_X7Y162/CLBLM_M_C1 CLBLM_R_X7Y162/CLBLM_M_D1 CLBLM_R_X7Y163/CLBLM_IMUX16 CLBLM_R_X7Y163/CLBLM_IMUX2 CLBLM_R_X7Y163/CLBLM_L_B3 CLBLM_R_X7Y163/CLBLM_M_A2 CLBLM_R_X7Y163/CLBLM_NW2A3 CLBLM_R_X7Y163/CLBLM_WR1END0 DSP_R_X9Y160/DSP_WW2A2_2 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WW2A2 INT_L_X10Y161/IMUX_L15 INT_L_X10Y161/IMUX_L7 INT_L_X10Y161/SR1END3 INT_L_X10Y162/LOGIC_OUTS_L14 INT_L_X10Y162/SR1BEG3 INT_L_X10Y162/SR1END_N3_3 INT_L_X10Y162/WW2BEG2 INT_L_X6Y161/ER1BEG_S0 INT_L_X6Y161/SR1END3 INT_L_X6Y162/ER1BEG0 INT_L_X6Y162/SR1BEG3 INT_L_X6Y162/SR1END_N3_3 INT_L_X6Y162/WL1END2 INT_L_X8Y160/FAN_ALT5 INT_L_X8Y160/FAN_BOUNCE5 INT_L_X8Y160/IMUX_L21 INT_L_X8Y160/IMUX_L27 INT_L_X8Y160/SS2END2 INT_L_X8Y160/WL1BEG1 INT_L_X8Y161/SS2A2 INT_L_X8Y162/IMUX_L13 INT_L_X8Y162/NW2BEG3 INT_L_X8Y162/SS2BEG2 INT_L_X8Y162/WR1BEG_S0 INT_L_X8Y162/WW2END2 INT_L_X8Y163/NW2A3 INT_L_X8Y163/WR1BEG0 INT_R_X7Y160/IMUX26 INT_R_X7Y160/IMUX27 INT_R_X7Y160/WL1END1 INT_R_X7Y162/ER1END0 INT_R_X7Y162/IMUX32 INT_R_X7Y162/IMUX40 INT_R_X7Y162/WL1BEG2 INT_R_X7Y162/WR1END_S1_0 INT_R_X7Y163/FAN_ALT1 INT_R_X7Y163/FAN_BOUNCE1 INT_R_X7Y163/IMUX16 INT_R_X7Y163/IMUX2 INT_R_X7Y163/NW2END3 INT_R_X7Y163/WR1END0 INT_R_X9Y162/WW2A2 VBRK_X29Y169/VBRK_WW2A2 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y162/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y161/INT_L.SR1END3->>IMUX_L15 INT_L_X10Y161/INT_L.SR1END3->>IMUX_L7 INT_L_X10Y162/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X10Y162/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_L_X6Y161/INT_L.SR1END3->>ER1BEG_S0 INT_L_X6Y162/INT_L.WL1END2->>SR1BEG3 INT_L_X8Y160/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y160/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y160/INT_L.SS2END2->>FAN_ALT5 INT_L_X8Y160/INT_L.SS2END2->>IMUX_L21 INT_L_X8Y160/INT_L.SS2END2->>WL1BEG1 INT_L_X8Y162/INT_L.WW2END2->>IMUX_L13 INT_L_X8Y162/INT_L.WW2END2->>NW2BEG3 INT_L_X8Y162/INT_L.WW2END2->>SS2BEG2 INT_L_X8Y162/INT_L.WW2END2->>WR1BEG_S0 INT_R_X7Y160/INT_R.WL1END1->>IMUX26 INT_R_X7Y160/INT_R.WL1END1->>IMUX27 INT_R_X7Y162/INT_R.ER1END0->>IMUX32 INT_R_X7Y162/INT_R.ER1END0->>IMUX40 INT_R_X7Y162/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X7Y163/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y163/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X7Y163/INT_R.NW2END3->>FAN_ALT1 INT_R_X7Y163/INT_R.WR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

PC_rep[8]_i_6_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX17 CLBLM_L_X10Y161/CLBLM_IMUX8 CLBLM_L_X10Y161/CLBLM_M_A5 CLBLM_L_X10Y161/CLBLM_M_B3 CLBLM_L_X10Y162/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y162/CLBLM_M_D CLBLM_L_X10Y162/CLBLM_WW2A3 CLBLM_L_X8Y159/CLBLM_SW2A3 CLBLM_L_X8Y160/CLBLM_IMUX15 CLBLM_L_X8Y160/CLBLM_IMUX30 CLBLM_L_X8Y160/CLBLM_L_C5 CLBLM_L_X8Y160/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_SW2A0 CLBLM_L_X8Y162/CLBLM_IMUX25 CLBLM_L_X8Y162/CLBLM_L_B5 CLBLM_L_X8Y162/CLBLM_WL1END2 CLBLM_L_X8Y164/CLBLM_NW2A0 CLBLM_R_X7Y159/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_IMUX16 CLBLM_R_X7Y160/CLBLM_IMUX24 CLBLM_R_X7Y160/CLBLM_L_B3 CLBLM_R_X7Y160/CLBLM_M_B5 CLBLM_R_X7Y161/CLBLM_SW2A0 CLBLM_R_X7Y162/CLBLM_IMUX22 CLBLM_R_X7Y162/CLBLM_IMUX45 CLBLM_R_X7Y162/CLBLM_M_C3 CLBLM_R_X7Y162/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_WL1END2 CLBLM_R_X7Y163/CLBLM_IMUX26 CLBLM_R_X7Y163/CLBLM_IMUX7 CLBLM_R_X7Y163/CLBLM_L_B4 CLBLM_R_X7Y163/CLBLM_M_A1 CLBLM_R_X7Y164/CLBLM_NW2A0 DSP_R_X9Y160/DSP_WW2A3_2 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WW2A3 INT_L_X10Y160/BYP_ALT7 INT_L_X10Y160/BYP_BOUNCE7 INT_L_X10Y160/SS2END3 INT_L_X10Y161/BYP_BOUNCE_N3_7 INT_L_X10Y161/IMUX_L17 INT_L_X10Y161/IMUX_L8 INT_L_X10Y161/SS2A3 INT_L_X10Y161/SS2END_N0_3 INT_L_X10Y162/LOGIC_OUTS_L15 INT_L_X10Y162/SS2BEG3 INT_L_X10Y162/WW2BEG3 INT_L_X8Y159/SW2A3 INT_L_X8Y160/IMUX_L15 INT_L_X8Y160/IMUX_L30 INT_L_X8Y160/SS2END3 INT_L_X8Y160/SW2BEG3 INT_L_X8Y161/SS2A3 INT_L_X8Y161/SS2END_N0_3 INT_L_X8Y161/SW2A0 INT_L_X8Y162/IMUX_L25 INT_L_X8Y162/SR1BEG_S0 INT_L_X8Y162/SS2BEG3 INT_L_X8Y162/SW2BEG0 INT_L_X8Y162/WL1BEG2 INT_L_X8Y162/WW2END3 INT_L_X8Y163/NW2BEG0 INT_L_X8Y163/WW2END_N0_3 INT_L_X8Y164/NW2A0 INT_R_X7Y159/SW2END3 INT_R_X7Y160/IMUX16 INT_R_X7Y160/IMUX24 INT_R_X7Y160/SL1END0 INT_R_X7Y160/SW2END_N0_3 INT_R_X7Y161/SL1BEG0 INT_R_X7Y161/SW2END0 INT_R_X7Y162/IMUX22 INT_R_X7Y162/IMUX45 INT_R_X7Y162/WL1END2 INT_R_X7Y163/IMUX26 INT_R_X7Y163/IMUX7 INT_R_X7Y163/NW2END_S0_0 INT_R_X7Y163/SR1BEG_S0 INT_R_X7Y164/NW2END0 INT_R_X9Y162/WW2A3 VBRK_X29Y169/VBRK_WW2A3 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y162/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X10Y160/INT_L.SS2END3->>BYP_ALT7 INT_L_X10Y161/INT_L.BYP_BOUNCE_N3_7->>IMUX_L17 INT_L_X10Y161/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X10Y162/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X10Y162/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_L_X8Y160/INT_L.SS2END3->>IMUX_L15 INT_L_X8Y160/INT_L.SS2END3->>IMUX_L30 INT_L_X8Y160/INT_L.SS2END3->>SW2BEG3 INT_L_X8Y162/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X8Y162/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X8Y162/INT_L.WW2END3->>SR1BEG_S0 INT_L_X8Y162/INT_L.WW2END3->>SS2BEG3 INT_L_X8Y162/INT_L.WW2END3->>WL1BEG2 INT_L_X8Y163/INT_L.WW2END_N0_3->>NW2BEG0 INT_R_X7Y160/INT_R.SL1END0->>IMUX24 INT_R_X7Y160/INT_R.SW2END_N0_3->>IMUX16 INT_R_X7Y161/INT_R.SW2END0->>SL1BEG0 INT_R_X7Y162/INT_R.WL1END2->>IMUX22 INT_R_X7Y162/INT_R.WL1END2->>IMUX45 INT_R_X7Y163/INT_R.NW2END_S0_0->>IMUX7 INT_R_X7Y163/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X7Y163/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

processor/z - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX12 CLBLM_L_X10Y161/CLBLM_IMUX4 CLBLM_L_X10Y161/CLBLM_M_A6 CLBLM_L_X10Y161/CLBLM_M_B6 CLBLM_L_X10Y161/CLBLM_NE2A2 CLBLM_L_X10Y163/CLBLM_EL1BEG1 CLBLM_L_X10Y163/CLBLM_ER1BEG3 CLBLM_L_X10Y163/CLBLM_IMUX2 CLBLM_L_X10Y163/CLBLM_M_A2 CLBLM_L_X10Y164/CLBLM_IMUX8 CLBLM_L_X10Y164/CLBLM_M_A5 CLBLM_L_X8Y160/CLBLM_IMUX12 CLBLM_L_X8Y160/CLBLM_IMUX34 CLBLM_L_X8Y160/CLBLM_L_C6 CLBLM_L_X8Y160/CLBLM_M_B6 CLBLM_L_X8Y160/CLBLM_WL1END0 CLBLM_L_X8Y162/CLBLM_IMUX26 CLBLM_L_X8Y162/CLBLM_L_B4 CLBLM_L_X8Y162/CLBLM_SW2A1 CLBLM_L_X8Y163/CLBLM_IMUX16 CLBLM_L_X8Y163/CLBLM_L_B3 CLBLM_L_X8Y164/CLBLM_NE2A0 CLBLM_L_X8Y169/CLBLM_IMUX19 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y169/CLBLM_L_B2 CLBLM_L_X8Y169/CLBLM_L_BQ CLBLM_R_X7Y160/CLBLM_IMUX17 CLBLM_R_X7Y160/CLBLM_IMUX25 CLBLM_R_X7Y160/CLBLM_L_B5 CLBLM_R_X7Y160/CLBLM_M_B3 CLBLM_R_X7Y160/CLBLM_WL1END0 CLBLM_R_X7Y162/CLBLM_IMUX35 CLBLM_R_X7Y162/CLBLM_IMUX43 CLBLM_R_X7Y162/CLBLM_M_C6 CLBLM_R_X7Y162/CLBLM_M_D6 CLBLM_R_X7Y162/CLBLM_SW2A1 CLBLM_R_X7Y163/CLBLM_IMUX1 CLBLM_R_X7Y163/CLBLM_IMUX25 CLBLM_R_X7Y163/CLBLM_L_B5 CLBLM_R_X7Y163/CLBLM_M_A3 CLBLM_R_X7Y164/CLBLM_NE2A0 DSP_R_X9Y160/DSP_EL1BEG1_3 DSP_R_X9Y160/DSP_ER1BEG3_3 DSP_R_X9Y160/DSP_NE2A2_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_NE2A2 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y163/INT_INTERFACE_ER1BEG3 INT_L_X10Y161/IMUX_L12 INT_L_X10Y161/IMUX_L4 INT_L_X10Y161/NE2END2 INT_L_X10Y163/EL1END1 INT_L_X10Y163/ER1END3 INT_L_X10Y163/IMUX_L2 INT_L_X10Y164/ER1END_N3_3 INT_L_X10Y164/IMUX_L8 INT_L_X8Y160/ER1BEG2 INT_L_X8Y160/IMUX_L12 INT_L_X8Y160/IMUX_L34 INT_L_X8Y160/SS2END1 INT_L_X8Y160/WL1BEG0 INT_L_X8Y161/SS2A1 INT_L_X8Y162/IMUX_L26 INT_L_X8Y162/SL1END1 INT_L_X8Y162/SS2BEG1 INT_L_X8Y162/SW2A1 INT_L_X8Y163/ER1BEG2 INT_L_X8Y163/IMUX_L16 INT_L_X8Y163/NE2END_S3_0 INT_L_X8Y163/SL1BEG1 INT_L_X8Y163/SL1END0 INT_L_X8Y163/SS6END1 INT_L_X8Y163/SW2BEG1 INT_L_X8Y164/NE2END0 INT_L_X8Y164/SL1BEG0 INT_L_X8Y164/SS6E1 INT_L_X8Y165/SS6D1 INT_L_X8Y166/SS6C1 INT_L_X8Y167/SS6B1 INT_L_X8Y168/SS6A1 INT_L_X8Y169/IMUX_L19 INT_L_X8Y169/LOGIC_OUTS_L1 INT_L_X8Y169/SS6BEG1 INT_R_X7Y160/IMUX17 INT_R_X7Y160/IMUX25 INT_R_X7Y160/NL1BEG0 INT_R_X7Y160/NL1END_S3_0 INT_R_X7Y160/WL1END0 INT_R_X7Y161/NL1END0 INT_R_X7Y161/NN2BEG0 INT_R_X7Y162/IMUX35 INT_R_X7Y162/IMUX43 INT_R_X7Y162/NL1BEG1 INT_R_X7Y162/NN2A0 INT_R_X7Y162/NN2END_S2_0 INT_R_X7Y162/SW2END1 INT_R_X7Y163/IMUX1 INT_R_X7Y163/IMUX25 INT_R_X7Y163/NE2BEG0 INT_R_X7Y163/NL1END1 INT_R_X7Y163/NN2END0 INT_R_X7Y164/NE2A0 INT_R_X9Y160/ER1END2 INT_R_X9Y160/NE2BEG2 INT_R_X9Y161/NE2A2 INT_R_X9Y163/EL1BEG1 INT_R_X9Y163/ER1BEG3 INT_R_X9Y163/ER1END2 VBRK_X29Y168/VBRK_NE2A2 VBRK_X29Y170/VBRK_EL1BEG1 VBRK_X29Y170/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y161/INT_L.NE2END2->>IMUX_L12 INT_L_X10Y161/INT_L.NE2END2->>IMUX_L4 INT_L_X10Y163/INT_L.EL1END1->>IMUX_L2 INT_L_X10Y164/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X8Y160/INT_L.SS2END1->>ER1BEG2 INT_L_X8Y160/INT_L.SS2END1->>IMUX_L12 INT_L_X8Y160/INT_L.SS2END1->>IMUX_L34 INT_L_X8Y160/INT_L.SS2END1->>WL1BEG0 INT_L_X8Y162/INT_L.SL1END1->>IMUX_L26 INT_L_X8Y162/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y163/INT_L.SL1END0->>IMUX_L16 INT_L_X8Y163/INT_L.SS6END1->>ER1BEG2 INT_L_X8Y163/INT_L.SS6END1->>SL1BEG1 INT_L_X8Y163/INT_L.SS6END1->>SW2BEG1 INT_L_X8Y164/INT_L.NE2END0->>SL1BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y169/INT_L.LOGIC_OUTS_L1->>SS6BEG1 INT_R_X7Y160/INT_R.WL1END0->>IMUX17 INT_R_X7Y160/INT_R.WL1END0->>IMUX25 INT_R_X7Y160/INT_R.WL1END0->>NL1BEG0 INT_R_X7Y161/INT_R.NL1END0->>NN2BEG0 INT_R_X7Y162/INT_R.SW2END1->>IMUX35 INT_R_X7Y162/INT_R.SW2END1->>IMUX43 INT_R_X7Y162/INT_R.SW2END1->>NL1BEG1 INT_R_X7Y163/INT_R.NL1END1->>IMUX25 INT_R_X7Y163/INT_R.NN2END0->>IMUX1 INT_R_X7Y163/INT_R.NN2END0->>NE2BEG0 INT_R_X9Y160/INT_R.ER1END2->>NE2BEG2 INT_R_X9Y163/INT_R.ER1END2->>EL1BEG1 INT_R_X9Y163/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

PC_rep[10]_i_8_n_0 - 
wires: CLBLM_L_X10Y160/CLBLM_SW2A1 CLBLM_L_X10Y161/CLBLM_IMUX11 CLBLM_L_X10Y161/CLBLM_IMUX27 CLBLM_L_X10Y161/CLBLM_M_A4 CLBLM_L_X10Y161/CLBLM_M_B4 CLBLM_L_X10Y162/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y162/CLBLM_M_B CLBLM_L_X10Y162/CLBLM_WW2A1 CLBLM_L_X10Y163/CLBLM_IMUX7 CLBLM_L_X10Y163/CLBLM_M_A1 CLBLM_L_X8Y160/CLBLM_IMUX17 CLBLM_L_X8Y160/CLBLM_IMUX20 CLBLM_L_X8Y160/CLBLM_L_C2 CLBLM_L_X8Y160/CLBLM_M_B3 CLBLM_L_X8Y160/CLBLM_WR1END2 CLBLM_L_X8Y160/CLBLM_WW2END1 CLBLM_L_X8Y162/CLBLM_IMUX19 CLBLM_L_X8Y162/CLBLM_L_B2 CLBLM_L_X8Y162/CLBLM_WR1END3 CLBLM_R_X7Y160/CLBLM_IMUX12 CLBLM_R_X7Y160/CLBLM_IMUX13 CLBLM_R_X7Y160/CLBLM_L_B6 CLBLM_R_X7Y160/CLBLM_M_B6 CLBLM_R_X7Y160/CLBLM_WR1END2 CLBLM_R_X7Y160/CLBLM_WW2END1 CLBLM_R_X7Y162/CLBLM_IMUX29 CLBLM_R_X7Y162/CLBLM_IMUX38 CLBLM_R_X7Y162/CLBLM_M_C2 CLBLM_R_X7Y162/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_WR1END3 CLBLM_R_X7Y163/CLBLM_IMUX11 CLBLM_R_X7Y163/CLBLM_IMUX19 CLBLM_R_X7Y163/CLBLM_L_B2 CLBLM_R_X7Y163/CLBLM_M_A4 DSP_R_X9Y160/DSP_SW2A1_0 DSP_R_X9Y160/DSP_WW2A1_2 INT_INTERFACE_R_X9Y160/INT_INTERFACE_SW2A1 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WW2A1 INT_L_X10Y160/SW2A1 INT_L_X10Y161/IMUX_L11 INT_L_X10Y161/IMUX_L27 INT_L_X10Y161/SL1END1 INT_L_X10Y161/SW2BEG1 INT_L_X10Y162/LOGIC_OUTS_L13 INT_L_X10Y162/NR1BEG1 INT_L_X10Y162/SL1BEG1 INT_L_X10Y162/WW2BEG1 INT_L_X10Y163/GFAN1 INT_L_X10Y163/IMUX_L7 INT_L_X10Y163/NR1END1 INT_L_X8Y160/BYP_ALT0 INT_L_X8Y160/BYP_BOUNCE0 INT_L_X8Y160/IMUX_L17 INT_L_X8Y160/IMUX_L20 INT_L_X8Y160/WL1END0 INT_L_X8Y160/WR1BEG2 INT_L_X8Y160/WW2A1 INT_L_X8Y162/IMUX_L19 INT_L_X8Y162/WR1BEG3 INT_L_X8Y162/WW2END1 INT_R_X7Y160/IMUX12 INT_R_X7Y160/IMUX13 INT_R_X7Y160/WR1END2 INT_R_X7Y160/WW2END1 INT_R_X7Y162/IMUX29 INT_R_X7Y162/IMUX38 INT_R_X7Y162/NL1BEG2 INT_R_X7Y162/WR1END3 INT_R_X7Y163/IMUX11 INT_R_X7Y163/IMUX19 INT_R_X7Y163/NL1END2 INT_R_X9Y160/SW2END1 INT_R_X9Y160/WL1BEG0 INT_R_X9Y160/WW2BEG1 INT_R_X9Y162/WW2A1 VBRK_X29Y167/VBRK_SW2A1 VBRK_X29Y169/VBRK_WW2A1 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y162/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y161/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y161/INT_L.SL1END1->>IMUX_L27 INT_L_X10Y161/INT_L.SL1END1->>SW2BEG1 INT_L_X10Y162/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X10Y162/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X10Y162/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_L_X10Y163/INT_L.GFAN1->>IMUX_L7 INT_L_X10Y163/INT_L.NR1END1->>GFAN1 INT_L_X8Y160/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y160/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X8Y160/INT_L.WL1END0->>BYP_ALT0 INT_L_X8Y160/INT_L.WL1END0->>IMUX_L17 INT_L_X8Y160/INT_L.WL1END0->>WR1BEG2 INT_L_X8Y162/INT_L.WW2END1->>IMUX_L19 INT_L_X8Y162/INT_L.WW2END1->>WR1BEG3 INT_R_X7Y160/INT_R.WR1END2->>IMUX13 INT_R_X7Y160/INT_R.WW2END1->>IMUX12 INT_R_X7Y162/INT_R.WR1END3->>IMUX29 INT_R_X7Y162/INT_R.WR1END3->>IMUX38 INT_R_X7Y162/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y163/INT_R.NL1END2->>IMUX11 INT_R_X7Y163/INT_R.NL1END2->>IMUX19 INT_R_X9Y160/INT_R.SW2END1->>WL1BEG0 INT_R_X9Y160/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

processor/ldpc - 
wires: CLBLM_L_X8Y160/CLBLM_FAN7 CLBLM_L_X8Y160/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_ER1BEG2 CLBLM_R_X7Y159/CLBLM_FAN6 CLBLM_R_X7Y159/CLBLM_FAN7 CLBLM_R_X7Y159/CLBLM_L_CE CLBLM_R_X7Y159/CLBLM_M_CE CLBLM_R_X7Y160/CLBLM_FAN6 CLBLM_R_X7Y160/CLBLM_FAN7 CLBLM_R_X7Y160/CLBLM_L_CE CLBLM_R_X7Y160/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_ER1BEG2 CLBLM_R_X7Y161/CLBLM_FAN6 CLBLM_R_X7Y161/CLBLM_L_CE CLBLM_R_X7Y162/CLBLM_FAN6 CLBLM_R_X7Y162/CLBLM_FAN7 CLBLM_R_X7Y162/CLBLM_L_CE CLBLM_R_X7Y162/CLBLM_M_CE CLBLM_R_X7Y163/CLBLM_BYP0 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y163/CLBLM_L_AX CLBLM_R_X7Y163/CLBLM_M_B INT_L_X8Y160/FAN_ALT7 INT_L_X8Y160/FAN_L7 INT_L_X8Y160/SL1END2 INT_L_X8Y161/ER1END2 INT_L_X8Y161/SL1BEG2 INT_R_X7Y159/FAN6 INT_R_X7Y159/FAN7 INT_R_X7Y159/FAN_ALT6 INT_R_X7Y159/FAN_ALT7 INT_R_X7Y159/SL1END1 INT_R_X7Y159/SS2END1 INT_R_X7Y160/FAN6 INT_R_X7Y160/FAN7 INT_R_X7Y160/FAN_ALT6 INT_R_X7Y160/FAN_ALT7 INT_R_X7Y160/SL1BEG1 INT_R_X7Y160/SS2A1 INT_R_X7Y160/SS2END1 INT_R_X7Y161/ER1BEG2 INT_R_X7Y161/FAN6 INT_R_X7Y161/FAN_ALT6 INT_R_X7Y161/SL1END1 INT_R_X7Y161/SS2A1 INT_R_X7Y161/SS2BEG1 INT_R_X7Y162/FAN6 INT_R_X7Y162/FAN7 INT_R_X7Y162/FAN_ALT3 INT_R_X7Y162/FAN_ALT6 INT_R_X7Y162/FAN_ALT7 INT_R_X7Y162/FAN_BOUNCE3 INT_R_X7Y162/FAN_BOUNCE_S3_2 INT_R_X7Y162/FAN_BOUNCE_S3_6 INT_R_X7Y162/SL1BEG1 INT_R_X7Y162/SL1END1 INT_R_X7Y162/SS2BEG1 INT_R_X7Y163/BYP0 INT_R_X7Y163/BYP_ALT0 INT_R_X7Y163/FAN_ALT2 INT_R_X7Y163/FAN_ALT6 INT_R_X7Y163/FAN_BOUNCE2 INT_R_X7Y163/FAN_BOUNCE6 INT_R_X7Y163/LOGIC_OUTS13 INT_R_X7Y163/SL1BEG1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y159/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y159/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y160/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y160/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y162/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y162/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y163/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y163/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y160/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y160/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y161/INT_L.ER1END2->>SL1BEG2 INT_R_X7Y159/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y159/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y159/INT_R.SL1END1->>FAN_ALT6 INT_R_X7Y159/INT_R.SS2END1->>FAN_ALT7 INT_R_X7Y160/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y160/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y160/INT_R.SS2END1->>FAN_ALT6 INT_R_X7Y160/INT_R.SS2END1->>FAN_ALT7 INT_R_X7Y160/INT_R.SS2END1->>SL1BEG1 INT_R_X7Y161/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y161/INT_R.SL1END1->>ER1BEG2 INT_R_X7Y161/INT_R.SL1END1->>FAN_ALT6 INT_R_X7Y161/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y162/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y162/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y162/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y162/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X7Y162/INT_R.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_R_X7Y162/INT_R.SL1END1->>FAN_ALT6 INT_R_X7Y162/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y162/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y163/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y163/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y163/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X7Y163/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X7Y163/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X7Y163/INT_R.LOGIC_OUTS13->>FAN_ALT6 INT_R_X7Y163/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

PC_rep[10]_i_11_n_0 - 
wires: CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y161/CLBLM_M_C CLBLM_R_X7Y162/CLBLM_IMUX4 CLBLM_R_X7Y162/CLBLM_M_A6 INT_R_X7Y161/LOGIC_OUTS14 INT_R_X7Y161/NR1BEG2 INT_R_X7Y162/IMUX4 INT_R_X7Y162/NR1END2 
pips: CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y161/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X7Y162/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[10] - 
wires: CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y161/CLBLM_M_A CLBLM_L_X8Y161/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_IMUX31 CLBLM_R_X7Y161/CLBLM_M_C5 CLBLM_R_X7Y161/CLBLM_WR1END1 INT_L_X8Y161/LOGIC_OUTS_L12 INT_L_X8Y161/WR1BEG1 INT_R_X7Y161/IMUX31 INT_R_X7Y161/NL1BEG0 INT_R_X7Y161/NL1END_S3_0 INT_R_X7Y161/WR1END1 INT_R_X7Y162/NL1END0 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X8Y161/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y161/INT_R.NL1END_S3_0->>IMUX31 INT_R_X7Y161/INT_R.WR1END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[9] - 
wires: CLBLM_L_X8Y161/CLBLM_EE2BEG1 CLBLM_L_X8Y161/CLBLM_IMUX20 CLBLM_L_X8Y161/CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_EE2BEG1 CLBLM_R_X7Y161/CLBLM_IMUX35 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y161/CLBLM_M_B CLBLM_R_X7Y161/CLBLM_M_C6 INT_L_X8Y161/EE2A1 INT_L_X8Y161/IMUX_L20 INT_L_X8Y161/WR1END2 INT_R_X7Y161/EE2BEG1 INT_R_X7Y161/IMUX35 INT_R_X7Y161/LOGIC_OUTS13 INT_R_X9Y161/EE2END1 INT_R_X9Y161/WR1BEG2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y161/INT_L.WR1END2->>IMUX_L20 INT_R_X7Y161/INT_R.LOGIC_OUTS13->>EE2BEG1 INT_R_X7Y161/INT_R.LOGIC_OUTS13->>IMUX35 INT_R_X9Y161/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/PC_rep[10]_i_16_n_0 - 
wires: CLBLM_R_X7Y161/CLBLM_IMUX22 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y161/CLBLM_L_D CLBLM_R_X7Y161/CLBLM_M_C3 INT_R_X7Y161/IMUX22 INT_R_X7Y161/LOGIC_OUTS11 
pips: CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y161/INT_R.LOGIC_OUTS11->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[10]_i_13_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX8 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y162/CLBLM_M_A5 CLBLM_R_X7Y162/CLBLM_M_C CLBLM_R_X7Y162/CLBLM_M_CMUX INT_R_X7Y162/IMUX8 INT_R_X7Y162/LOGIC_OUTS22 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X7Y162/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X7Y162/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL5 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B10_1 CLBLM_L_X8Y162/CLBLM_NE4BEG2 CLBLM_L_X8Y167/CLBLM_IMUX12 CLBLM_L_X8Y167/CLBLM_IMUX3 CLBLM_L_X8Y167/CLBLM_L_A2 CLBLM_L_X8Y167/CLBLM_M_B6 CLBLM_L_X8Y167/CLBLM_SW4A1 CLBLM_R_X7Y162/CLBLM_IMUX2 CLBLM_R_X7Y162/CLBLM_IMUX28 CLBLM_R_X7Y162/CLBLM_M_A2 CLBLM_R_X7Y162/CLBLM_M_C4 CLBLM_R_X7Y162/CLBLM_NE4BEG2 CLBLM_R_X7Y167/CLBLM_SW4A1 INT_L_X6Y161/LOGIC_OUTS_L10 INT_L_X6Y161/NE2BEG2 INT_L_X6Y162/NE2A2 INT_L_X6Y162/SE2A1 INT_L_X6Y163/SE2BEG1 INT_L_X6Y163/SW6END1 INT_L_X8Y162/NE6A2 INT_L_X8Y163/NE6B2 INT_L_X8Y164/NE6C2 INT_L_X8Y165/NE6D2 INT_L_X8Y166/NE6E2 INT_L_X8Y167/IMUX_L12 INT_L_X8Y167/IMUX_L3 INT_L_X8Y167/NW2END2 INT_L_X8Y167/SW6BEG1 INT_R_X7Y162/IMUX2 INT_R_X7Y162/IMUX28 INT_R_X7Y162/NE2END2 INT_R_X7Y162/NE6BEG2 INT_R_X7Y162/SE2END1 INT_R_X7Y163/SW6E1 INT_R_X7Y164/SW6D1 INT_R_X7Y165/SW6C1 INT_R_X7Y166/SW6B1 INT_R_X7Y167/SW6A1 INT_R_X9Y166/NE6END2 INT_R_X9Y166/NW2BEG2 INT_R_X9Y167/NW2A2 
pips: BRAM_INT_INTERFACE_L_X6Y161/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL5->BRAM_LOGIC_OUTS_B10_1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X6Y161/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_L_X6Y163/INT_L.SW6END1->>SE2BEG1 INT_L_X8Y167/INT_L.NW2END2->>IMUX_L12 INT_L_X8Y167/INT_L.NW2END2->>IMUX_L3 INT_L_X8Y167/INT_L.NW2END2->>SW6BEG1 INT_R_X7Y162/INT_R.NE2END2->>IMUX28 INT_R_X7Y162/INT_R.NE2END2->>NE6BEG2 INT_R_X7Y162/INT_R.SE2END1->>IMUX2 INT_R_X9Y166/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

PC_rep[10]_i_14_n_0 - 
wires: CLBLM_L_X10Y164/CLBLM_IMUX11 CLBLM_L_X10Y164/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y164/CLBLM_M_A4 CLBLM_L_X10Y164/CLBLM_M_B INT_L_X10Y164/IMUX_L11 INT_L_X10Y164/LOGIC_OUTS_L13 
pips: CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y164/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y164/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[10]_i_15_n_0 - 
wires: CLBLM_L_X10Y164/CLBLM_IMUX4 CLBLM_L_X10Y164/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y164/CLBLM_M_A6 CLBLM_L_X10Y164/CLBLM_M_C INT_L_X10Y164/IMUX_L4 INT_L_X10Y164/LOGIC_OUTS_L14 
pips: CLBLM_L_X10Y164/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y164/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y164/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[10]_i_6_n_0 - 
wires: CLBLM_L_X10Y163/CLBLM_IMUX1 CLBLM_L_X10Y163/CLBLM_M_A3 CLBLM_L_X10Y164/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y164/CLBLM_M_A INT_L_X10Y163/IMUX_L1 INT_L_X10Y163/SL1END0 INT_L_X10Y164/LOGIC_OUTS_L12 INT_L_X10Y164/SL1BEG0 
pips: CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y164/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y163/INT_L.SL1END0->>IMUX_L1 INT_L_X10Y164/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[10]_i_7_n_0 - 
wires: CLBLM_L_X10Y163/CLBLM_IMUX11 CLBLM_L_X10Y163/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y163/CLBLM_M_A4 CLBLM_L_X10Y163/CLBLM_M_B INT_L_X10Y163/IMUX_L11 INT_L_X10Y163/LOGIC_OUTS_L13 
pips: CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y163/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y163/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[10]_i_9_n_0 - 
wires: CLBLM_L_X10Y163/CLBLM_IMUX4 CLBLM_L_X10Y163/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y163/CLBLM_M_A6 CLBLM_L_X10Y163/CLBLM_M_C INT_L_X10Y163/IMUX_L4 INT_L_X10Y163/LOGIC_OUTS_L14 
pips: CLBLM_L_X10Y163/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y163/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y163/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[9]_i_3_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX32 CLBLM_R_X7Y160/CLBLM_IMUX33 CLBLM_R_X7Y160/CLBLM_IMUX9 CLBLM_R_X7Y160/CLBLM_L_A5 CLBLM_R_X7Y160/CLBLM_L_C1 CLBLM_R_X7Y160/CLBLM_M_C1 CLBLM_R_X7Y162/CLBLM_IMUX17 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y162/CLBLM_L_A CLBLM_R_X7Y162/CLBLM_M_B3 INT_R_X7Y160/IMUX32 INT_R_X7Y160/IMUX33 INT_R_X7Y160/IMUX9 INT_R_X7Y160/SS2END0 INT_R_X7Y161/SS2A0 INT_R_X7Y162/IMUX17 INT_R_X7Y162/LOGIC_OUTS8 INT_R_X7Y162/SS2BEG0 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y160/INT_R.SS2END0->>IMUX32 INT_R_X7Y160/INT_R.SS2END0->>IMUX33 INT_R_X7Y160/INT_R.SS2END0->>IMUX9 INT_R_X7Y162/INT_R.LOGIC_OUTS8->>IMUX17 INT_R_X7Y162/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

din[9] - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX23 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y160/CLBLM_L_C3 CLBLM_R_X7Y160/CLBLM_L_DQ CLBLM_R_X7Y161/CLBLM_BYP4 CLBLM_R_X7Y161/CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_IMUX15 CLBLM_R_X7Y162/CLBLM_M_B1 INT_L_X6Y160/NL1BEG2 INT_L_X6Y160/WL1END2 INT_L_X6Y161/EL1BEG1 INT_L_X6Y161/NL1END2 INT_R_X7Y160/IMUX23 INT_R_X7Y160/LOGIC_OUTS3 INT_R_X7Y160/NN2BEG3 INT_R_X7Y160/WL1BEG2 INT_R_X7Y161/BYP4 INT_R_X7Y161/BYP_ALT4 INT_R_X7Y161/EL1END1 INT_R_X7Y161/NN2A3 INT_R_X7Y162/IMUX15 INT_R_X7Y162/NN2END3 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X6Y160/INT_L.WL1END2->>NL1BEG2 INT_L_X6Y161/INT_L.NL1END2->>EL1BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS3->>IMUX23 INT_R_X7Y160/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X7Y160/INT_R.LOGIC_OUTS3->>WL1BEG2 INT_R_X7Y161/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y161/INT_R.EL1END1->>BYP_ALT4 INT_R_X7Y162/INT_R.NN2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

din[8] - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX0 CLBLM_R_X7Y160/CLBLM_IMUX20 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y160/CLBLM_L_A3 CLBLM_R_X7Y160/CLBLM_L_C2 CLBLM_R_X7Y160/CLBLM_L_CQ CLBLM_R_X7Y161/CLBLM_BYP1 CLBLM_R_X7Y161/CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_IMUX27 CLBLM_R_X7Y162/CLBLM_M_B4 INT_R_X7Y159/SR1END3 INT_R_X7Y160/IMUX0 INT_R_X7Y160/IMUX20 INT_R_X7Y160/LOGIC_OUTS2 INT_R_X7Y160/NL1BEG1 INT_R_X7Y160/SR1BEG3 INT_R_X7Y160/SR1END_N3_3 INT_R_X7Y161/BYP1 INT_R_X7Y161/BYP_ALT1 INT_R_X7Y161/NL1END1 INT_R_X7Y161/NR1BEG1 INT_R_X7Y162/IMUX27 INT_R_X7Y162/NR1END1 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X7Y160/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X7Y160/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X7Y160/INT_R.SR1END_N3_3->>IMUX0 INT_R_X7Y161/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y161/INT_R.NL1END1->>BYP_ALT1 INT_R_X7Y161/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y162/INT_R.NR1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

din[7] - 
wires: CLBLM_L_X8Y160/CLBLM_NE2A0 CLBLM_L_X8Y160/CLBLM_WR1END1 CLBLM_R_X7Y159/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y159/CLBLM_M_AQ CLBLM_R_X7Y160/CLBLM_IMUX29 CLBLM_R_X7Y160/CLBLM_IMUX3 CLBLM_R_X7Y160/CLBLM_IMUX34 CLBLM_R_X7Y160/CLBLM_L_A2 CLBLM_R_X7Y160/CLBLM_L_C6 CLBLM_R_X7Y160/CLBLM_M_C2 CLBLM_R_X7Y160/CLBLM_NE2A0 CLBLM_R_X7Y160/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_BYP6 CLBLM_R_X7Y161/CLBLM_M_DX CLBLM_R_X7Y162/CLBLM_IMUX24 CLBLM_R_X7Y162/CLBLM_M_B5 INT_L_X8Y159/NE2END_S3_0 INT_L_X8Y160/NE2END0 INT_L_X8Y160/WR1BEG1 INT_R_X7Y159/LOGIC_OUTS4 INT_R_X7Y159/NE2BEG0 INT_R_X7Y159/NN2BEG0 INT_R_X7Y159/NR1BEG0 INT_R_X7Y160/FAN_BOUNCE_S3_4 INT_R_X7Y160/IMUX29 INT_R_X7Y160/IMUX3 INT_R_X7Y160/IMUX34 INT_R_X7Y160/NE2A0 INT_R_X7Y160/NN2A0 INT_R_X7Y160/NN2BEG0 INT_R_X7Y160/NN2END_S2_0 INT_R_X7Y160/NR1END0 INT_R_X7Y160/WR1END1 INT_R_X7Y161/BYP6 INT_R_X7Y161/BYP_ALT6 INT_R_X7Y161/FAN_ALT4 INT_R_X7Y161/FAN_BOUNCE4 INT_R_X7Y161/NL1BEG_N3 INT_R_X7Y161/NN2A0 INT_R_X7Y161/NN2END0 INT_R_X7Y161/NN2END_S2_0 INT_R_X7Y162/IMUX24 INT_R_X7Y162/NN2END0 
pips: CLBLM_R_X7Y159/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X8Y160/INT_L.NE2END0->>WR1BEG1 INT_R_X7Y159/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X7Y159/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X7Y159/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y160/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X7Y160/INT_R.NR1END0->>NN2BEG0 INT_R_X7Y160/INT_R.WR1END1->>IMUX3 INT_R_X7Y160/INT_R.WR1END1->>IMUX34 INT_R_X7Y161/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y161/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y161/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X7Y161/INT_R.NN2END0->>FAN_ALT4 INT_R_X7Y161/INT_R.NN2END0->>NL1BEG_N3 INT_R_X7Y162/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

din[10] - 
wires: CLBLM_L_X8Y161/CLBLM_BYP1 CLBLM_L_X8Y161/CLBLM_ER1BEG0 CLBLM_L_X8Y161/CLBLM_M_AX CLBLM_R_X7Y161/CLBLM_ER1BEG0 CLBLM_R_X7Y162/CLBLM_IMUX18 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y162/CLBLM_M_B2 CLBLM_R_X7Y162/CLBLM_M_BQ INT_L_X8Y161/BYP_ALT1 INT_L_X8Y161/BYP_L1 INT_L_X8Y161/ER1END0 INT_R_X7Y160/ER1BEG_S0 INT_R_X7Y160/SR1END3 INT_R_X7Y161/ER1BEG0 INT_R_X7Y161/SR1BEG3 INT_R_X7Y161/SR1END2 INT_R_X7Y161/SR1END_N3_3 INT_R_X7Y162/IMUX18 INT_R_X7Y162/LOGIC_OUTS5 INT_R_X7Y162/SR1BEG2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y161/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y161/INT_L.ER1END0->>BYP_ALT1 INT_R_X7Y160/INT_R.SR1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SR1END2->>SR1BEG3 INT_R_X7Y162/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y162/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[1]_i_1_n_0 - 
wires: CLBLM_L_X8Y159/CLBLM_SW2A1 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y160/CLBLM_M_D CLBLM_L_X8Y160/CLBLM_M_DMUX CLBLM_R_X7Y159/CLBLM_SW2A1 CLBLM_R_X7Y160/CLBLM_BYP0 CLBLM_R_X7Y160/CLBLM_BYP4 CLBLM_R_X7Y160/CLBLM_L_AX CLBLM_R_X7Y160/CLBLM_M_BX INT_L_X8Y159/SW2A1 INT_L_X8Y160/LOGIC_OUTS_L23 INT_L_X8Y160/SW2BEG1 INT_R_X7Y159/FAN_BOUNCE_S3_2 INT_R_X7Y159/NL1BEG1 INT_R_X7Y159/SW2END1 INT_R_X7Y160/BYP0 INT_R_X7Y160/BYP4 INT_R_X7Y160/BYP_ALT0 INT_R_X7Y160/BYP_ALT4 INT_R_X7Y160/FAN_ALT2 INT_R_X7Y160/FAN_BOUNCE2 INT_R_X7Y160/NL1END1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y160/INT_L.LOGIC_OUTS_L23->>SW2BEG1 INT_R_X7Y159/INT_R.SW2END1->>NL1BEG1 INT_R_X7Y160/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y160/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y160/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y160/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X7Y160/INT_R.NL1END1->>BYP_ALT4 INT_R_X7Y160/INT_R.NL1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[1]_i_2_n_0 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX38 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y160/CLBLM_L_D CLBLM_L_X8Y160/CLBLM_M_D3 INT_L_X8Y160/IMUX_L38 INT_L_X8Y160/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y160/INT_L.LOGIC_OUTS_L11->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[1]_i_3_n_0 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX45 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y160/CLBLM_L_C CLBLM_L_X8Y160/CLBLM_M_D2 INT_L_X8Y160/IMUX_L45 INT_L_X8Y160/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y160/INT_L.LOGIC_OUTS_L10->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

din[1] - 
wires: CLBLM_L_X8Y160/CLBLM_ER1BEG1 CLBLM_L_X8Y160/CLBLM_IMUX35 CLBLM_L_X8Y160/CLBLM_IMUX4 CLBLM_L_X8Y160/CLBLM_IMUX43 CLBLM_L_X8Y160/CLBLM_M_A6 CLBLM_L_X8Y160/CLBLM_M_C6 CLBLM_L_X8Y160/CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_BYP4 CLBLM_L_X8Y161/CLBLM_M_BX CLBLM_R_X7Y160/CLBLM_ER1BEG1 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y160/CLBLM_L_AQ CLBLM_R_X7Y161/CLBLM_IMUX25 CLBLM_R_X7Y161/CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_IMUX16 CLBLM_R_X7Y162/CLBLM_IMUX41 CLBLM_R_X7Y162/CLBLM_L_B3 CLBLM_R_X7Y162/CLBLM_L_D1 INT_L_X8Y160/ER1END1 INT_L_X8Y160/IMUX_L35 INT_L_X8Y160/IMUX_L4 INT_L_X8Y160/IMUX_L43 INT_L_X8Y160/NR1BEG1 INT_L_X8Y161/BYP_ALT4 INT_L_X8Y161/BYP_L4 INT_L_X8Y161/NR1END1 INT_R_X7Y160/ER1BEG1 INT_R_X7Y160/LOGIC_OUTS0 INT_R_X7Y160/NR1BEG0 INT_R_X7Y161/IMUX25 INT_R_X7Y161/NR1BEG0 INT_R_X7Y161/NR1END0 INT_R_X7Y162/IMUX16 INT_R_X7Y162/IMUX41 INT_R_X7Y162/NR1END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y160/INT_L.ER1END1->>IMUX_L35 INT_L_X8Y160/INT_L.ER1END1->>IMUX_L4 INT_L_X8Y160/INT_L.ER1END1->>IMUX_L43 INT_L_X8Y160/INT_L.ER1END1->>NR1BEG1 INT_L_X8Y161/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y161/INT_L.NR1END1->>BYP_ALT4 INT_R_X7Y160/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y161/INT_R.NR1END0->>IMUX25 INT_R_X7Y161/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y162/INT_R.NR1END0->>IMUX16 INT_R_X7Y162/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

processor/instruction[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU0 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B15_2 CLBLM_L_X10Y171/CLBLM_ER1BEG1 CLBLM_L_X8Y160/CLBLM_IMUX23 CLBLM_L_X8Y160/CLBLM_IMUX46 CLBLM_L_X8Y160/CLBLM_L_C3 CLBLM_L_X8Y160/CLBLM_L_D5 CLBLM_L_X8Y160/CLBLM_SE2A3 CLBLM_L_X8Y169/CLBLM_IMUX18 CLBLM_L_X8Y169/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_EE2A3 CLBLM_L_X8Y170/CLBLM_IMUX39 CLBLM_L_X8Y170/CLBLM_L_D3 CLBLM_R_X11Y172/CLBLM_IMUX2 CLBLM_R_X11Y172/CLBLM_M_A2 CLBLM_R_X7Y160/CLBLM_SE2A3 CLBLM_R_X7Y170/CLBLM_EE2A3 DSP_R_X9Y170/DSP_ER1BEG1_1 INT_INTERFACE_R_X9Y171/INT_INTERFACE_ER1BEG1 INT_L_X10Y171/ER1END1 INT_L_X10Y171/NE2BEG1 INT_L_X10Y172/NE2A1 INT_L_X6Y161/SE2A3 INT_L_X6Y162/LOGIC_OUTS_L15 INT_L_X6Y162/NN6BEG3 INT_L_X6Y162/SE2BEG3 INT_L_X6Y163/NN6A3 INT_L_X6Y164/NN6B3 INT_L_X6Y165/NN6C3 INT_L_X6Y166/NN6D3 INT_L_X6Y167/NN6E3 INT_L_X6Y168/NN6END3 INT_L_X6Y168/NR1BEG3 INT_L_X6Y169/NR1BEG3 INT_L_X6Y169/NR1END3 INT_L_X6Y170/EE2BEG3 INT_L_X6Y170/NR1END3 INT_L_X8Y160/IMUX_L23 INT_L_X8Y160/IMUX_L46 INT_L_X8Y160/SE2END3 INT_L_X8Y169/IMUX_L18 INT_L_X8Y169/SW2END0 INT_L_X8Y170/EE2END3 INT_L_X8Y170/ER1BEG_S0 INT_L_X8Y170/IMUX_L39 INT_L_X8Y171/ER1BEG0 INT_R_X11Y172/IMUX2 INT_R_X11Y172/NE2END1 INT_R_X7Y160/SE2A3 INT_R_X7Y161/SE2BEG3 INT_R_X7Y161/SE2END3 INT_R_X7Y170/EE2A3 INT_R_X9Y169/SW2A0 INT_R_X9Y170/SL1END0 INT_R_X9Y170/SW2BEG0 INT_R_X9Y171/ER1BEG1 INT_R_X9Y171/ER1END0 INT_R_X9Y171/SL1BEG0 VBRK_X29Y178/VBRK_ER1BEG1 
pips: BRAM_INT_INTERFACE_L_X6Y162/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU0->BRAM_LOGIC_OUTS_B15_2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y171/INT_L.ER1END1->>NE2BEG1 INT_L_X6Y162/INT_L.LOGIC_OUTS_L15->>NN6BEG3 INT_L_X6Y162/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_L_X6Y168/INT_L.NN6END3->>NR1BEG3 INT_L_X6Y169/INT_L.NR1END3->>NR1BEG3 INT_L_X6Y170/INT_L.NR1END3->>EE2BEG3 INT_L_X8Y160/INT_L.SE2END3->>IMUX_L23 INT_L_X8Y160/INT_L.SE2END3->>IMUX_L46 INT_L_X8Y169/INT_L.SW2END0->>IMUX_L18 INT_L_X8Y170/INT_L.EE2END3->>ER1BEG_S0 INT_L_X8Y170/INT_L.EE2END3->>IMUX_L39 INT_R_X11Y172/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.SE2END3->>SE2BEG3 INT_R_X9Y170/INT_R.SL1END0->>SW2BEG0 INT_R_X9Y171/INT_R.ER1END0->>ER1BEG1 INT_R_X9Y171/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[1]_i_4_n_0 - 
wires: CLBLM_L_X10Y160/CLBLM_SW2A3 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y161/CLBLM_M_D CLBLM_L_X8Y160/CLBLM_IMUX37 CLBLM_L_X8Y160/CLBLM_L_D4 DSP_R_X9Y160/DSP_SW2A3_0 INT_INTERFACE_R_X9Y160/INT_INTERFACE_SW2A3 INT_L_X10Y160/SW2A3 INT_L_X10Y161/LOGIC_OUTS_L15 INT_L_X10Y161/SW2BEG3 INT_L_X8Y160/IMUX_L37 INT_L_X8Y160/WL1END2 INT_R_X9Y160/SW2END3 INT_R_X9Y160/WL1BEG2 INT_R_X9Y161/SW2END_N0_3 VBRK_X29Y167/VBRK_SW2A3 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y161/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_L_X8Y160/INT_L.WL1END2->>IMUX_L37 INT_R_X9Y160/INT_R.SW2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[1] - 
wires: CLBLM_L_X10Y161/CLBLM_EE2A1 CLBLM_L_X10Y161/CLBLM_IMUX10 CLBLM_L_X10Y161/CLBLM_IMUX43 CLBLM_L_X10Y161/CLBLM_L_A4 CLBLM_L_X10Y161/CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_IMUX19 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y161/CLBLM_L_B2 CLBLM_L_X8Y161/CLBLM_M_B CLBLM_L_X8Y162/CLBLM_IMUX34 CLBLM_L_X8Y162/CLBLM_IMUX42 CLBLM_L_X8Y162/CLBLM_L_C6 CLBLM_L_X8Y162/CLBLM_L_D6 DSP_R_X9Y160/DSP_EE2A1_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EE2A1 INT_L_X10Y161/EE2END1 INT_L_X10Y161/IMUX_L10 INT_L_X10Y161/IMUX_L43 INT_L_X8Y161/EE2BEG1 INT_L_X8Y161/IMUX_L19 INT_L_X8Y161/LOGIC_OUTS_L13 INT_L_X8Y161/NR1BEG1 INT_L_X8Y162/IMUX_L34 INT_L_X8Y162/IMUX_L42 INT_L_X8Y162/NR1END1 INT_R_X9Y161/EE2A1 VBRK_X29Y168/VBRK_EE2A1 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y161/INT_L.EE2END1->>IMUX_L10 INT_L_X10Y161/INT_L.EE2END1->>IMUX_L43 INT_L_X8Y161/INT_L.LOGIC_OUTS_L13->>EE2BEG1 INT_L_X8Y161/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X8Y161/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y162/INT_L.NR1END1->>IMUX_L34 INT_L_X8Y162/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

PC_rep[2]_i_1_n_0 - 
wires: CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y160/CLBLM_M_A CLBLM_L_X8Y160/CLBLM_M_AMUX CLBLM_L_X8Y160/CLBLM_WR1END3 CLBLM_R_X7Y160/CLBLM_BYP3 CLBLM_R_X7Y160/CLBLM_M_CX CLBLM_R_X7Y160/CLBLM_WR1END3 INT_L_X8Y160/LOGIC_OUTS_L20 INT_L_X8Y160/WR1BEG3 INT_R_X7Y160/BYP3 INT_R_X7Y160/BYP_ALT3 INT_R_X7Y160/WR1END3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y160/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X7Y160/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y160/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[2]_i_2_n_0 - 
wires: CLBLM_L_X10Y160/CLBLM_WW2A3 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y161/CLBLM_L_D CLBLM_L_X8Y160/CLBLM_IMUX7 CLBLM_L_X8Y160/CLBLM_M_A1 DSP_R_X9Y160/DSP_WW2A3_0 INT_INTERFACE_R_X9Y160/INT_INTERFACE_WW2A3 INT_L_X10Y160/SL1END3 INT_L_X10Y160/WW2BEG3 INT_L_X10Y161/LOGIC_OUTS_L11 INT_L_X10Y161/SL1BEG3 INT_L_X8Y160/IMUX_L7 INT_L_X8Y160/WW2END3 INT_L_X8Y161/WW2END_N0_3 INT_R_X9Y160/WW2A3 VBRK_X29Y167/VBRK_WW2A3 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y160/INT_L.SL1END3->>WW2BEG3 INT_L_X10Y161/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X8Y160/INT_L.WW2END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[2]_i_3_n_0 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX11 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y160/CLBLM_M_A4 CLBLM_L_X8Y160/CLBLM_M_B INT_L_X8Y160/IMUX_L11 INT_L_X8Y160/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y160/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

din[2] - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX1 CLBLM_L_X8Y160/CLBLM_IMUX29 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y160/CLBLM_M_A3 CLBLM_L_X8Y160/CLBLM_M_AQ CLBLM_L_X8Y160/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_BYP3 CLBLM_L_X8Y161/CLBLM_M_CX CLBLM_L_X8Y161/CLBLM_NW2A3 CLBLM_L_X8Y162/CLBLM_NW2A3 CLBLM_R_X7Y161/CLBLM_IMUX13 CLBLM_R_X7Y161/CLBLM_L_B6 CLBLM_R_X7Y161/CLBLM_NW2A3 CLBLM_R_X7Y162/CLBLM_IMUX13 CLBLM_R_X7Y162/CLBLM_IMUX46 CLBLM_R_X7Y162/CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_L_D5 CLBLM_R_X7Y162/CLBLM_NW2A3 INT_L_X8Y160/IMUX_L1 INT_L_X8Y160/IMUX_L29 INT_L_X8Y160/LOGIC_OUTS_L4 INT_L_X8Y160/NL1BEG_N3 INT_L_X8Y160/NR1BEG3 INT_L_X8Y160/NW2BEG3 INT_L_X8Y161/BYP_ALT3 INT_L_X8Y161/BYP_L3 INT_L_X8Y161/FAN_ALT3 INT_L_X8Y161/FAN_BOUNCE3 INT_L_X8Y161/NR1END3 INT_L_X8Y161/NW2A3 INT_L_X8Y161/NW2BEG3 INT_L_X8Y162/NW2A3 INT_R_X7Y161/IMUX13 INT_R_X7Y161/NW2END3 INT_R_X7Y162/IMUX13 INT_R_X7Y162/IMUX46 INT_R_X7Y162/NW2END3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X8Y160/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y160/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y160/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X8Y160/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y160/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y161/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y161/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y161/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X8Y161/INT_L.NR1END3->>FAN_ALT3 INT_L_X8Y161/INT_L.NR1END3->>NW2BEG3 INT_R_X7Y161/INT_R.NW2END3->>IMUX13 INT_R_X7Y162/INT_R.NW2END3->>IMUX13 INT_R_X7Y162/INT_R.NW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

processor/instruction[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL1 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B13_0 CLBLM_L_X10Y161/CLBLM_IMUX46 CLBLM_L_X10Y161/CLBLM_L_D5 CLBLM_L_X10Y161/CLBLM_NE2A0 CLBLM_L_X10Y169/CLBLM_WW2A2 CLBLM_L_X8Y160/CLBLM_EE2A1 CLBLM_L_X8Y160/CLBLM_IMUX18 CLBLM_L_X8Y160/CLBLM_M_B2 CLBLM_L_X8Y169/CLBLM_IMUX22 CLBLM_L_X8Y169/CLBLM_M_C3 CLBLM_L_X8Y172/CLBLM_NW2A3 CLBLM_R_X11Y175/CLBLM_IMUX7 CLBLM_R_X11Y175/CLBLM_M_A1 CLBLM_R_X7Y160/CLBLM_EE2A1 CLBLM_R_X7Y172/CLBLM_IMUX30 CLBLM_R_X7Y172/CLBLM_L_C5 CLBLM_R_X7Y172/CLBLM_NW2A3 DSP_R_X9Y160/DSP_NE2A0_1 DSP_R_X9Y165/DSP_WW2A2_4 HCLK_L_X31Y182/HCLK_NN6E3 INT_INTERFACE_R_X9Y161/INT_INTERFACE_NE2A0 INT_INTERFACE_R_X9Y169/INT_INTERFACE_WW2A2 INT_L_X10Y160/NE2END_S3_0 INT_L_X10Y161/IMUX_L46 INT_L_X10Y161/NE2END0 INT_L_X10Y161/NL1BEG_N3 INT_L_X10Y161/NN2BEG3 INT_L_X10Y162/NN2A3 INT_L_X10Y163/NN2END3 INT_L_X10Y163/NN6BEG3 INT_L_X10Y164/NN6A3 INT_L_X10Y165/NN6B3 INT_L_X10Y166/NN6C3 INT_L_X10Y167/NN6D3 INT_L_X10Y168/NN6E3 INT_L_X10Y169/NN6BEG3 INT_L_X10Y169/NN6END3 INT_L_X10Y169/WW2BEG2 INT_L_X10Y170/NN6A3 INT_L_X10Y171/NN6B3 INT_L_X10Y172/NN6C3 INT_L_X10Y173/NN6D3 INT_L_X10Y174/NN6E3 INT_L_X10Y175/NE2BEG3 INT_L_X10Y175/NN6END3 INT_L_X10Y176/NE2A3 INT_L_X6Y160/EE2BEG1 INT_L_X6Y160/LOGIC_OUTS_L13 INT_L_X8Y160/EE2END1 INT_L_X8Y160/EL1BEG0 INT_L_X8Y160/IMUX_L18 INT_L_X8Y169/IMUX_L22 INT_L_X8Y169/NN2BEG3 INT_L_X8Y169/WW2END2 INT_L_X8Y170/NN2A3 INT_L_X8Y171/NN2END3 INT_L_X8Y171/NW2BEG3 INT_L_X8Y172/NW2A3 INT_R_X11Y175/IMUX7 INT_R_X11Y175/SL1END3 INT_R_X11Y176/NE2END3 INT_R_X11Y176/SL1BEG3 INT_R_X7Y160/EE2A1 INT_R_X7Y172/IMUX30 INT_R_X7Y172/NW2END3 INT_R_X9Y159/EL1END_S3_0 INT_R_X9Y160/EL1END0 INT_R_X9Y160/NE2BEG0 INT_R_X9Y161/NE2A0 INT_R_X9Y169/WW2A2 VBRK_X29Y168/VBRK_NE2A0 VBRK_X29Y176/VBRK_WW2A2 
pips: BRAM_INT_INTERFACE_L_X6Y160/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL1->BRAM_LOGIC_OUTS_B13_0 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y175/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y161/INT_L.NE2END0->>NL1BEG_N3 INT_L_X10Y161/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X10Y161/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X10Y163/INT_L.NN2END3->>NN6BEG3 INT_L_X10Y169/INT_L.NN6END3->>NN6BEG3 INT_L_X10Y169/INT_L.NN6END3->>WW2BEG2 INT_L_X10Y175/INT_L.NN6END3->>NE2BEG3 INT_L_X6Y160/INT_L.LOGIC_OUTS_L13->>EE2BEG1 INT_L_X8Y160/INT_L.EE2END1->>EL1BEG0 INT_L_X8Y160/INT_L.EE2END1->>IMUX_L18 INT_L_X8Y169/INT_L.WW2END2->>IMUX_L22 INT_L_X8Y169/INT_L.WW2END2->>NN2BEG3 INT_L_X8Y171/INT_L.NN2END3->>NW2BEG3 INT_R_X11Y175/INT_R.SL1END3->>IMUX7 INT_R_X11Y176/INT_R.NE2END3->>SL1BEG3 INT_R_X7Y172/INT_R.NW2END3->>IMUX30 INT_R_X9Y160/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[2]_i_4_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX37 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y161/CLBLM_L_AMUX CLBLM_L_X10Y161/CLBLM_L_D4 INT_L_X10Y161/IMUX_L37 INT_L_X10Y161/LOGIC_OUTS_L16 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y161/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[2] - 
wires: CLBLM_L_X10Y161/CLBLM_ER1BEG2 CLBLM_L_X10Y161/CLBLM_IMUX6 CLBLM_L_X10Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_IMUX14 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y161/CLBLM_L_B1 CLBLM_L_X8Y161/CLBLM_M_C CLBLM_L_X8Y161/CLBLM_M_CMUX CLBLM_L_X8Y162/CLBLM_IMUX33 CLBLM_L_X8Y162/CLBLM_IMUX41 CLBLM_L_X8Y162/CLBLM_L_C1 CLBLM_L_X8Y162/CLBLM_L_D1 DSP_R_X9Y160/DSP_ER1BEG2_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_ER1BEG2 INT_L_X10Y161/ER1END2 INT_L_X10Y161/IMUX_L6 INT_L_X8Y161/ER1BEG1 INT_L_X8Y161/IMUX_L14 INT_L_X8Y161/LOGIC_OUTS_L22 INT_L_X8Y161/NL1BEG_N3 INT_L_X8Y161/NR1BEG0 INT_L_X8Y162/IMUX_L33 INT_L_X8Y162/IMUX_L41 INT_L_X8Y162/NR1END0 INT_R_X9Y161/ER1BEG2 INT_R_X9Y161/ER1END1 VBRK_X29Y168/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y161/INT_L.ER1END2->>IMUX_L6 INT_L_X8Y161/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X8Y161/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X8Y161/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X8Y162/INT_L.NR1END0->>IMUX_L33 INT_L_X8Y162/INT_L.NR1END0->>IMUX_L41 INT_R_X9Y161/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y159/CLBLM_SW2A2 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y160/CLBLM_M_C CLBLM_R_X7Y159/CLBLM_SW2A2 CLBLM_R_X7Y160/CLBLM_BYP5 CLBLM_R_X7Y160/CLBLM_BYP6 CLBLM_R_X7Y160/CLBLM_L_BX CLBLM_R_X7Y160/CLBLM_M_DX INT_L_X8Y159/SW2A2 INT_L_X8Y160/LOGIC_OUTS_L14 INT_L_X8Y160/SW2BEG2 INT_R_X7Y159/NL1BEG2 INT_R_X7Y159/SW2END2 INT_R_X7Y160/BYP5 INT_R_X7Y160/BYP6 INT_R_X7Y160/BYP_ALT5 INT_R_X7Y160/BYP_ALT6 INT_R_X7Y160/BYP_BOUNCE5 INT_R_X7Y160/NL1END2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y160/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X7Y159/INT_R.SW2END2->>NL1BEG2 INT_R_X7Y160/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y160/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y160/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y160/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X7Y160/INT_R.NL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/ninst_addr[3] - 
wires: CLBLM_L_X10Y160/CLBLM_WW2A2 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y161/CLBLM_L_C CLBLM_L_X8Y160/CLBLM_IMUX22 CLBLM_L_X8Y160/CLBLM_M_C3 DSP_R_X9Y160/DSP_WW2A2_0 INT_INTERFACE_R_X9Y160/INT_INTERFACE_WW2A2 INT_L_X10Y160/SL1END2 INT_L_X10Y160/WW2BEG2 INT_L_X10Y161/LOGIC_OUTS_L10 INT_L_X10Y161/SL1BEG2 INT_L_X8Y160/IMUX_L22 INT_L_X8Y160/WW2END2 INT_R_X9Y160/WW2A2 VBRK_X29Y167/VBRK_WW2A2 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y160/INT_L.SL1END2->>WW2BEG2 INT_L_X10Y161/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X8Y160/INT_L.WW2END2->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

din[3] - 
wires: CLBLM_L_X8Y160/CLBLM_ER1BEG2 CLBLM_L_X8Y160/CLBLM_IMUX28 CLBLM_L_X8Y160/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_NE2A1 CLBLM_L_X8Y162/CLBLM_BYP6 CLBLM_L_X8Y162/CLBLM_EL1BEG3 CLBLM_L_X8Y162/CLBLM_M_DX CLBLM_L_X8Y162/CLBLM_NW2A1 CLBLM_R_X7Y160/CLBLM_ER1BEG2 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y160/CLBLM_L_BQ CLBLM_R_X7Y161/CLBLM_IMUX26 CLBLM_R_X7Y161/CLBLM_L_B4 CLBLM_R_X7Y161/CLBLM_NE2A1 CLBLM_R_X7Y162/CLBLM_EL1BEG3 CLBLM_R_X7Y162/CLBLM_IMUX26 CLBLM_R_X7Y162/CLBLM_IMUX39 CLBLM_R_X7Y162/CLBLM_L_B4 CLBLM_R_X7Y162/CLBLM_L_D3 CLBLM_R_X7Y162/CLBLM_NW2A1 INT_L_X8Y160/ER1END2 INT_L_X8Y160/IMUX_L28 INT_L_X8Y161/NE2END1 INT_L_X8Y161/NW2BEG1 INT_L_X8Y162/BYP_ALT6 INT_L_X8Y162/BYP_L6 INT_L_X8Y162/EL1END3 INT_L_X8Y162/NW2A1 INT_R_X7Y160/ER1BEG2 INT_R_X7Y160/LOGIC_OUTS1 INT_R_X7Y160/NE2BEG1 INT_R_X7Y160/NR1BEG1 INT_R_X7Y161/IMUX26 INT_R_X7Y161/NE2A1 INT_R_X7Y161/NR1END1 INT_R_X7Y162/EL1BEG3 INT_R_X7Y162/IMUX26 INT_R_X7Y162/IMUX39 INT_R_X7Y162/NL1BEG0 INT_R_X7Y162/NL1END_S3_0 INT_R_X7Y162/NW2END1 INT_R_X7Y163/EL1BEG_N3 INT_R_X7Y163/NL1END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y160/INT_L.ER1END2->>IMUX_L28 INT_L_X8Y161/INT_L.NE2END1->>NW2BEG1 INT_L_X8Y162/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y162/INT_L.EL1END3->>BYP_ALT6 INT_R_X7Y160/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X7Y160/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y161/INT_R.NR1END1->>IMUX26 INT_R_X7Y162/INT_R.NL1END_S3_0->>IMUX39 INT_R_X7Y162/INT_R.NW2END1->>IMUX26 INT_R_X7Y162/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y163/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[3]_i_3_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX33 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y161/CLBLM_L_A CLBLM_L_X10Y161/CLBLM_L_C1 INT_L_X10Y161/IMUX_L33 INT_L_X10Y161/LOGIC_OUTS_L8 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y161/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y161/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU1 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B8_3 CLBLM_L_X10Y161/CLBLM_IMUX24 CLBLM_L_X10Y161/CLBLM_IMUX30 CLBLM_L_X10Y161/CLBLM_L_C5 CLBLM_L_X10Y161/CLBLM_M_B5 CLBLM_L_X10Y163/CLBLM_EE4C0 CLBLM_L_X10Y168/CLBLM_WW2A3 CLBLM_L_X10Y172/CLBLM_IMUX3 CLBLM_L_X10Y172/CLBLM_L_A2 CLBLM_L_X10Y172/CLBLM_WR1END1 CLBLM_L_X8Y163/CLBLM_EE4A0 CLBLM_L_X8Y169/CLBLM_IMUX30 CLBLM_L_X8Y169/CLBLM_L_C5 CLBLM_L_X8Y172/CLBLM_WW2END0 CLBLM_R_X7Y163/CLBLM_EE4A0 CLBLM_R_X7Y172/CLBLM_IMUX42 CLBLM_R_X7Y172/CLBLM_L_D6 CLBLM_R_X7Y172/CLBLM_WW2END0 DSP_R_X9Y160/DSP_EE4C0_3 DSP_R_X9Y165/DSP_WW2A3_3 DSP_R_X9Y170/DSP_WR1END1_2 INT_INTERFACE_R_X9Y163/INT_INTERFACE_EE4C0 INT_INTERFACE_R_X9Y168/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WR1END1 INT_L_X10Y161/IMUX_L24 INT_L_X10Y161/IMUX_L30 INT_L_X10Y161/SW2END0 INT_L_X10Y161/WL1END3 INT_L_X10Y162/SE2A0 INT_L_X10Y162/WL1END_N1_3 INT_L_X10Y163/EE4END0 INT_L_X10Y163/NN6BEG0 INT_L_X10Y163/SE2BEG0 INT_L_X10Y164/NN6A0 INT_L_X10Y165/NN6B0 INT_L_X10Y166/NN6C0 INT_L_X10Y167/NN6D0 INT_L_X10Y168/NN6E0 INT_L_X10Y168/NN6END_S1_0 INT_L_X10Y168/WW2BEG3 INT_L_X10Y169/NN2BEG0 INT_L_X10Y169/NN6END0 INT_L_X10Y170/NN2A0 INT_L_X10Y170/NN2END_S2_0 INT_L_X10Y171/NN2END0 INT_L_X10Y171/NR1BEG0 INT_L_X10Y172/BYP_ALT1 INT_L_X10Y172/BYP_BOUNCE1 INT_L_X10Y172/IMUX_L3 INT_L_X10Y172/NR1END0 INT_L_X10Y172/WR1BEG1 INT_L_X6Y163/EE4BEG0 INT_L_X6Y163/LOGIC_OUTS_L8 INT_L_X8Y163/EE4B0 INT_L_X8Y168/WW2END3 INT_L_X8Y169/IMUX_L30 INT_L_X8Y169/NL1BEG_N3 INT_L_X8Y169/WW2END_N0_3 INT_L_X8Y172/WW2A0 INT_R_X11Y161/SW2A0 INT_R_X11Y161/WL1BEG3 INT_R_X11Y162/SE2END0 INT_R_X11Y162/SW2BEG0 INT_R_X11Y162/WL1BEG_N3 INT_R_X7Y163/EE4A0 INT_R_X7Y172/IMUX42 INT_R_X7Y172/WW2END0 INT_R_X9Y163/EE4C0 INT_R_X9Y168/WW2A3 INT_R_X9Y172/WR1END1 INT_R_X9Y172/WW2BEG0 VBRK_X29Y170/VBRK_EE4C0 VBRK_X29Y175/VBRK_WW2A3 VBRK_X29Y179/VBRK_WR1END1 
pips: BRAM_INT_INTERFACE_L_X6Y163/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU1->BRAM_LOGIC_OUTS_B8_3 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y161/INT_L.SW2END0->>IMUX_L24 INT_L_X10Y161/INT_L.WL1END3->>IMUX_L30 INT_L_X10Y163/INT_L.EE4END0->>NN6BEG0 INT_L_X10Y163/INT_L.EE4END0->>SE2BEG0 INT_L_X10Y168/INT_L.NN6END_S1_0->>WW2BEG3 INT_L_X10Y169/INT_L.NN6END0->>NN2BEG0 INT_L_X10Y171/INT_L.NN2END0->>NR1BEG0 INT_L_X10Y172/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y172/INT_L.BYP_BOUNCE1->>IMUX_L3 INT_L_X10Y172/INT_L.NR1END0->>BYP_ALT1 INT_L_X10Y172/INT_L.NR1END0->>WR1BEG1 INT_L_X6Y163/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X8Y169/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y169/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_R_X11Y162/INT_R.SE2END0->>SW2BEG0 INT_R_X11Y162/INT_R.SE2END0->>WL1BEG_N3 INT_R_X7Y172/INT_R.WW2END0->>IMUX42 INT_R_X9Y172/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[3]_i_4_n_0 - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX23 CLBLM_L_X10Y161/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y161/CLBLM_L_C3 CLBLM_L_X10Y161/CLBLM_M_B CLBLM_L_X10Y161/CLBLM_M_BMUX INT_L_X10Y161/IMUX_L23 INT_L_X10Y161/LOGIC_OUTS_L21 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y161/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X10Y161/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y161/INT_L.LOGIC_OUTS_L21->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[3] - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX0 CLBLM_L_X10Y161/CLBLM_L_A3 CLBLM_L_X10Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y161/CLBLM_IMUX13 CLBLM_L_X8Y161/CLBLM_L_B6 CLBLM_L_X8Y162/CLBLM_IMUX23 CLBLM_L_X8Y162/CLBLM_IMUX39 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y162/CLBLM_L_C3 CLBLM_L_X8Y162/CLBLM_L_D3 CLBLM_L_X8Y162/CLBLM_M_D DSP_R_X9Y160/DSP_ER1BEG0_2 INT_INTERFACE_R_X9Y162/INT_INTERFACE_ER1BEG0 INT_L_X10Y161/IMUX_L0 INT_L_X10Y161/SL1END0 INT_L_X10Y162/ER1END0 INT_L_X10Y162/SL1BEG0 INT_L_X8Y161/IMUX_L13 INT_L_X8Y161/SE2A3 INT_L_X8Y161/WL1END2 INT_L_X8Y162/IMUX_L23 INT_L_X8Y162/IMUX_L39 INT_L_X8Y162/LOGIC_OUTS_L15 INT_L_X8Y162/SE2BEG3 INT_R_X9Y161/ER1BEG_S0 INT_R_X9Y161/SE2END3 INT_R_X9Y161/WL1BEG2 INT_R_X9Y162/ER1BEG0 VBRK_X29Y169/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y161/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y162/INT_L.ER1END0->>SL1BEG0 INT_L_X8Y161/INT_L.WL1END2->>IMUX_L13 INT_L_X8Y162/INT_L.LOGIC_OUTS_L15->>IMUX_L23 INT_L_X8Y162/INT_L.LOGIC_OUTS_L15->>IMUX_L39 INT_L_X8Y162/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_R_X9Y161/INT_R.SE2END3->>ER1BEG_S0 INT_R_X9Y161/INT_R.SE2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

din[4] - 
wires: CLBLM_L_X8Y162/CLBLM_BYP1 CLBLM_L_X8Y162/CLBLM_M_AX CLBLM_L_X8Y162/CLBLM_WR1END2 CLBLM_L_X8Y163/CLBLM_NE2A1 CLBLM_R_X7Y161/CLBLM_IMUX14 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y161/CLBLM_L_B1 CLBLM_R_X7Y161/CLBLM_L_CQ CLBLM_R_X7Y162/CLBLM_IMUX25 CLBLM_R_X7Y162/CLBLM_IMUX36 CLBLM_R_X7Y162/CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_L_D2 CLBLM_R_X7Y162/CLBLM_WR1END2 CLBLM_R_X7Y163/CLBLM_NE2A1 INT_L_X8Y162/BYP_ALT1 INT_L_X8Y162/BYP_L1 INT_L_X8Y162/SE2A1 INT_L_X8Y162/WL1END0 INT_L_X8Y162/WR1BEG2 INT_L_X8Y163/NE2END1 INT_L_X8Y163/SE2BEG1 INT_R_X7Y161/FAN_BOUNCE_S3_2 INT_R_X7Y161/IMUX14 INT_R_X7Y161/LOGIC_OUTS2 INT_R_X7Y161/NL1BEG1 INT_R_X7Y162/FAN_ALT2 INT_R_X7Y162/FAN_BOUNCE2 INT_R_X7Y162/IMUX25 INT_R_X7Y162/IMUX36 INT_R_X7Y162/NE2BEG1 INT_R_X7Y162/NL1END1 INT_R_X7Y162/WR1END2 INT_R_X7Y163/NE2A1 INT_R_X9Y162/SE2END1 INT_R_X9Y162/WL1BEG0 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X8Y162/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y162/INT_L.WL1END0->>BYP_ALT1 INT_L_X8Y162/INT_L.WL1END0->>WR1BEG2 INT_L_X8Y163/INT_L.NE2END1->>SE2BEG1 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X7Y161/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X7Y162/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y162/INT_R.NL1END1->>FAN_ALT2 INT_R_X7Y162/INT_R.NL1END1->>IMUX25 INT_R_X7Y162/INT_R.NL1END1->>NE2BEG1 INT_R_X7Y162/INT_R.WR1END2->>IMUX36 INT_R_X9Y162/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

PC_rep[4]_i_4_n_0 - 
wires: CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y161/CLBLM_L_B CLBLM_L_X8Y161/CLBLM_WR1END2 CLBLM_R_X7Y161/CLBLM_IMUX5 CLBLM_R_X7Y161/CLBLM_L_A6 CLBLM_R_X7Y161/CLBLM_WR1END2 INT_L_X8Y161/LOGIC_OUTS_L9 INT_L_X8Y161/WR1BEG2 INT_R_X7Y161/IMUX5 INT_R_X7Y161/WR1END2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y161/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X7Y161/INT_R.WR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL2 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B10_0 CLBLM_L_X8Y169/CLBLM_EE2BEG2 CLBLM_L_X8Y169/CLBLM_IMUX38 CLBLM_L_X8Y169/CLBLM_M_D3 CLBLM_L_X8Y172/CLBLM_IMUX12 CLBLM_L_X8Y172/CLBLM_M_B6 CLBLM_L_X8Y175/CLBLM_EL1BEG1 CLBLM_L_X8Y175/CLBLM_IMUX3 CLBLM_L_X8Y175/CLBLM_L_A2 CLBLM_R_X7Y161/CLBLM_IMUX9 CLBLM_R_X7Y161/CLBLM_L_A5 CLBLM_R_X7Y163/CLBLM_IMUX4 CLBLM_R_X7Y163/CLBLM_M_A6 CLBLM_R_X7Y169/CLBLM_EE2BEG2 CLBLM_R_X7Y175/CLBLM_EL1BEG1 HCLK_R_X22Y182/HCLK_NN6E2 INT_L_X6Y160/LOGIC_OUTS_L10 INT_L_X6Y160/NE2BEG2 INT_L_X6Y161/NE2A2 INT_L_X8Y169/EE2A2 INT_L_X8Y169/IMUX_L38 INT_L_X8Y169/WR1END3 INT_L_X8Y172/IMUX_L12 INT_L_X8Y172/NW2END2 INT_L_X8Y175/EL1END1 INT_L_X8Y175/IMUX_L3 INT_R_X7Y161/FAN_ALT5 INT_R_X7Y161/FAN_BOUNCE5 INT_R_X7Y161/IMUX9 INT_R_X7Y161/NE2END2 INT_R_X7Y161/NN2BEG2 INT_R_X7Y162/NN2A2 INT_R_X7Y163/IMUX4 INT_R_X7Y163/NN2END2 INT_R_X7Y163/NN6BEG2 INT_R_X7Y164/NN6A2 INT_R_X7Y165/NN6B2 INT_R_X7Y166/NN6C2 INT_R_X7Y167/NN6D2 INT_R_X7Y168/NN6E2 INT_R_X7Y169/EE2BEG2 INT_R_X7Y169/NN6BEG2 INT_R_X7Y169/NN6END2 INT_R_X7Y170/NN6A2 INT_R_X7Y171/NN6B2 INT_R_X7Y172/NN6C2 INT_R_X7Y173/NN6D2 INT_R_X7Y174/NN6E2 INT_R_X7Y175/EL1BEG1 INT_R_X7Y175/NN6END2 INT_R_X9Y169/EE2END2 INT_R_X9Y169/NN2BEG2 INT_R_X9Y169/WR1BEG3 INT_R_X9Y170/NN2A2 INT_R_X9Y171/NN2END2 INT_R_X9Y171/NW2BEG2 INT_R_X9Y172/NW2A2 
pips: BRAM_INT_INTERFACE_L_X6Y160/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL2->BRAM_LOGIC_OUTS_B10_0 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X6Y160/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_L_X8Y169/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y172/INT_L.NW2END2->>IMUX_L12 INT_L_X8Y175/INT_L.EL1END1->>IMUX_L3 INT_R_X7Y161/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y161/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X7Y161/INT_R.NE2END2->>FAN_ALT5 INT_R_X7Y161/INT_R.NE2END2->>NN2BEG2 INT_R_X7Y163/INT_R.NN2END2->>IMUX4 INT_R_X7Y163/INT_R.NN2END2->>NN6BEG2 INT_R_X7Y169/INT_R.NN6END2->>EE2BEG2 INT_R_X7Y169/INT_R.NN6END2->>NN6BEG2 INT_R_X7Y175/INT_R.NN6END2->>EL1BEG1 INT_R_X9Y169/INT_R.EE2END2->>NN2BEG2 INT_R_X9Y169/INT_R.EE2END2->>WR1BEG3 INT_R_X9Y171/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[4]_i_5_n_0 - 
wires: CLBLM_R_X7Y161/CLBLM_IMUX10 CLBLM_R_X7Y161/CLBLM_L_A4 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y163/CLBLM_M_A INT_R_X7Y161/IMUX10 INT_R_X7Y161/SS2END0 INT_R_X7Y162/SS2A0 INT_R_X7Y163/LOGIC_OUTS12 INT_R_X7Y163/SS2BEG0 
pips: CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y163/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X7Y161/INT_R.SS2END0->>IMUX10 INT_R_X7Y163/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[4] - 
wires: CLBLM_L_X8Y161/CLBLM_IMUX16 CLBLM_L_X8Y161/CLBLM_L_B3 CLBLM_L_X8Y162/CLBLM_IMUX30 CLBLM_L_X8Y162/CLBLM_IMUX46 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y162/CLBLM_L_C5 CLBLM_L_X8Y162/CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_M_A INT_L_X8Y161/IMUX_L16 INT_L_X8Y161/SL1END0 INT_L_X8Y162/IMUX_L30 INT_L_X8Y162/IMUX_L46 INT_L_X8Y162/LOGIC_OUTS_L12 INT_L_X8Y162/NL1BEG_N3 INT_L_X8Y162/SL1BEG0 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y161/INT_L.SL1END0->>IMUX_L16 INT_L_X8Y162/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y162/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X8Y162/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y162/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PC_rep[5]_i_1_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_BYP1 CLBLM_R_X7Y160/CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_BYP0 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y162/CLBLM_L_AX CLBLM_R_X7Y162/CLBLM_L_C INT_R_X7Y160/BYP1 INT_R_X7Y160/BYP_ALT1 INT_R_X7Y160/SL1END3 INT_R_X7Y160/SR1BEG_S0 INT_R_X7Y161/SL1BEG3 INT_R_X7Y161/SR1END3 INT_R_X7Y162/BYP0 INT_R_X7Y162/BYP_ALT0 INT_R_X7Y162/LOGIC_OUTS10 INT_R_X7Y162/SR1BEG3 INT_R_X7Y162/SR1END_N3_3 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y160/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y160/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y160/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X7Y161/INT_R.SR1END3->>SL1BEG3 INT_R_X7Y162/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y162/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X7Y162/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[5]_i_2_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX33 CLBLM_R_X7Y162/CLBLM_L_C1 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y163/CLBLM_L_A INT_R_X7Y162/IMUX33 INT_R_X7Y162/SL1END0 INT_R_X7Y163/LOGIC_OUTS8 INT_R_X7Y163/SL1BEG0 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y162/INT_R.SL1END0->>IMUX33 INT_R_X7Y163/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[5]_i_3_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX23 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y162/CLBLM_L_C3 CLBLM_R_X7Y162/CLBLM_M_D INT_R_X7Y162/IMUX23 INT_R_X7Y162/LOGIC_OUTS15 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y162/INT_R.LOGIC_OUTS15->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[5]_i_4_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX30 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y162/CLBLM_L_C5 CLBLM_R_X7Y162/CLBLM_L_D INT_R_X7Y162/IMUX30 INT_R_X7Y162/LOGIC_OUTS11 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y162/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

din[5] - 
wires: CLBLM_L_X8Y162/CLBLM_BYP4 CLBLM_L_X8Y162/CLBLM_ER1BEG1 CLBLM_L_X8Y162/CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_ER1BEG1 CLBLM_R_X7Y162/CLBLM_IMUX14 CLBLM_R_X7Y162/CLBLM_IMUX21 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y162/CLBLM_L_AQ CLBLM_R_X7Y162/CLBLM_L_B1 CLBLM_R_X7Y162/CLBLM_L_C4 INT_L_X8Y162/BYP_ALT4 INT_L_X8Y162/BYP_L4 INT_L_X8Y162/ER1END1 INT_R_X7Y162/ER1BEG1 INT_R_X7Y162/IMUX14 INT_R_X7Y162/IMUX21 INT_R_X7Y162/LOGIC_OUTS0 INT_R_X7Y162/NL1BEG_N3 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y162/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y162/INT_L.ER1END1->>BYP_ALT4 INT_R_X7Y162/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y162/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y162/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y162/INT_R.NL1BEG_N3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

processor/instruction[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU2 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B13_3 CLBLM_L_X10Y173/CLBLM_ER1BEG3 CLBLM_L_X8Y172/CLBLM_IMUX35 CLBLM_L_X8Y172/CLBLM_M_C6 CLBLM_L_X8Y173/CLBLM_EE2A1 CLBLM_L_X8Y173/CLBLM_IMUX34 CLBLM_L_X8Y173/CLBLM_L_C6 CLBLM_R_X11Y174/CLBLM_IMUX18 CLBLM_R_X11Y174/CLBLM_M_B2 CLBLM_R_X7Y162/CLBLM_IMUX44 CLBLM_R_X7Y162/CLBLM_M_D4 CLBLM_R_X7Y163/CLBLM_IMUX5 CLBLM_R_X7Y163/CLBLM_L_A6 CLBLM_R_X7Y169/CLBLM_IMUX38 CLBLM_R_X7Y169/CLBLM_M_D3 CLBLM_R_X7Y173/CLBLM_EE2A1 DSP_R_X9Y170/DSP_ER1BEG3_3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_ER1BEG3 INT_L_X10Y173/ER1BEG_S0 INT_L_X10Y173/ER1END3 INT_L_X10Y174/ER1BEG0 INT_L_X10Y174/ER1END_N3_3 INT_L_X6Y163/ER1BEG2 INT_L_X6Y163/LOGIC_OUTS_L13 INT_L_X6Y163/NN6BEG1 INT_L_X6Y164/NN6A1 INT_L_X6Y165/NN6B1 INT_L_X6Y166/NN6C1 INT_L_X6Y167/NN6D1 INT_L_X6Y168/NN6E1 INT_L_X6Y169/EL1BEG3 INT_L_X6Y169/NL1BEG0 INT_L_X6Y169/NL1END_S3_0 INT_L_X6Y169/NN2BEG1 INT_L_X6Y169/NN6END1 INT_L_X6Y170/EL1BEG_N3 INT_L_X6Y170/NL1END0 INT_L_X6Y170/NN2A1 INT_L_X6Y171/NN2BEG1 INT_L_X6Y171/NN2END1 INT_L_X6Y172/NN2A1 INT_L_X6Y173/EE2BEG1 INT_L_X6Y173/NN2END1 INT_L_X8Y172/IMUX_L35 INT_L_X8Y172/SL1END1 INT_L_X8Y173/EE2END1 INT_L_X8Y173/ER1BEG2 INT_L_X8Y173/IMUX_L34 INT_L_X8Y173/SL1BEG1 INT_R_X11Y174/ER1END0 INT_R_X11Y174/IMUX18 INT_R_X7Y162/IMUX44 INT_R_X7Y162/SL1END2 INT_R_X7Y163/ER1END2 INT_R_X7Y163/IMUX5 INT_R_X7Y163/SL1BEG2 INT_R_X7Y169/EL1END3 INT_R_X7Y169/IMUX38 INT_R_X7Y173/EE2A1 INT_R_X9Y173/ER1BEG3 INT_R_X9Y173/ER1END2 VBRK_X29Y180/VBRK_ER1BEG3 
pips: BRAM_INT_INTERFACE_L_X6Y163/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU2->BRAM_LOGIC_OUTS_B13_3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y173/INT_L.ER1END3->>ER1BEG_S0 INT_L_X6Y163/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_L_X6Y163/INT_L.LOGIC_OUTS_L13->>NN6BEG1 INT_L_X6Y169/INT_L.NN6END1->>NL1BEG0 INT_L_X6Y169/INT_L.NN6END1->>NN2BEG1 INT_L_X6Y170/INT_L.NL1END0->>EL1BEG_N3 INT_L_X6Y171/INT_L.NN2END1->>NN2BEG1 INT_L_X6Y173/INT_L.NN2END1->>EE2BEG1 INT_L_X8Y172/INT_L.SL1END1->>IMUX_L35 INT_L_X8Y173/INT_L.EE2END1->>ER1BEG2 INT_L_X8Y173/INT_L.EE2END1->>IMUX_L34 INT_L_X8Y173/INT_L.EE2END1->>SL1BEG1 INT_R_X11Y174/INT_R.ER1END0->>IMUX18 INT_R_X7Y162/INT_R.SL1END2->>IMUX44 INT_R_X7Y163/INT_R.ER1END2->>IMUX5 INT_R_X7Y163/INT_R.ER1END2->>SL1BEG2 INT_R_X7Y169/INT_R.EL1END3->>IMUX38 INT_R_X9Y173/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

processor/stack_addr[5] - 
wires: CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y162/CLBLM_L_C CLBLM_L_X8Y163/CLBLM_NW2A2 CLBLM_R_X7Y163/CLBLM_IMUX3 CLBLM_R_X7Y163/CLBLM_L_A2 CLBLM_R_X7Y163/CLBLM_NW2A2 INT_L_X8Y162/LOGIC_OUTS_L10 INT_L_X8Y162/NW2BEG2 INT_L_X8Y163/NW2A2 INT_R_X7Y163/IMUX3 INT_R_X7Y163/NW2END2 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X8Y162/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_R_X7Y163/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[6]_i_1_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_BYP2 CLBLM_R_X7Y162/CLBLM_BYP5 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y162/CLBLM_L_AMUX CLBLM_R_X7Y162/CLBLM_L_BX CLBLM_R_X7Y162/CLBLM_L_CX INT_R_X7Y162/BYP2 INT_R_X7Y162/BYP5 INT_R_X7Y162/BYP_ALT2 INT_R_X7Y162/BYP_ALT5 INT_R_X7Y162/BYP_BOUNCE5 INT_R_X7Y162/FAN_ALT5 INT_R_X7Y162/FAN_BOUNCE5 INT_R_X7Y162/LOGIC_OUTS16 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y162/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y162/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y162/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y162/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y162/INT_R.BYP_BOUNCE5->>BYP_ALT2 INT_R_X7Y162/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y162/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X7Y162/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[6]_i_2_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX9 CLBLM_R_X7Y162/CLBLM_L_A5 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y163/CLBLM_L_C INT_R_X7Y162/IMUX9 INT_R_X7Y162/SR1BEG_S0 INT_R_X7Y162/SR1END3 INT_R_X7Y163/LOGIC_OUTS10 INT_R_X7Y163/SR1BEG3 INT_R_X7Y163/SR1END_N3_3 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y163/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y162/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y162/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y163/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[6]_i_3_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX6 CLBLM_R_X7Y162/CLBLM_L_A1 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y163/CLBLM_L_B INT_R_X7Y162/IMUX6 INT_R_X7Y162/SR1END2 INT_R_X7Y163/LOGIC_OUTS9 INT_R_X7Y163/SR1BEG2 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y162/INT_R.SR1END2->>IMUX6 INT_R_X7Y163/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[6]_i_4_n_0 - 
wires: CLBLM_R_X7Y162/CLBLM_IMUX10 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y162/CLBLM_L_A4 CLBLM_R_X7Y162/CLBLM_L_B INT_R_X7Y162/IMUX10 INT_R_X7Y162/LOGIC_OUTS9 
pips: CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y162/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

din[6] - 
wires: CLBLM_L_X8Y162/CLBLM_BYP3 CLBLM_L_X8Y162/CLBLM_ER1BEG2 CLBLM_L_X8Y162/CLBLM_M_CX CLBLM_R_X7Y162/CLBLM_ER1BEG2 CLBLM_R_X7Y162/CLBLM_IMUX3 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y162/CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_L_BQ INT_L_X8Y162/BYP_ALT3 INT_L_X8Y162/BYP_L3 INT_L_X8Y162/ER1END2 INT_R_X7Y162/ER1BEG2 INT_R_X7Y162/IMUX3 INT_R_X7Y162/LOGIC_OUTS1 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y162/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y162/INT_L.ER1END2->>BYP_ALT3 INT_R_X7Y162/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X7Y162/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

processor/instruction[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL3 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B15_0 CLBLM_L_X10Y175/CLBLM_IMUX7 CLBLM_L_X10Y175/CLBLM_M_A1 CLBLM_L_X10Y175/CLBLM_NE2A3 CLBLM_L_X8Y171/CLBLM_IMUX6 CLBLM_L_X8Y171/CLBLM_L_A1 CLBLM_L_X8Y171/CLBLM_NE2A3 CLBLM_L_X8Y173/CLBLM_EE2A3 CLBLM_L_X8Y173/CLBLM_IMUX46 CLBLM_L_X8Y173/CLBLM_L_D5 CLBLM_R_X7Y163/CLBLM_IMUX14 CLBLM_R_X7Y163/CLBLM_IMUX23 CLBLM_R_X7Y163/CLBLM_L_B1 CLBLM_R_X7Y163/CLBLM_L_C3 CLBLM_R_X7Y169/CLBLM_IMUX22 CLBLM_R_X7Y169/CLBLM_M_C3 CLBLM_R_X7Y171/CLBLM_NE2A3 CLBLM_R_X7Y173/CLBLM_EE2A3 DSP_R_X9Y175/DSP_NE2A3_0 HCLK_R_X26Y182/HCLK_NE2BEG3 INT_INTERFACE_R_X9Y175/INT_INTERFACE_NE2A3 INT_L_X10Y175/IMUX_L7 INT_L_X10Y175/NE2END3 INT_L_X6Y160/LOGIC_OUTS_L15 INT_L_X6Y160/NE2BEG3 INT_L_X6Y160/NN6BEG3 INT_L_X6Y161/NE2A3 INT_L_X6Y161/NN6A3 INT_L_X6Y162/NN6B3 INT_L_X6Y163/NN6C3 INT_L_X6Y164/NN6D3 INT_L_X6Y165/NN6E3 INT_L_X6Y166/NN6BEG3 INT_L_X6Y166/NN6END3 INT_L_X6Y167/NN6A3 INT_L_X6Y168/NN6B3 INT_L_X6Y169/NN6C3 INT_L_X6Y170/NN6D3 INT_L_X6Y171/NN6E3 INT_L_X6Y172/NN6END3 INT_L_X6Y172/NR1BEG3 INT_L_X6Y173/EE2BEG3 INT_L_X6Y173/NR1END3 INT_L_X8Y171/IMUX_L6 INT_L_X8Y171/NE2END3 INT_L_X8Y173/EE2END3 INT_L_X8Y173/IMUX_L46 INT_L_X8Y173/NE2BEG3 INT_L_X8Y174/NE2A3 INT_R_X7Y161/NE2END3 INT_R_X7Y161/NN2BEG3 INT_R_X7Y161/NN6BEG3 INT_R_X7Y162/NN2A3 INT_R_X7Y162/NN6A3 INT_R_X7Y163/IMUX14 INT_R_X7Y163/IMUX23 INT_R_X7Y163/NN2END3 INT_R_X7Y163/NN6B3 INT_R_X7Y164/NN6C3 INT_R_X7Y165/NN6D3 INT_R_X7Y166/NN6E3 INT_R_X7Y167/NN2BEG3 INT_R_X7Y167/NN6END3 INT_R_X7Y168/NN2A3 INT_R_X7Y169/IMUX22 INT_R_X7Y169/NN2END3 INT_R_X7Y169/NR1BEG3 INT_R_X7Y170/NE2BEG3 INT_R_X7Y170/NR1END3 INT_R_X7Y171/NE2A3 INT_R_X7Y173/EE2A3 INT_R_X9Y174/NE2BEG3 INT_R_X9Y174/NE2END3 INT_R_X9Y175/NE2A3 VBRK_X29Y183/VBRK_NE2A3 
pips: BRAM_INT_INTERFACE_L_X6Y160/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL3->BRAM_LOGIC_OUTS_B15_0 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y175/INT_L.NE2END3->>IMUX_L7 INT_L_X6Y160/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X6Y160/INT_L.LOGIC_OUTS_L15->>NN6BEG3 INT_L_X6Y166/INT_L.NN6END3->>NN6BEG3 INT_L_X6Y172/INT_L.NN6END3->>NR1BEG3 INT_L_X6Y173/INT_L.NR1END3->>EE2BEG3 INT_L_X8Y171/INT_L.NE2END3->>IMUX_L6 INT_L_X8Y173/INT_L.EE2END3->>IMUX_L46 INT_L_X8Y173/INT_L.EE2END3->>NE2BEG3 INT_R_X7Y161/INT_R.NE2END3->>NN2BEG3 INT_R_X7Y161/INT_R.NE2END3->>NN6BEG3 INT_R_X7Y163/INT_R.NN2END3->>IMUX14 INT_R_X7Y163/INT_R.NN2END3->>IMUX23 INT_R_X7Y167/INT_R.NN6END3->>NN2BEG3 INT_R_X7Y169/INT_R.NN2END3->>IMUX22 INT_R_X7Y169/INT_R.NN2END3->>NR1BEG3 INT_R_X7Y170/INT_R.NR1END3->>NE2BEG3 INT_R_X9Y174/INT_R.NE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

PC_rep[6]_i_5_n_0 - 
wires: CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y161/CLBLM_L_DMUX CLBLM_R_X7Y163/CLBLM_IMUX34 CLBLM_R_X7Y163/CLBLM_L_C6 INT_R_X7Y161/LOGIC_OUTS19 INT_R_X7Y161/NN2BEG1 INT_R_X7Y162/NN2A1 INT_R_X7Y163/IMUX34 INT_R_X7Y163/NN2END1 
pips: CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X7Y161/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X7Y163/INT_R.NN2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[6] - 
wires: CLBLM_L_X8Y161/CLBLM_IMUX23 CLBLM_L_X8Y161/CLBLM_L_C3 CLBLM_L_X8Y161/CLBLM_WL1END2 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y162/CLBLM_M_C CLBLM_R_X7Y161/CLBLM_IMUX21 CLBLM_R_X7Y161/CLBLM_IMUX37 CLBLM_R_X7Y161/CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_L_D4 CLBLM_R_X7Y161/CLBLM_WL1END2 INT_L_X8Y161/IMUX_L23 INT_L_X8Y161/SR1END3 INT_L_X8Y161/WL1BEG2 INT_L_X8Y162/LOGIC_OUTS_L14 INT_L_X8Y162/SR1BEG3 INT_L_X8Y162/SR1END_N3_3 INT_R_X7Y161/IMUX21 INT_R_X7Y161/IMUX37 INT_R_X7Y161/WL1END2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X8Y161/INT_L.SR1END3->>IMUX_L23 INT_L_X8Y161/INT_L.SR1END3->>WL1BEG2 INT_L_X8Y162/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_R_X7Y161/INT_R.WL1END2->>IMUX21 INT_R_X7Y161/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

processor/data_path_i/PC_rep[9]_i_6_n_0 - 
wires: CLBLM_L_X8Y161/CLBLM_IMUX30 CLBLM_L_X8Y161/CLBLM_L_C5 CLBLM_L_X8Y161/CLBLM_SW2A3 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y162/CLBLM_L_D CLBLM_R_X7Y161/CLBLM_IMUX30 CLBLM_R_X7Y161/CLBLM_IMUX46 CLBLM_R_X7Y161/CLBLM_L_C5 CLBLM_R_X7Y161/CLBLM_L_D5 CLBLM_R_X7Y161/CLBLM_SW2A3 INT_L_X8Y161/IMUX_L30 INT_L_X8Y161/SL1END3 INT_L_X8Y161/SW2A3 INT_L_X8Y162/LOGIC_OUTS_L11 INT_L_X8Y162/SL1BEG3 INT_L_X8Y162/SW2BEG3 INT_R_X7Y161/IMUX30 INT_R_X7Y161/IMUX46 INT_R_X7Y161/SW2END3 INT_R_X7Y162/SW2END_N0_3 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X8Y161/INT_L.SL1END3->>IMUX_L30 INT_L_X8Y162/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X8Y162/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_R_X7Y161/INT_R.SW2END3->>IMUX30 INT_R_X7Y161/INT_R.SW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PC_rep[7]_i_1_n_0 - 
wires: CLBLM_R_X7Y159/CLBLM_BYP1 CLBLM_R_X7Y159/CLBLM_BYP3 CLBLM_R_X7Y159/CLBLM_M_AX CLBLM_R_X7Y159/CLBLM_M_CX CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y160/CLBLM_M_C INT_R_X7Y159/BYP1 INT_R_X7Y159/BYP3 INT_R_X7Y159/BYP_ALT1 INT_R_X7Y159/BYP_ALT3 INT_R_X7Y159/FAN_ALT5 INT_R_X7Y159/FAN_BOUNCE5 INT_R_X7Y159/SL1END2 INT_R_X7Y160/LOGIC_OUTS14 INT_R_X7Y160/SL1BEG2 
pips: CLBLM_R_X7Y159/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y159/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y159/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y159/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y159/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y159/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X7Y159/INT_R.SL1END2->>BYP_ALT3 INT_R_X7Y159/INT_R.SL1END2->>FAN_ALT5 INT_R_X7Y160/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[7]_i_2_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX31 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y160/CLBLM_M_C5 CLBLM_R_X7Y160/CLBLM_M_D INT_R_X7Y160/IMUX31 INT_R_X7Y160/LOGIC_OUTS15 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y160/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[7]_i_3_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX35 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y160/CLBLM_M_B CLBLM_R_X7Y160/CLBLM_M_C6 INT_R_X7Y160/IMUX35 INT_R_X7Y160/LOGIC_OUTS13 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y160/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU3 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B10_3 CLBLM_L_X10Y172/CLBLM_IMUX28 CLBLM_L_X10Y172/CLBLM_M_C4 CLBLM_L_X10Y172/CLBLM_SE2A2 CLBLM_L_X8Y172/CLBLM_IMUX47 CLBLM_L_X8Y172/CLBLM_M_D5 CLBLM_L_X8Y173/CLBLM_IMUX0 CLBLM_L_X8Y173/CLBLM_L_A3 CLBLM_L_X8Y173/CLBLM_NE4C2 CLBLM_L_X8Y174/CLBLM_ER1BEG2 CLBLM_L_X8Y174/CLBLM_IMUX14 CLBLM_L_X8Y174/CLBLM_L_B1 CLBLM_L_X8Y174/CLBLM_SW2A1 CLBLM_R_X7Y160/CLBLM_IMUX15 CLBLM_R_X7Y160/CLBLM_IMUX47 CLBLM_R_X7Y160/CLBLM_M_B1 CLBLM_R_X7Y160/CLBLM_M_D5 CLBLM_R_X7Y169/CLBLM_IMUX19 CLBLM_R_X7Y169/CLBLM_L_B2 CLBLM_R_X7Y173/CLBLM_NE4C2 CLBLM_R_X7Y174/CLBLM_ER1BEG2 CLBLM_R_X7Y174/CLBLM_SW2A1 DSP_R_X9Y170/DSP_SE2A2_2 HCLK_L_X25Y182/HCLK_SW2END1 HCLK_R_X26Y182/HCLK_NW2A2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_SE2A2 INT_L_X10Y172/IMUX_L28 INT_L_X10Y172/SE2END2 INT_L_X6Y163/ER1BEG3 INT_L_X6Y163/LOGIC_OUTS_L10 INT_L_X6Y163/NN6BEG2 INT_L_X6Y164/NN6A2 INT_L_X6Y165/NN6B2 INT_L_X6Y166/NN6C2 INT_L_X6Y167/NN6D2 INT_L_X6Y168/NN6E2 INT_L_X6Y169/EL1BEG1 INT_L_X6Y169/NE6BEG2 INT_L_X6Y169/NN6END2 INT_L_X8Y172/BYP_ALT2 INT_L_X8Y172/BYP_ALT3 INT_L_X8Y172/BYP_BOUNCE2 INT_L_X8Y172/BYP_BOUNCE3 INT_L_X8Y172/IMUX_L47 INT_L_X8Y172/SL1END2 INT_L_X8Y173/BYP_BOUNCE_N3_2 INT_L_X8Y173/BYP_BOUNCE_N3_3 INT_L_X8Y173/IMUX_L0 INT_L_X8Y173/NE2BEG2 INT_L_X8Y173/NE6END2 INT_L_X8Y173/SL1BEG2 INT_L_X8Y174/ER1END2 INT_L_X8Y174/IMUX_L14 INT_L_X8Y174/NE2A2 INT_L_X8Y174/SW2A1 INT_L_X8Y175/NW2END2 INT_L_X8Y175/SW2BEG1 INT_R_X7Y160/IMUX15 INT_R_X7Y160/IMUX47 INT_R_X7Y160/SS2END3 INT_R_X7Y161/SS2A3 INT_R_X7Y161/SS2END_N0_3 INT_R_X7Y162/SL1END3 INT_R_X7Y162/SS2BEG3 INT_R_X7Y163/ER1END3 INT_R_X7Y163/SL1BEG3 INT_R_X7Y164/ER1END_N3_3 INT_R_X7Y169/EL1END1 INT_R_X7Y169/IMUX19 INT_R_X7Y169/NE6A2 INT_R_X7Y170/NE6B2 INT_R_X7Y171/NE6C2 INT_R_X7Y172/NE6D2 INT_R_X7Y173/NE6E2 INT_R_X7Y174/ER1BEG2 INT_R_X7Y174/SW2END1 INT_R_X9Y172/SE2A2 INT_R_X9Y173/SE2BEG2 INT_R_X9Y173/SL1END2 INT_R_X9Y174/NE2END2 INT_R_X9Y174/NW2BEG2 INT_R_X9Y174/SL1BEG2 INT_R_X9Y175/NW2A2 VBRK_X29Y179/VBRK_SE2A2 
pips: BRAM_INT_INTERFACE_L_X6Y163/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU3->BRAM_LOGIC_OUTS_B10_3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y172/INT_L.SE2END2->>IMUX_L28 INT_L_X6Y163/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_L_X6Y163/INT_L.LOGIC_OUTS_L10->>NN6BEG2 INT_L_X6Y169/INT_L.NN6END2->>EL1BEG1 INT_L_X6Y169/INT_L.NN6END2->>NE6BEG2 INT_L_X8Y172/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y172/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X8Y172/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X8Y172/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X8Y172/INT_L.SL1END2->>BYP_ALT2 INT_L_X8Y173/INT_L.BYP_BOUNCE_N3_2->>IMUX_L0 INT_L_X8Y173/INT_L.NE6END2->>NE2BEG2 INT_L_X8Y173/INT_L.NE6END2->>SL1BEG2 INT_L_X8Y174/INT_L.ER1END2->>IMUX_L14 INT_L_X8Y175/INT_L.NW2END2->>SW2BEG1 INT_R_X7Y160/INT_R.SS2END3->>IMUX15 INT_R_X7Y160/INT_R.SS2END3->>IMUX47 INT_R_X7Y162/INT_R.SL1END3->>SS2BEG3 INT_R_X7Y163/INT_R.ER1END3->>SL1BEG3 INT_R_X7Y169/INT_R.EL1END1->>IMUX19 INT_R_X7Y174/INT_R.SW2END1->>ER1BEG2 INT_R_X9Y173/INT_R.SL1END2->>SE2BEG2 INT_R_X9Y174/INT_R.NE2END2->>NW2BEG2 INT_R_X9Y174/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

PC_rep[7]_i_4_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX44 CLBLM_R_X7Y160/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y161/CLBLM_L_C INT_R_X7Y160/IMUX44 INT_R_X7Y160/SL1END2 INT_R_X7Y161/LOGIC_OUTS10 INT_R_X7Y161/SL1BEG2 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y160/INT_R.SL1END2->>IMUX44 INT_R_X7Y161/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[7] - 
wires: CLBLM_L_X8Y161/CLBLM_EL1BEG2 CLBLM_L_X8Y161/CLBLM_IMUX21 CLBLM_L_X8Y161/CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_EL1BEG2 CLBLM_R_X7Y161/CLBLM_IMUX23 CLBLM_R_X7Y161/CLBLM_IMUX39 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y161/CLBLM_L_C3 CLBLM_R_X7Y161/CLBLM_L_D3 CLBLM_R_X7Y161/CLBLM_M_D INT_L_X8Y161/EL1END2 INT_L_X8Y161/IMUX_L21 INT_R_X7Y161/EL1BEG2 INT_R_X7Y161/IMUX23 INT_R_X7Y161/IMUX39 INT_R_X7Y161/LOGIC_OUTS15 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y161/INT_L.EL1END2->>IMUX_L21 INT_R_X7Y161/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X7Y161/INT_R.LOGIC_OUTS15->>IMUX23 INT_R_X7Y161/INT_R.LOGIC_OUTS15->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

PC_rep[8]_i_1_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_BYP2 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y160/CLBLM_L_A CLBLM_R_X7Y160/CLBLM_L_CX CLBLM_R_X7Y161/CLBLM_BYP7 CLBLM_R_X7Y161/CLBLM_L_DX INT_L_X6Y159/WL1END3 INT_L_X6Y160/EL1BEG2 INT_L_X6Y160/EL1BEG3 INT_L_X6Y160/NL1BEG_N3 INT_L_X6Y160/NW2END_S0_0 INT_L_X6Y160/WL1END_N1_3 INT_L_X6Y161/EL1BEG_N3 INT_L_X6Y161/NW2END0 INT_R_X7Y159/WL1BEG3 INT_R_X7Y160/BYP2 INT_R_X7Y160/BYP_ALT2 INT_R_X7Y160/EL1END2 INT_R_X7Y160/EL1END3 INT_R_X7Y160/LOGIC_OUTS8 INT_R_X7Y160/NR1BEG3 INT_R_X7Y160/NW2BEG0 INT_R_X7Y160/WL1BEG_N3 INT_R_X7Y161/BYP7 INT_R_X7Y161/BYP_ALT7 INT_R_X7Y161/NR1END3 INT_R_X7Y161/NW2A0 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X6Y160/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X6Y160/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X6Y161/INT_L.NW2END0->>EL1BEG_N3 INT_R_X7Y160/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y160/INT_R.EL1END2->>BYP_ALT2 INT_R_X7Y160/INT_R.EL1END3->>NR1BEG3 INT_R_X7Y160/INT_R.LOGIC_OUTS8->>NW2BEG0 INT_R_X7Y160/INT_R.LOGIC_OUTS8->>WL1BEG_N3 INT_R_X7Y161/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y161/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

PC_rep[8]_i_2_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX6 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y160/CLBLM_L_A1 CLBLM_R_X7Y160/CLBLM_L_D INT_R_X7Y160/IMUX6 INT_R_X7Y160/LOGIC_OUTS11 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y160/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[8]_i_3_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX10 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y160/CLBLM_L_A4 CLBLM_R_X7Y160/CLBLM_L_B INT_R_X7Y160/IMUX10 INT_R_X7Y160/LOGIC_OUTS9 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y160/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X6Y160/BRAM_FIFO36_DOADOL4 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B13_1 CLBLM_L_X8Y167/CLBLM_EE2A1 CLBLM_L_X8Y167/CLBLM_IMUX19 CLBLM_L_X8Y167/CLBLM_L_B2 CLBLM_L_X8Y173/CLBLM_ER1BEG1 CLBLM_L_X8Y173/CLBLM_IMUX12 CLBLM_L_X8Y173/CLBLM_IMUX35 CLBLM_L_X8Y173/CLBLM_IMUX43 CLBLM_L_X8Y173/CLBLM_M_B6 CLBLM_L_X8Y173/CLBLM_M_C6 CLBLM_L_X8Y173/CLBLM_M_D6 CLBLM_R_X7Y160/CLBLM_IMUX19 CLBLM_R_X7Y160/CLBLM_IMUX42 CLBLM_R_X7Y160/CLBLM_L_B2 CLBLM_R_X7Y160/CLBLM_L_D6 CLBLM_R_X7Y167/CLBLM_EE2A1 CLBLM_R_X7Y173/CLBLM_ER1BEG1 CLBLM_R_X7Y173/CLBLM_IMUX16 CLBLM_R_X7Y173/CLBLM_IMUX30 CLBLM_R_X7Y173/CLBLM_L_B3 CLBLM_R_X7Y173/CLBLM_L_C5 CLBLM_R_X7Y174/CLBLM_IMUX0 CLBLM_R_X7Y174/CLBLM_IMUX25 CLBLM_R_X7Y174/CLBLM_IMUX33 CLBLM_R_X7Y174/CLBLM_L_A3 CLBLM_R_X7Y174/CLBLM_L_B5 CLBLM_R_X7Y174/CLBLM_L_C1 INT_L_X6Y160/SE2A1 INT_L_X6Y161/LOGIC_OUTS_L13 INT_L_X6Y161/NN6BEG1 INT_L_X6Y161/SE2BEG1 INT_L_X6Y162/NN6A1 INT_L_X6Y163/NN6B1 INT_L_X6Y164/NN6C1 INT_L_X6Y165/NN6D1 INT_L_X6Y166/NN6E1 INT_L_X6Y167/EE2BEG1 INT_L_X6Y167/NN6BEG1 INT_L_X6Y167/NN6END1 INT_L_X6Y168/NN6A1 INT_L_X6Y169/NN6B1 INT_L_X6Y170/NN6C1 INT_L_X6Y171/NN6D1 INT_L_X6Y172/NN6E1 INT_L_X6Y173/EL1BEG0 INT_L_X6Y173/EL1BEG3 INT_L_X6Y173/NL1BEG0 INT_L_X6Y173/NL1END_S3_0 INT_L_X6Y173/NN6END1 INT_L_X6Y174/EL1BEG_N3 INT_L_X6Y174/NL1END0 INT_L_X8Y167/EE2END1 INT_L_X8Y167/IMUX_L19 INT_L_X8Y173/ER1END1 INT_L_X8Y173/IMUX_L12 INT_L_X8Y173/IMUX_L35 INT_L_X8Y173/IMUX_L43 INT_R_X7Y160/IMUX19 INT_R_X7Y160/IMUX42 INT_R_X7Y160/SE2END1 INT_R_X7Y167/EE2A1 INT_R_X7Y172/EL1END_S3_0 INT_R_X7Y173/EL1END0 INT_R_X7Y173/EL1END3 INT_R_X7Y173/ER1BEG1 INT_R_X7Y173/IMUX16 INT_R_X7Y173/IMUX30 INT_R_X7Y173/NR1BEG0 INT_R_X7Y174/IMUX0 INT_R_X7Y174/IMUX25 INT_R_X7Y174/IMUX33 INT_R_X7Y174/NR1END0 
pips: BRAM_INT_INTERFACE_L_X6Y161/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOL4->BRAM_LOGIC_OUTS_B13_1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X6Y161/INT_L.LOGIC_OUTS_L13->>NN6BEG1 INT_L_X6Y161/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X6Y167/INT_L.NN6END1->>EE2BEG1 INT_L_X6Y167/INT_L.NN6END1->>NN6BEG1 INT_L_X6Y173/INT_L.NN6END1->>EL1BEG0 INT_L_X6Y173/INT_L.NN6END1->>NL1BEG0 INT_L_X6Y174/INT_L.NL1END0->>EL1BEG_N3 INT_L_X8Y167/INT_L.EE2END1->>IMUX_L19 INT_L_X8Y173/INT_L.ER1END1->>IMUX_L12 INT_L_X8Y173/INT_L.ER1END1->>IMUX_L35 INT_L_X8Y173/INT_L.ER1END1->>IMUX_L43 INT_R_X7Y160/INT_R.SE2END1->>IMUX19 INT_R_X7Y160/INT_R.SE2END1->>IMUX42 INT_R_X7Y173/INT_R.EL1END0->>ER1BEG1 INT_R_X7Y173/INT_R.EL1END0->>IMUX16 INT_R_X7Y173/INT_R.EL1END0->>NR1BEG0 INT_R_X7Y173/INT_R.EL1END3->>IMUX30 INT_R_X7Y174/INT_R.NR1END0->>IMUX0 INT_R_X7Y174/INT_R.NR1END0->>IMUX25 INT_R_X7Y174/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

PC_rep[8]_i_4_n_0 - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX36 CLBLM_R_X7Y160/CLBLM_L_D2 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y161/CLBLM_L_CMUX INT_R_X7Y160/IMUX36 INT_R_X7Y160/SR1END1 INT_R_X7Y161/LOGIC_OUTS18 INT_R_X7Y161/SR1BEG1 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y160/INT_R.SR1END1->>IMUX36 INT_R_X7Y161/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[8] - 
wires: CLBLM_L_X8Y161/CLBLM_EL1BEG1 CLBLM_L_X8Y161/CLBLM_IMUX34 CLBLM_L_X8Y161/CLBLM_L_C6 CLBLM_R_X7Y161/CLBLM_EL1BEG1 CLBLM_R_X7Y161/CLBLM_IMUX20 CLBLM_R_X7Y161/CLBLM_IMUX36 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y161/CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_L_D2 CLBLM_R_X7Y161/CLBLM_M_A CLBLM_R_X7Y161/CLBLM_M_AMUX INT_L_X8Y161/EL1END1 INT_L_X8Y161/IMUX_L34 INT_R_X7Y161/EL1BEG1 INT_R_X7Y161/IMUX20 INT_R_X7Y161/IMUX36 INT_R_X7Y161/LOGIC_OUTS20 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y161/INT_L.EL1END1->>IMUX_L34 INT_R_X7Y161/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X7Y161/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X7Y161/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PC_rep[9]_i_1_n_0 - 
wires: CLBLM_R_X7Y159/CLBLM_BYP5 CLBLM_R_X7Y159/CLBLM_L_BX CLBLM_R_X7Y160/CLBLM_BYP7 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y160/CLBLM_L_C CLBLM_R_X7Y160/CLBLM_L_CMUX CLBLM_R_X7Y160/CLBLM_L_DX INT_L_X6Y160/ER1BEG3 INT_L_X6Y160/SR1END2 INT_L_X6Y161/NW2END2 INT_L_X6Y161/SR1BEG2 INT_R_X7Y159/BYP5 INT_R_X7Y159/BYP_ALT5 INT_R_X7Y159/SR1END1 INT_R_X7Y160/BYP7 INT_R_X7Y160/BYP_ALT7 INT_R_X7Y160/ER1END3 INT_R_X7Y160/LOGIC_OUTS10 INT_R_X7Y160/LOGIC_OUTS18 INT_R_X7Y160/NW2BEG2 INT_R_X7Y160/SR1BEG1 INT_R_X7Y161/ER1END_N3_3 INT_R_X7Y161/NW2A2 
pips: CLBLM_R_X7Y159/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y160/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X6Y160/INT_L.SR1END2->>ER1BEG3 INT_L_X6Y161/INT_L.NW2END2->>SR1BEG2 INT_R_X7Y159/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y159/INT_R.SR1END1->>BYP_ALT5 INT_R_X7Y160/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y160/INT_R.ER1END3->>BYP_ALT7 INT_R_X7Y160/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X7Y160/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/ninst_addr[9] - 
wires: CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y162/CLBLM_L_A CLBLM_L_X8Y163/CLBLM_NW2A0 CLBLM_R_X7Y160/CLBLM_IMUX30 CLBLM_R_X7Y160/CLBLM_L_C5 CLBLM_R_X7Y163/CLBLM_NW2A0 INT_L_X6Y160/SE2A3 INT_L_X6Y161/SE2BEG3 INT_L_X6Y161/SW2END3 INT_L_X6Y162/SW2END_N0_3 INT_L_X8Y162/LOGIC_OUTS_L8 INT_L_X8Y162/NW2BEG0 INT_L_X8Y163/NW2A0 INT_R_X7Y160/IMUX30 INT_R_X7Y160/SE2END3 INT_R_X7Y161/SW2A3 INT_R_X7Y162/NW2END_S0_0 INT_R_X7Y162/SW2BEG3 INT_R_X7Y163/NW2END0 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X6Y161/INT_L.SW2END3->>SE2BEG3 INT_L_X8Y162/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X7Y160/INT_R.SE2END3->>IMUX30 INT_R_X7Y162/INT_R.NW2END_S0_0->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC_rep[9]_i_4_n_0 - 
wires: CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y161/CLBLM_L_C CLBLM_L_X8Y162/CLBLM_IMUX5 CLBLM_L_X8Y162/CLBLM_L_A6 INT_L_X8Y161/LOGIC_OUTS_L10 INT_L_X8Y161/NR1BEG2 INT_L_X8Y162/IMUX_L5 INT_L_X8Y162/NR1END2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y161/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y162/INT_L.NR1END2->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/instruction[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X6Y160/BRAM_FIFO36_DOADOU4 BRAM_L_X6Y160/BRAM_LOGIC_OUTS_B8_4 CLBLM_L_X8Y162/CLBLM_IMUX14 CLBLM_L_X8Y162/CLBLM_IMUX6 CLBLM_L_X8Y162/CLBLM_L_A1 CLBLM_L_X8Y162/CLBLM_L_B1 CLBLM_L_X8Y162/CLBLM_SE2A3 CLBLM_L_X8Y167/CLBLM_IMUX31 CLBLM_L_X8Y167/CLBLM_IMUX33 CLBLM_L_X8Y167/CLBLM_L_C1 CLBLM_L_X8Y167/CLBLM_M_C5 CLBLM_L_X8Y168/CLBLM_NE4C0 CLBLM_R_X7Y162/CLBLM_SE2A3 CLBLM_R_X7Y168/CLBLM_NE4C0 INT_L_X6Y163/EL1BEG3 INT_L_X6Y164/EL1BEG_N3 INT_L_X6Y164/LOGIC_OUTS_L8 INT_L_X6Y164/NE6BEG0 INT_L_X8Y162/IMUX_L14 INT_L_X8Y162/IMUX_L6 INT_L_X8Y162/NN6BEG3 INT_L_X8Y162/SE2END3 INT_L_X8Y163/NN6A3 INT_L_X8Y164/NN6B3 INT_L_X8Y165/NN6C3 INT_L_X8Y166/NN6D3 INT_L_X8Y167/IMUX_L31 INT_L_X8Y167/IMUX_L33 INT_L_X8Y167/NN6E3 INT_L_X8Y167/SL1END0 INT_L_X8Y167/SR1END3 INT_L_X8Y168/NE6END0 INT_L_X8Y168/NN6END3 INT_L_X8Y168/SL1BEG0 INT_L_X8Y168/SR1BEG3 INT_L_X8Y168/SR1END_N3_3 INT_R_X7Y162/SE2A3 INT_R_X7Y163/EL1END3 INT_R_X7Y163/SE2BEG3 INT_R_X7Y164/NE6A0 INT_R_X7Y165/NE6B0 INT_R_X7Y166/NE6C0 INT_R_X7Y167/NE6D0 INT_R_X7Y168/NE6E0 
pips: BRAM_INT_INTERFACE_L_X6Y164/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X6Y160/BRAM_L.BRAM_FIFO36_DOADOU4->BRAM_LOGIC_OUTS_B8_4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X6Y164/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_L_X6Y164/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X8Y162/INT_L.SE2END3->>IMUX_L14 INT_L_X8Y162/INT_L.SE2END3->>IMUX_L6 INT_L_X8Y162/INT_L.SE2END3->>NN6BEG3 INT_L_X8Y167/INT_L.SL1END0->>IMUX_L33 INT_L_X8Y167/INT_L.SR1END3->>IMUX_L31 INT_L_X8Y168/INT_L.NE6END0->>SL1BEG0 INT_L_X8Y168/INT_L.NN6END3->>SR1BEG3 INT_R_X7Y163/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

PC_rep[9]_i_5_n_0 - 
wires: CLBLM_L_X8Y162/CLBLM_IMUX10 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y162/CLBLM_L_A4 CLBLM_L_X8Y162/CLBLM_L_B INT_L_X8Y162/IMUX_L10 INT_L_X8Y162/LOGIC_OUTS_L9 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y162/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/portA[6] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX46 CLBLM_L_X10Y172/CLBLM_L_D5 CLBLM_L_X10Y174/CLBLM_BYP2 CLBLM_L_X10Y174/CLBLM_IMUX30 CLBLM_L_X10Y174/CLBLM_L_C5 CLBLM_L_X10Y174/CLBLM_L_CX CLBLM_L_X10Y175/CLBLM_IMUX39 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y175/CLBLM_L_D3 CLBLM_L_X10Y175/CLBLM_M_D HCLK_L_X31Y182/HCLK_SL1END3 INT_L_X10Y172/IMUX_L46 INT_L_X10Y172/SS2END3 INT_L_X10Y173/SS2A3 INT_L_X10Y173/SS2END_N0_3 INT_L_X10Y174/BYP_ALT2 INT_L_X10Y174/BYP_L2 INT_L_X10Y174/FAN_ALT1 INT_L_X10Y174/FAN_BOUNCE1 INT_L_X10Y174/IMUX_L30 INT_L_X10Y174/SL1END3 INT_L_X10Y174/SS2BEG3 INT_L_X10Y175/IMUX_L39 INT_L_X10Y175/LOGIC_OUTS_L15 INT_L_X10Y175/SL1BEG3 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y174/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y172/INT_L.SS2END3->>IMUX_L46 INT_L_X10Y174/INT_L.BYP_ALT2->>BYP_L2 INT_L_X10Y174/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y174/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X10Y174/INT_L.SL1END3->>FAN_ALT1 INT_L_X10Y174/INT_L.SL1END3->>IMUX_L30 INT_L_X10Y174/INT_L.SL1END3->>SS2BEG3 INT_L_X10Y175/INT_L.LOGIC_OUTS_L15->>IMUX_L39 INT_L_X10Y175/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

_carry__0_i_8_n_0 - 
wires: CLBLM_L_X10Y175/CLBLM_IMUX44 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y175/CLBLM_M_C CLBLM_L_X10Y175/CLBLM_M_D4 INT_L_X10Y175/IMUX_L44 INT_L_X10Y175/LOGIC_OUTS_L14 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y175/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/raa[2] - 
wires: CLBLL_L_X12Y173/CLBLL_EE4C0 CLBLL_L_X12Y174/CLBLL_IMUX24 CLBLL_L_X12Y174/CLBLL_LL_B5 CLBLM_L_X10Y171/CLBLM_NE4C0 CLBLM_L_X10Y173/CLBLM_EE4A0 CLBLM_L_X10Y174/CLBLM_NE2A3 CLBLM_L_X10Y175/CLBLM_IMUX47 CLBLM_L_X10Y175/CLBLM_M_D5 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y167/CLBLM_L_A CLBLM_L_X8Y174/CLBLM_BYP1 CLBLM_L_X8Y174/CLBLM_M_AX CLBLM_L_X8Y175/CLBLM_IMUX26 CLBLM_L_X8Y175/CLBLM_L_B4 CLBLM_R_X11Y172/CLBLM_IMUX22 CLBLM_R_X11Y172/CLBLM_M_C3 CLBLM_R_X11Y173/CLBLM_EE4C0 CLBLM_R_X11Y173/CLBLM_IMUX37 CLBLM_R_X11Y173/CLBLM_L_D4 CLBLM_R_X11Y174/CLBLM_IMUX23 CLBLM_R_X11Y174/CLBLM_IMUX37 CLBLM_R_X11Y174/CLBLM_L_C3 CLBLM_R_X11Y174/CLBLM_L_D4 DSP_R_X9Y170/DSP_EE4A0_3 DSP_R_X9Y170/DSP_NE2A3_4 DSP_R_X9Y170/DSP_NE4C0_1 HCLK_L_X25Y182/HCLK_NE2BEG0 HCLK_L_X31Y182/HCLK_NR1BEG3 HCLK_R_X26Y182/HCLK_NE2END_S3_0 INT_INTERFACE_R_X9Y171/INT_INTERFACE_NE4C0 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NE2A3 INT_L_X10Y170/EL1BEG3 INT_L_X10Y171/EL1BEG_N3 INT_L_X10Y171/NE2BEG3 INT_L_X10Y171/NE6END0 INT_L_X10Y171/NL1BEG_N3 INT_L_X10Y172/NE2A3 INT_L_X10Y173/EE4B0 INT_L_X10Y174/NE2END3 INT_L_X10Y174/NR1BEG3 INT_L_X10Y175/IMUX_L47 INT_L_X10Y175/NR1END3 INT_L_X12Y173/EE4END0 INT_L_X12Y173/NR1BEG0 INT_L_X12Y174/IMUX_L24 INT_L_X12Y174/NR1END0 INT_L_X8Y167/LOGIC_OUTS_L8 INT_L_X8Y167/NE6BEG0 INT_L_X8Y167/NN6BEG0 INT_L_X8Y168/NN6A0 INT_L_X8Y169/NN6B0 INT_L_X8Y170/NN6C0 INT_L_X8Y171/NN6D0 INT_L_X8Y172/NN6E0 INT_L_X8Y172/NN6END_S1_0 INT_L_X8Y173/EE4BEG0 INT_L_X8Y173/EL1BEG3 INT_L_X8Y173/NN6END0 INT_L_X8Y173/NR1BEG0 INT_L_X8Y174/BYP_ALT1 INT_L_X8Y174/BYP_L1 INT_L_X8Y174/EL1BEG_N3 INT_L_X8Y174/NE2BEG0 INT_L_X8Y174/NR1END0 INT_L_X8Y175/IMUX_L26 INT_L_X8Y175/NE2A0 INT_L_X8Y175/WR1END1 INT_R_X11Y170/EL1END3 INT_R_X11Y170/NR1BEG3 INT_R_X11Y171/NN2BEG3 INT_R_X11Y171/NR1END3 INT_R_X11Y172/IMUX22 INT_R_X11Y172/NE2END3 INT_R_X11Y172/NN2A3 INT_R_X11Y172/NN2BEG3 INT_R_X11Y173/EE4C0 INT_R_X11Y173/IMUX37 INT_R_X11Y173/NN2A3 INT_R_X11Y173/NN2END3 INT_R_X11Y174/IMUX23 INT_R_X11Y174/IMUX37 INT_R_X11Y174/NN2END3 INT_R_X9Y167/NE6A0 INT_R_X9Y168/NE6B0 INT_R_X9Y169/NE6C0 INT_R_X9Y170/NE6D0 INT_R_X9Y171/NE6E0 INT_R_X9Y173/EE4A0 INT_R_X9Y173/EL1END3 INT_R_X9Y173/NE2BEG3 INT_R_X9Y174/NE2A3 INT_R_X9Y174/NE2END_S3_0 INT_R_X9Y175/NE2END0 INT_R_X9Y175/WR1BEG1 VBRK_X29Y178/VBRK_NE4C0 VBRK_X29Y180/VBRK_EE4A0 VBRK_X29Y181/VBRK_NE2A3 VBRK_X34Y180/VBRK_EE4C0 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y174/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y171/INT_L.NE6END0->>EL1BEG_N3 INT_L_X10Y171/INT_L.NE6END0->>NL1BEG_N3 INT_L_X10Y171/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X10Y174/INT_L.NE2END3->>NR1BEG3 INT_L_X10Y175/INT_L.NR1END3->>IMUX_L47 INT_L_X12Y173/INT_L.EE4END0->>NR1BEG0 INT_L_X12Y174/INT_L.NR1END0->>IMUX_L24 INT_L_X8Y167/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X8Y167/INT_L.LOGIC_OUTS_L8->>NN6BEG0 INT_L_X8Y173/INT_L.NN6END0->>EE4BEG0 INT_L_X8Y173/INT_L.NN6END0->>NR1BEG0 INT_L_X8Y174/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y174/INT_L.NR1END0->>BYP_ALT1 INT_L_X8Y174/INT_L.NR1END0->>EL1BEG_N3 INT_L_X8Y174/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y175/INT_L.WR1END1->>IMUX_L26 INT_R_X11Y170/INT_R.EL1END3->>NR1BEG3 INT_R_X11Y171/INT_R.NR1END3->>NN2BEG3 INT_R_X11Y172/INT_R.NE2END3->>IMUX22 INT_R_X11Y172/INT_R.NE2END3->>NN2BEG3 INT_R_X11Y173/INT_R.NN2END3->>IMUX37 INT_R_X11Y174/INT_R.NN2END3->>IMUX23 INT_R_X11Y174/INT_R.NN2END3->>IMUX37 INT_R_X9Y173/INT_R.EL1END3->>NE2BEG3 INT_R_X9Y175/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

_carry__0_i_9_n_0 - 
wires: CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y174/CLBLM_M_B CLBLM_L_X10Y175/CLBLM_IMUX43 CLBLM_L_X10Y175/CLBLM_M_D6 HCLK_L_X31Y182/HCLK_NR1BEG1 INT_L_X10Y174/LOGIC_OUTS_L13 INT_L_X10Y174/NR1BEG1 INT_L_X10Y175/IMUX_L43 INT_L_X10Y175/NR1END1 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y174/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X10Y175/INT_L.NR1END1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_10_n_0 - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX30 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y174/CLBLM_L_A CLBLM_R_X11Y174/CLBLM_L_C5 INT_R_X11Y174/IMUX30 INT_R_X11Y174/LOGIC_OUTS8 INT_R_X11Y174/NL1BEG_N3 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X11Y174/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X11Y174/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[5][5] - 
wires: CLBLL_L_X12Y174/CLBLL_IMUX1 CLBLL_L_X12Y174/CLBLL_LL_A3 CLBLL_L_X12Y174/CLBLL_SW2A1 CLBLL_L_X12Y175/CLBLL_LL_BQ CLBLL_L_X12Y175/CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y174/CLBLM_IMUX3 CLBLM_R_X11Y174/CLBLM_L_A2 CLBLM_R_X11Y174/CLBLM_SW2A1 HCLK_L_X36Y182/HCLK_SR1END2 HCLK_L_X36Y182/HCLK_SW2END1 INT_L_X12Y174/FAN_ALT5 INT_L_X12Y174/FAN_BOUNCE5 INT_L_X12Y174/IMUX_L1 INT_L_X12Y174/SR1END2 INT_L_X12Y174/SW2A1 INT_L_X12Y175/LOGIC_OUTS_L5 INT_L_X12Y175/SR1BEG2 INT_L_X12Y175/SW2BEG1 INT_R_X11Y174/IMUX3 INT_R_X11Y174/SW2END1 VBRK_X34Y181/VBRK_SW2A1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y175/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X12Y174/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y174/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X12Y174/INT_L.SR1END2->>FAN_ALT5 INT_L_X12Y175/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_L_X12Y175/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X11Y174/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][5] - 
wires: CLBLL_L_X12Y174/CLBLL_IMUX11 CLBLL_L_X12Y174/CLBLL_LL_A4 CLBLL_L_X12Y174/CLBLL_SE2A1 CLBLM_R_X11Y174/CLBLM_IMUX10 CLBLM_R_X11Y174/CLBLM_L_A4 CLBLM_R_X11Y174/CLBLM_SE2A1 CLBLM_R_X11Y175/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y175/CLBLM_L_BQ HCLK_R_X32Y182/HCLK_SE2A1 HCLK_R_X32Y182/HCLK_SL1END1 INT_L_X12Y174/IMUX_L11 INT_L_X12Y174/SE2END1 INT_R_X11Y174/IMUX10 INT_R_X11Y174/SE2A1 INT_R_X11Y174/SL1END1 INT_R_X11Y175/LOGIC_OUTS1 INT_R_X11Y175/SE2BEG1 INT_R_X11Y175/SL1BEG1 VBRK_X34Y181/VBRK_SE2A1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y175/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X12Y174/INT_L.SE2END1->>IMUX_L11 INT_R_X11Y174/INT_R.SL1END1->>IMUX10 INT_R_X11Y175/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X11Y175/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/raa[0] - 
wires: CLBLL_L_X12Y173/CLBLL_EE4C1 CLBLL_L_X12Y173/CLBLL_IMUX8 CLBLL_L_X12Y173/CLBLL_LL_A5 CLBLL_L_X12Y173/CLBLL_NE2A0 CLBLL_L_X12Y173/CLBLL_WR1END2 CLBLL_L_X12Y174/CLBLL_IMUX10 CLBLL_L_X12Y174/CLBLL_L_A4 CLBLL_L_X12Y175/CLBLL_IMUX8 CLBLL_L_X12Y175/CLBLL_LL_A5 CLBLM_L_X10Y171/CLBLM_NE4C1 CLBLM_L_X10Y173/CLBLM_EE4A1 CLBLM_L_X10Y174/CLBLM_EE2A0 CLBLM_L_X10Y174/CLBLM_IMUX24 CLBLM_L_X10Y174/CLBLM_M_B5 CLBLM_L_X10Y175/CLBLM_IMUX31 CLBLM_L_X10Y175/CLBLM_M_C5 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y167/CLBLM_L_B CLBLM_L_X8Y174/CLBLM_IMUX0 CLBLM_L_X8Y174/CLBLM_IMUX24 CLBLM_L_X8Y174/CLBLM_IMUX8 CLBLM_L_X8Y174/CLBLM_L_A3 CLBLM_L_X8Y174/CLBLM_M_A5 CLBLM_L_X8Y174/CLBLM_M_B5 CLBLM_L_X8Y175/CLBLM_IMUX8 CLBLM_L_X8Y175/CLBLM_M_A5 CLBLM_R_X11Y172/CLBLM_IMUX9 CLBLM_R_X11Y172/CLBLM_L_A5 CLBLM_R_X11Y173/CLBLM_EE4C1 CLBLM_R_X11Y173/CLBLM_IMUX13 CLBLM_R_X11Y173/CLBLM_IMUX8 CLBLM_R_X11Y173/CLBLM_IMUX9 CLBLM_R_X11Y173/CLBLM_L_A5 CLBLM_R_X11Y173/CLBLM_L_B6 CLBLM_R_X11Y173/CLBLM_M_A5 CLBLM_R_X11Y173/CLBLM_NE2A0 CLBLM_R_X11Y173/CLBLM_WR1END2 CLBLM_R_X11Y174/CLBLM_IMUX25 CLBLM_R_X11Y174/CLBLM_IMUX8 CLBLM_R_X11Y174/CLBLM_IMUX9 CLBLM_R_X11Y174/CLBLM_L_A5 CLBLM_R_X11Y174/CLBLM_L_B5 CLBLM_R_X11Y174/CLBLM_M_A5 DSP_R_X9Y170/DSP_EE2A0_4 DSP_R_X9Y170/DSP_EE4A1_3 DSP_R_X9Y170/DSP_NE4C1_1 HCLK_L_X25Y182/HCLK_NL1BEG0 HCLK_L_X25Y182/HCLK_NL1END_S3_0 HCLK_L_X31Y182/HCLK_NN2BEG0 HCLK_L_X36Y182/HCLK_NL1BEG0 HCLK_L_X36Y182/HCLK_NL1END_S3_0 INT_INTERFACE_R_X9Y171/INT_INTERFACE_NE4C1 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2A0 INT_L_X10Y171/EL1BEG0 INT_L_X10Y171/NE6END1 INT_L_X10Y171/NN2BEG1 INT_L_X10Y172/NN2A1 INT_L_X10Y173/EE4B1 INT_L_X10Y173/EL1BEG0 INT_L_X10Y173/NE2BEG1 INT_L_X10Y173/NN2END1 INT_L_X10Y174/EE2END0 INT_L_X10Y174/IMUX_L24 INT_L_X10Y174/NE2A1 INT_L_X10Y174/NN2BEG0 INT_L_X10Y175/IMUX_L31 INT_L_X10Y175/NN2A0 INT_L_X10Y175/NN2END_S2_0 INT_L_X10Y176/NN2END0 INT_L_X12Y172/NE2END_S3_0 INT_L_X12Y173/EE4END1 INT_L_X12Y173/IMUX_L8 INT_L_X12Y173/NE2END0 INT_L_X12Y173/NR1BEG1 INT_L_X12Y173/WR1BEG2 INT_L_X12Y174/IMUX_L10 INT_L_X12Y174/NL1BEG0 INT_L_X12Y174/NL1END_S3_0 INT_L_X12Y174/NR1END1 INT_L_X12Y175/IMUX_L8 INT_L_X12Y175/NL1END0 INT_L_X8Y167/LOGIC_OUTS_L9 INT_L_X8Y167/NE6BEG1 INT_L_X8Y167/NN6BEG1 INT_L_X8Y168/NN6A1 INT_L_X8Y169/NN6B1 INT_L_X8Y170/NN6C1 INT_L_X8Y171/NN6D1 INT_L_X8Y172/NN6E1 INT_L_X8Y173/EE4BEG1 INT_L_X8Y173/NL1BEG0 INT_L_X8Y173/NL1END_S3_0 INT_L_X8Y173/NN6END1 INT_L_X8Y173/NR1BEG1 INT_L_X8Y174/EE2BEG0 INT_L_X8Y174/IMUX_L0 INT_L_X8Y174/IMUX_L24 INT_L_X8Y174/IMUX_L8 INT_L_X8Y174/NL1BEG0 INT_L_X8Y174/NL1END0 INT_L_X8Y174/NL1END_S3_0 INT_L_X8Y174/NR1END1 INT_L_X8Y175/IMUX_L8 INT_L_X8Y175/NL1END0 INT_R_X11Y170/EL1END_S3_0 INT_R_X11Y171/EL1END0 INT_R_X11Y171/NR1BEG0 INT_R_X11Y172/EL1END_S3_0 INT_R_X11Y172/IMUX9 INT_R_X11Y172/NE2BEG0 INT_R_X11Y172/NN2BEG0 INT_R_X11Y172/NR1END0 INT_R_X11Y173/EE4C1 INT_R_X11Y173/EL1END0 INT_R_X11Y173/IMUX13 INT_R_X11Y173/IMUX8 INT_R_X11Y173/IMUX9 INT_R_X11Y173/NE2A0 INT_R_X11Y173/NN2A0 INT_R_X11Y173/NN2END_S2_0 INT_R_X11Y173/WR1END2 INT_R_X11Y174/IMUX25 INT_R_X11Y174/IMUX8 INT_R_X11Y174/IMUX9 INT_R_X11Y174/NE2END1 INT_R_X11Y174/NN2END0 INT_R_X9Y167/NE6A1 INT_R_X9Y168/NE6B1 INT_R_X9Y169/NE6C1 INT_R_X9Y170/NE6D1 INT_R_X9Y171/NE6E1 INT_R_X9Y173/EE4A1 INT_R_X9Y174/EE2A0 VBRK_X29Y178/VBRK_NE4C1 VBRK_X29Y180/VBRK_EE4A1 VBRK_X29Y181/VBRK_EE2A0 VBRK_X34Y180/VBRK_EE4C1 VBRK_X34Y180/VBRK_NE2A0 VBRK_X34Y180/VBRK_WR1END2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y171/INT_L.NE6END1->>EL1BEG0 INT_L_X10Y171/INT_L.NE6END1->>NN2BEG1 INT_L_X10Y173/INT_L.NN2END1->>EL1BEG0 INT_L_X10Y173/INT_L.NN2END1->>NE2BEG1 INT_L_X10Y174/INT_L.EE2END0->>IMUX_L24 INT_L_X10Y174/INT_L.EE2END0->>NN2BEG0 INT_L_X10Y175/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X12Y173/INT_L.EE4END1->>NR1BEG1 INT_L_X12Y173/INT_L.EE4END1->>WR1BEG2 INT_L_X12Y173/INT_L.NE2END0->>IMUX_L8 INT_L_X12Y174/INT_L.NR1END1->>IMUX_L10 INT_L_X12Y174/INT_L.NR1END1->>NL1BEG0 INT_L_X12Y175/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y167/INT_L.LOGIC_OUTS_L9->>NE6BEG1 INT_L_X8Y167/INT_L.LOGIC_OUTS_L9->>NN6BEG1 INT_L_X8Y173/INT_L.NN6END1->>EE4BEG1 INT_L_X8Y173/INT_L.NN6END1->>NL1BEG0 INT_L_X8Y173/INT_L.NN6END1->>NR1BEG1 INT_L_X8Y174/INT_L.NL1END0->>EE2BEG0 INT_L_X8Y174/INT_L.NL1END0->>IMUX_L0 INT_L_X8Y174/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y174/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y174/INT_L.NR1END1->>NL1BEG0 INT_L_X8Y175/INT_L.NL1END0->>IMUX_L8 INT_R_X11Y171/INT_R.EL1END0->>NR1BEG0 INT_R_X11Y172/INT_R.NR1END0->>IMUX9 INT_R_X11Y172/INT_R.NR1END0->>NE2BEG0 INT_R_X11Y172/INT_R.NR1END0->>NN2BEG0 INT_R_X11Y173/INT_R.EL1END0->>IMUX8 INT_R_X11Y173/INT_R.EL1END0->>IMUX9 INT_R_X11Y173/INT_R.WR1END2->>IMUX13 INT_R_X11Y174/INT_R.NE2END1->>IMUX25 INT_R_X11Y174/INT_R.NN2END0->>IMUX8 INT_R_X11Y174/INT_R.NN2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

processor/raa[1] - 
wires: CLBLL_L_X12Y173/CLBLL_EE4C2 CLBLL_L_X12Y173/CLBLL_IMUX4 CLBLL_L_X12Y173/CLBLL_LL_A6 CLBLL_L_X12Y173/CLBLL_NE2A2 CLBLL_L_X12Y174/CLBLL_IMUX5 CLBLL_L_X12Y174/CLBLL_L_A6 CLBLL_L_X12Y175/CLBLL_IMUX4 CLBLL_L_X12Y175/CLBLL_LL_A6 CLBLL_L_X12Y175/CLBLL_NE4C2 CLBLM_L_X10Y171/CLBLM_NE4C2 CLBLM_L_X10Y173/CLBLM_EE4A2 CLBLM_L_X10Y174/CLBLM_IMUX12 CLBLM_L_X10Y174/CLBLM_M_B6 CLBLM_L_X10Y175/CLBLM_IMUX35 CLBLM_L_X10Y175/CLBLM_M_C6 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y167/CLBLM_L_C CLBLM_L_X8Y174/CLBLM_IMUX12 CLBLM_L_X8Y174/CLBLM_IMUX4 CLBLM_L_X8Y174/CLBLM_IMUX5 CLBLM_L_X8Y174/CLBLM_L_A6 CLBLM_L_X8Y174/CLBLM_M_A6 CLBLM_L_X8Y174/CLBLM_M_B6 CLBLM_L_X8Y175/CLBLM_IMUX4 CLBLM_L_X8Y175/CLBLM_M_A6 CLBLM_R_X11Y172/CLBLM_IMUX5 CLBLM_R_X11Y172/CLBLM_L_A6 CLBLM_R_X11Y173/CLBLM_EE4C2 CLBLM_R_X11Y173/CLBLM_IMUX25 CLBLM_R_X11Y173/CLBLM_IMUX4 CLBLM_R_X11Y173/CLBLM_IMUX5 CLBLM_R_X11Y173/CLBLM_L_A6 CLBLM_R_X11Y173/CLBLM_L_B5 CLBLM_R_X11Y173/CLBLM_M_A6 CLBLM_R_X11Y173/CLBLM_NE2A2 CLBLM_R_X11Y174/CLBLM_IMUX13 CLBLM_R_X11Y174/CLBLM_IMUX4 CLBLM_R_X11Y174/CLBLM_IMUX5 CLBLM_R_X11Y174/CLBLM_L_A6 CLBLM_R_X11Y174/CLBLM_L_B6 CLBLM_R_X11Y174/CLBLM_M_A6 CLBLM_R_X11Y175/CLBLM_NE4C2 DSP_R_X9Y170/DSP_EE4A2_3 DSP_R_X9Y170/DSP_NE4C2_1 HCLK_L_X25Y182/HCLK_NN2A2 HCLK_L_X31Y182/HCLK_NN2A2 HCLK_L_X36Y182/HCLK_NN2A2 HCLK_L_X36Y182/HCLK_SL1END2 HCLK_R_X32Y182/HCLK_NE6D2 INT_INTERFACE_R_X9Y171/INT_INTERFACE_NE4C2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE4A2 INT_L_X10Y171/NE2BEG2 INT_L_X10Y171/NE6BEG2 INT_L_X10Y171/NE6END2 INT_L_X10Y171/NN2BEG2 INT_L_X10Y172/NE2A2 INT_L_X10Y172/NN2A2 INT_L_X10Y173/EE4B2 INT_L_X10Y173/NN2BEG2 INT_L_X10Y173/NN2END2 INT_L_X10Y173/NR1BEG2 INT_L_X10Y174/IMUX_L12 INT_L_X10Y174/NN2A2 INT_L_X10Y174/NR1END2 INT_L_X10Y175/IMUX_L35 INT_L_X10Y175/NN2END2 INT_L_X12Y173/EE4END2 INT_L_X12Y173/IMUX_L4 INT_L_X12Y173/NE2END2 INT_L_X12Y173/NN2BEG2 INT_L_X12Y174/IMUX_L5 INT_L_X12Y174/NN2A2 INT_L_X12Y174/SL1END2 INT_L_X12Y175/IMUX_L4 INT_L_X12Y175/NE6END2 INT_L_X12Y175/NN2END2 INT_L_X12Y175/SL1BEG2 INT_L_X8Y167/LOGIC_OUTS_L10 INT_L_X8Y167/NE6BEG2 INT_L_X8Y167/NN6BEG2 INT_L_X8Y168/NN6A2 INT_L_X8Y169/NN6B2 INT_L_X8Y170/NN6C2 INT_L_X8Y171/NN6D2 INT_L_X8Y172/NN6E2 INT_L_X8Y173/EE4BEG2 INT_L_X8Y173/NN2BEG2 INT_L_X8Y173/NN6END2 INT_L_X8Y173/NR1BEG2 INT_L_X8Y174/IMUX_L12 INT_L_X8Y174/IMUX_L4 INT_L_X8Y174/IMUX_L5 INT_L_X8Y174/NN2A2 INT_L_X8Y174/NR1END2 INT_L_X8Y175/IMUX_L4 INT_L_X8Y175/NN2END2 INT_R_X11Y171/NE6A2 INT_R_X11Y172/IMUX5 INT_R_X11Y172/NE2BEG2 INT_R_X11Y172/NE2END2 INT_R_X11Y172/NE6B2 INT_R_X11Y172/NL1BEG1 INT_R_X11Y172/NN2BEG2 INT_R_X11Y172/NR1BEG2 INT_R_X11Y173/EE4C2 INT_R_X11Y173/IMUX25 INT_R_X11Y173/IMUX4 INT_R_X11Y173/IMUX5 INT_R_X11Y173/NE2A2 INT_R_X11Y173/NE6C2 INT_R_X11Y173/NL1END1 INT_R_X11Y173/NN2A2 INT_R_X11Y173/NR1END2 INT_R_X11Y174/IMUX13 INT_R_X11Y174/IMUX4 INT_R_X11Y174/IMUX5 INT_R_X11Y174/NE6D2 INT_R_X11Y174/NN2END2 INT_R_X11Y175/NE6E2 INT_R_X9Y167/NE6A2 INT_R_X9Y168/NE6B2 INT_R_X9Y169/NE6C2 INT_R_X9Y170/NE6D2 INT_R_X9Y171/NE6E2 INT_R_X9Y173/EE4A2 VBRK_X29Y178/VBRK_NE4C2 VBRK_X29Y180/VBRK_EE4A2 VBRK_X34Y180/VBRK_EE4C2 VBRK_X34Y180/VBRK_NE2A2 VBRK_X34Y183/VBRK_NE4C2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y167/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y171/INT_L.NE6END2->>NE2BEG2 INT_L_X10Y171/INT_L.NE6END2->>NE6BEG2 INT_L_X10Y171/INT_L.NE6END2->>NN2BEG2 INT_L_X10Y173/INT_L.NN2END2->>NN2BEG2 INT_L_X10Y173/INT_L.NN2END2->>NR1BEG2 INT_L_X10Y174/INT_L.NR1END2->>IMUX_L12 INT_L_X10Y175/INT_L.NN2END2->>IMUX_L35 INT_L_X12Y173/INT_L.EE4END2->>NN2BEG2 INT_L_X12Y173/INT_L.NE2END2->>IMUX_L4 INT_L_X12Y174/INT_L.SL1END2->>IMUX_L5 INT_L_X12Y175/INT_L.NE6END2->>SL1BEG2 INT_L_X12Y175/INT_L.NN2END2->>IMUX_L4 INT_L_X8Y167/INT_L.LOGIC_OUTS_L10->>NE6BEG2 INT_L_X8Y167/INT_L.LOGIC_OUTS_L10->>NN6BEG2 INT_L_X8Y173/INT_L.NN6END2->>EE4BEG2 INT_L_X8Y173/INT_L.NN6END2->>NN2BEG2 INT_L_X8Y173/INT_L.NN6END2->>NR1BEG2 INT_L_X8Y174/INT_L.NR1END2->>IMUX_L12 INT_L_X8Y174/INT_L.NR1END2->>IMUX_L4 INT_L_X8Y174/INT_L.NR1END2->>IMUX_L5 INT_L_X8Y175/INT_L.NN2END2->>IMUX_L4 INT_R_X11Y172/INT_R.NE2END2->>IMUX5 INT_R_X11Y172/INT_R.NE2END2->>NE2BEG2 INT_R_X11Y172/INT_R.NE2END2->>NL1BEG1 INT_R_X11Y172/INT_R.NE2END2->>NN2BEG2 INT_R_X11Y172/INT_R.NE2END2->>NR1BEG2 INT_R_X11Y173/INT_R.NL1END1->>IMUX25 INT_R_X11Y173/INT_R.NR1END2->>IMUX4 INT_R_X11Y173/INT_R.NR1END2->>IMUX5 INT_R_X11Y174/INT_R.NN2END2->>IMUX13 INT_R_X11Y174/INT_R.NN2END2->>IMUX4 INT_R_X11Y174/INT_R.NN2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

mem_reg[4][5] - 
wires: CLBLL_L_X12Y172/CLBLL_SE2A3 CLBLL_L_X12Y174/CLBLL_IMUX7 CLBLL_L_X12Y174/CLBLL_LL_A1 CLBLM_R_X11Y172/CLBLM_SE2A3 CLBLM_R_X11Y174/CLBLM_IMUX0 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y174/CLBLM_L_A3 CLBLM_R_X11Y174/CLBLM_L_CQ INT_L_X12Y172/NR1BEG3 INT_L_X12Y172/SE2END3 INT_L_X12Y173/NR1BEG3 INT_L_X12Y173/NR1END3 INT_L_X12Y174/IMUX_L7 INT_L_X12Y174/NR1END3 INT_R_X11Y172/SE2A3 INT_R_X11Y173/SE2BEG3 INT_R_X11Y173/SR1END3 INT_R_X11Y174/IMUX0 INT_R_X11Y174/LOGIC_OUTS2 INT_R_X11Y174/SR1BEG3 INT_R_X11Y174/SR1END_N3_3 VBRK_X34Y179/VBRK_SE2A3 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X12Y172/INT_L.SE2END3->>NR1BEG3 INT_L_X12Y173/INT_L.NR1END3->>NR1BEG3 INT_L_X12Y174/INT_L.NR1END3->>IMUX_L7 INT_R_X11Y173/INT_R.SR1END3->>SE2BEG3 INT_R_X11Y174/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X11Y174/INT_R.SR1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][5] - 
wires: CLBLL_L_X12Y174/CLBLL_IMUX2 CLBLL_L_X12Y174/CLBLL_LL_A2 CLBLL_L_X12Y174/CLBLL_LL_BQ CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y174/CLBLL_WW2A1 CLBLM_R_X11Y174/CLBLM_IMUX6 CLBLM_R_X11Y174/CLBLM_L_A1 CLBLM_R_X11Y174/CLBLM_WW2A1 INT_L_X10Y174/ER1BEG2 INT_L_X10Y174/WW2END1 INT_L_X12Y174/IMUX_L2 INT_L_X12Y174/LOGIC_OUTS_L5 INT_L_X12Y174/WW2BEG1 INT_R_X11Y174/ER1END2 INT_R_X11Y174/IMUX6 INT_R_X11Y174/WW2A1 VBRK_X34Y181/VBRK_WW2A1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y174/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y174/INT_L.WW2END1->>ER1BEG2 INT_L_X12Y174/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X12Y174/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X11Y174/INT_R.ER1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry__0_i_11_n_0 - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX34 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y174/CLBLM_L_C6 CLBLM_R_X11Y174/CLBLM_M_A INT_R_X11Y173/BYP_ALT6 INT_R_X11Y173/BYP_BOUNCE6 INT_R_X11Y173/FAN_BOUNCE_S3_0 INT_R_X11Y174/BYP_BOUNCE_N3_6 INT_R_X11Y174/FAN_ALT0 INT_R_X11Y174/FAN_BOUNCE0 INT_R_X11Y174/IMUX34 INT_R_X11Y174/LOGIC_OUTS12 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X11Y173/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X11Y173/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X11Y174/INT_R.BYP_BOUNCE_N3_6->>IMUX34 INT_R_X11Y174/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X11Y174/INT_R.LOGIC_OUTS12->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[1][5] - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX22 CLBLM_R_X11Y174/CLBLM_IMUX7 CLBLM_R_X11Y174/CLBLM_M_A1 CLBLM_R_X11Y174/CLBLM_M_C3 CLBLM_R_X11Y175/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y175/CLBLM_M_BQ HCLK_R_X32Y182/HCLK_SR1BEG3 HCLK_R_X32Y182/HCLK_SR1END2 HCLK_R_X32Y182/HCLK_SR1END_N3_3 INT_R_X11Y174/IMUX22 INT_R_X11Y174/IMUX7 INT_R_X11Y174/SR1END2 INT_R_X11Y174/SR1END3 INT_R_X11Y175/LOGIC_OUTS5 INT_R_X11Y175/NN2BEG1 INT_R_X11Y175/SR1BEG2 INT_R_X11Y175/SR1BEG3 INT_R_X11Y175/SR1END2 INT_R_X11Y175/SR1END_N3_3 INT_R_X11Y176/NN2A1 INT_R_X11Y176/SR1BEG2 INT_R_X11Y176/SR1END1 INT_R_X11Y177/NN2END1 INT_R_X11Y177/SR1BEG1 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y175/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X11Y174/INT_R.SR1END2->>IMUX22 INT_R_X11Y174/INT_R.SR1END3->>IMUX7 INT_R_X11Y175/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X11Y175/INT_R.LOGIC_OUTS5->>SR1BEG2 INT_R_X11Y175/INT_R.SR1END2->>SR1BEG3 INT_R_X11Y176/INT_R.SR1END1->>SR1BEG2 INT_R_X11Y177/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][5] - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX11 CLBLM_R_X11Y174/CLBLM_IMUX29 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y174/CLBLM_M_A4 CLBLM_R_X11Y174/CLBLM_M_C2 CLBLM_R_X11Y174/CLBLM_M_CQ INT_R_X11Y174/FAN_ALT5 INT_R_X11Y174/FAN_BOUNCE5 INT_R_X11Y174/IMUX11 INT_R_X11Y174/IMUX29 INT_R_X11Y174/LOGIC_OUTS6 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X11Y174/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y174/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X11Y174/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X11Y174/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][5] - 
wires: CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y174/CLBLM_L_BQ CLBLM_R_X11Y174/CLBLM_IMUX1 CLBLM_R_X11Y174/CLBLM_IMUX32 CLBLM_R_X11Y174/CLBLM_M_A3 CLBLM_R_X11Y174/CLBLM_M_C1 INT_L_X10Y174/EL1BEG0 INT_L_X10Y174/LOGIC_OUTS_L1 INT_R_X11Y173/EL1END_S3_0 INT_R_X11Y174/EL1END0 INT_R_X11Y174/IMUX1 INT_R_X11Y174/IMUX32 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X10Y174/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X11Y174/INT_R.EL1END0->>IMUX1 INT_R_X11Y174/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][5] - 
wires: CLBLL_L_X12Y174/CLBLL_WL1END3 CLBLL_L_X12Y175/CLBLL_SE2A0 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y174/CLBLM_M_BQ CLBLM_R_X11Y174/CLBLM_IMUX2 CLBLM_R_X11Y174/CLBLM_IMUX31 CLBLM_R_X11Y174/CLBLM_M_A2 CLBLM_R_X11Y174/CLBLM_M_C5 CLBLM_R_X11Y174/CLBLM_WL1END3 CLBLM_R_X11Y175/CLBLM_SE2A0 HCLK_L_X31Y182/HCLK_NN2BEG1 HCLK_L_X36Y182/HCLK_WL1BEG3 HCLK_R_X32Y182/HCLK_SS2END0 HCLK_R_X32Y182/HCLK_WL1END3 INT_L_X10Y174/LOGIC_OUTS_L5 INT_L_X10Y174/NN2BEG1 INT_L_X10Y175/NN2A1 INT_L_X10Y176/EL1BEG0 INT_L_X10Y176/NN2END1 INT_L_X12Y174/WL1BEG3 INT_L_X12Y175/SE2END0 INT_L_X12Y175/WL1BEG_N3 INT_R_X11Y174/IMUX2 INT_R_X11Y174/IMUX31 INT_R_X11Y174/SS2END0 INT_R_X11Y174/WL1END3 INT_R_X11Y175/EL1END_S3_0 INT_R_X11Y175/SE2A0 INT_R_X11Y175/SS2A0 INT_R_X11Y175/WL1END_N1_3 INT_R_X11Y176/EL1END0 INT_R_X11Y176/SE2BEG0 INT_R_X11Y176/SS2BEG0 VBRK_X34Y181/VBRK_WL1END3 VBRK_X34Y183/VBRK_SE2A0 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X10Y174/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X10Y176/INT_L.NN2END1->>EL1BEG0 INT_L_X12Y175/INT_L.SE2END0->>WL1BEG_N3 INT_R_X11Y174/INT_R.SS2END0->>IMUX2 INT_R_X11Y174/INT_R.WL1END3->>IMUX31 INT_R_X11Y176/INT_R.EL1END0->>SE2BEG0 INT_R_X11Y176/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry__0_i_12_n_0 - 
wires: CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y174/CLBLM_L_A CLBLM_L_X8Y175/CLBLM_IMUX25 CLBLM_L_X8Y175/CLBLM_L_B5 HCLK_L_X25Y182/HCLK_NR1BEG0 INT_L_X8Y174/LOGIC_OUTS_L8 INT_L_X8Y174/NR1BEG0 INT_L_X8Y175/IMUX_L25 INT_L_X8Y175/NR1END0 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X8Y174/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X8Y175/INT_L.NR1END0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[5][4] - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX21 CLBLM_L_X8Y174/CLBLM_IMUX9 CLBLM_L_X8Y174/CLBLM_L_A5 CLBLM_L_X8Y174/CLBLM_L_C4 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y175/CLBLM_M_AQ HCLK_L_X25Y182/HCLK_FAN_BOUNCE_S3_4 HCLK_L_X25Y182/HCLK_SL1END0 INT_L_X8Y174/FAN_BOUNCE_S3_4 INT_L_X8Y174/IMUX_L21 INT_L_X8Y174/IMUX_L9 INT_L_X8Y174/SL1END0 INT_L_X8Y175/FAN_ALT4 INT_L_X8Y175/FAN_BOUNCE4 INT_L_X8Y175/LOGIC_OUTS_L4 INT_L_X8Y175/SL1BEG0 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y175/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y174/INT_L.FAN_BOUNCE_S3_4->>IMUX_L21 INT_L_X8Y174/INT_L.SL1END0->>IMUX_L9 INT_L_X8Y175/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y175/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 INT_L_X8Y175/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][4] - 
wires: CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y173/CLBLM_L_AQ CLBLM_L_X8Y173/CLBLM_WW2A0 CLBLM_L_X8Y174/CLBLM_IMUX10 CLBLM_L_X8Y174/CLBLM_IMUX33 CLBLM_L_X8Y174/CLBLM_L_A4 CLBLM_L_X8Y174/CLBLM_L_C1 CLBLM_L_X8Y174/CLBLM_NE2A1 CLBLM_R_X7Y173/CLBLM_WW2A0 CLBLM_R_X7Y174/CLBLM_NE2A1 INT_L_X6Y173/ER1BEG1 INT_L_X6Y173/WW2END0 INT_L_X8Y173/LOGIC_OUTS_L0 INT_L_X8Y173/WW2BEG0 INT_L_X8Y174/IMUX_L10 INT_L_X8Y174/IMUX_L33 INT_L_X8Y174/NE2END1 INT_R_X7Y173/ER1END1 INT_R_X7Y173/NE2BEG1 INT_R_X7Y173/WW2A0 INT_R_X7Y174/NE2A1 
pips: CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X6Y173/INT_L.WW2END0->>ER1BEG1 INT_L_X8Y173/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X8Y174/INT_L.NE2END1->>IMUX_L10 INT_L_X8Y174/INT_L.NE2END1->>IMUX_L33 INT_R_X7Y173/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][4] - 
wires: CLBLM_L_X8Y174/CLBLM_EE2A3 CLBLM_L_X8Y174/CLBLM_IMUX23 CLBLM_L_X8Y174/CLBLM_IMUX6 CLBLM_L_X8Y174/CLBLM_L_A1 CLBLM_L_X8Y174/CLBLM_L_C3 CLBLM_R_X7Y174/CLBLM_EE2A3 CLBLM_R_X7Y174/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y174/CLBLM_M_AQ INT_L_X6Y173/WL1END3 INT_L_X6Y174/EE2BEG3 INT_L_X6Y174/NL1BEG_N3 INT_L_X6Y174/WL1END_N1_3 INT_L_X8Y174/EE2END3 INT_L_X8Y174/IMUX_L23 INT_L_X8Y174/IMUX_L6 INT_R_X7Y173/WL1BEG3 INT_R_X7Y174/EE2A3 INT_R_X7Y174/LOGIC_OUTS4 INT_R_X7Y174/WL1BEG_N3 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y174/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y174/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X6Y174/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X8Y174/INT_L.EE2END3->>IMUX_L23 INT_L_X8Y174/INT_L.EE2END3->>IMUX_L6 INT_R_X7Y174/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][4] - 
wires: CLBLM_L_X8Y174/CLBLM_ER1BEG1 CLBLM_L_X8Y174/CLBLM_IMUX20 CLBLM_L_X8Y174/CLBLM_IMUX3 CLBLM_L_X8Y174/CLBLM_L_A2 CLBLM_L_X8Y174/CLBLM_L_C2 CLBLM_R_X7Y174/CLBLM_ER1BEG1 CLBLM_R_X7Y174/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y174/CLBLM_L_AQ INT_L_X8Y174/ER1END1 INT_L_X8Y174/IMUX_L20 INT_L_X8Y174/IMUX_L3 INT_R_X7Y174/ER1BEG1 INT_R_X7Y174/LOGIC_OUTS0 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y174/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y174/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y174/INT_L.ER1END1->>IMUX_L3 INT_R_X7Y174/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry__0_i_13_n_0 - 
wires: CLBLM_L_X8Y175/CLBLM_IMUX13 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y175/CLBLM_L_B6 CLBLM_L_X8Y175/CLBLM_M_A INT_L_X8Y175/IMUX_L13 INT_L_X8Y175/LOGIC_OUTS_L12 INT_L_X8Y175/NL1BEG_N3 
pips: CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y175/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y175/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y175/INT_L.NL1BEG_N3->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[1][4] - 
wires: CLBLM_L_X8Y175/CLBLM_ER1BEG1 CLBLM_L_X8Y175/CLBLM_IMUX11 CLBLM_L_X8Y175/CLBLM_IMUX27 CLBLM_L_X8Y175/CLBLM_M_A4 CLBLM_L_X8Y175/CLBLM_M_B4 CLBLM_R_X7Y175/CLBLM_ER1BEG1 CLBLM_R_X7Y175/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y175/CLBLM_L_AQ INT_L_X8Y175/ER1END1 INT_L_X8Y175/IMUX_L11 INT_L_X8Y175/IMUX_L27 INT_R_X7Y175/ER1BEG1 INT_R_X7Y175/LOGIC_OUTS0 
pips: CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y175/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y175/INT_L.ER1END1->>IMUX_L11 INT_L_X8Y175/INT_L.ER1END1->>IMUX_L27 INT_R_X7Y175/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][4] - 
wires: CLBLM_L_X8Y174/CLBLM_EL1BEG3 CLBLM_L_X8Y175/CLBLM_IMUX15 CLBLM_L_X8Y175/CLBLM_IMUX7 CLBLM_L_X8Y175/CLBLM_M_A1 CLBLM_L_X8Y175/CLBLM_M_B1 CLBLM_R_X7Y174/CLBLM_EL1BEG3 CLBLM_R_X7Y175/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y175/CLBLM_M_AQ HCLK_L_X25Y182/HCLK_NR1BEG3 HCLK_R_X22Y182/HCLK_EL1BEG3 INT_L_X8Y174/EL1END3 INT_L_X8Y174/NR1BEG3 INT_L_X8Y175/IMUX_L15 INT_L_X8Y175/IMUX_L7 INT_L_X8Y175/NR1END3 INT_R_X7Y174/EL1BEG3 INT_R_X7Y175/EL1BEG_N3 INT_R_X7Y175/LOGIC_OUTS4 
pips: CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y175/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y174/INT_L.EL1END3->>NR1BEG3 INT_L_X8Y175/INT_L.NR1END3->>IMUX_L15 INT_L_X8Y175/INT_L.NR1END3->>IMUX_L7 INT_R_X7Y175/INT_R.LOGIC_OUTS4->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][4] - 
wires: CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y174/CLBLM_M_BQ CLBLM_L_X8Y174/CLBLM_WW2A1 CLBLM_L_X8Y175/CLBLM_EE2A1 CLBLM_L_X8Y175/CLBLM_IMUX18 CLBLM_L_X8Y175/CLBLM_IMUX2 CLBLM_L_X8Y175/CLBLM_M_A2 CLBLM_L_X8Y175/CLBLM_M_B2 CLBLM_R_X7Y174/CLBLM_WW2A1 CLBLM_R_X7Y175/CLBLM_EE2A1 HCLK_L_X21Y182/HCLK_NL1BEG1 INT_L_X6Y174/NL1BEG1 INT_L_X6Y174/WW2END1 INT_L_X6Y175/EE2BEG1 INT_L_X6Y175/NL1END1 INT_L_X8Y174/LOGIC_OUTS_L5 INT_L_X8Y174/WW2BEG1 INT_L_X8Y175/EE2END1 INT_L_X8Y175/IMUX_L18 INT_L_X8Y175/IMUX_L2 INT_R_X7Y174/WW2A1 INT_R_X7Y175/EE2A1 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X6Y174/INT_L.WW2END1->>NL1BEG1 INT_L_X6Y175/INT_L.NL1END1->>EE2BEG1 INT_L_X8Y174/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X8Y175/INT_L.EE2END1->>IMUX_L18 INT_L_X8Y175/INT_L.EE2END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][4] - 
wires: CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y174/CLBLM_L_AQ CLBLM_L_X8Y175/CLBLM_IMUX1 CLBLM_L_X8Y175/CLBLM_IMUX17 CLBLM_L_X8Y175/CLBLM_M_A3 CLBLM_L_X8Y175/CLBLM_M_B3 CLBLM_L_X8Y175/CLBLM_NW2A0 CLBLM_L_X8Y176/CLBLM_NE2A0 CLBLM_R_X7Y175/CLBLM_NW2A0 CLBLM_R_X7Y176/CLBLM_NE2A0 HCLK_L_X25Y182/HCLK_NW2A0 HCLK_R_X22Y182/HCLK_NW2END_S0_0 INT_L_X8Y174/LOGIC_OUTS_L0 INT_L_X8Y174/NW2BEG0 INT_L_X8Y175/IMUX_L1 INT_L_X8Y175/IMUX_L17 INT_L_X8Y175/NE2END_S3_0 INT_L_X8Y175/NW2A0 INT_L_X8Y175/SL1END0 INT_L_X8Y176/NE2END0 INT_L_X8Y176/SL1BEG0 INT_R_X7Y174/NW2END_S0_0 INT_R_X7Y175/NE2BEG0 INT_R_X7Y175/NW2END0 INT_R_X7Y176/NE2A0 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X8Y174/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y175/INT_L.SL1END0->>IMUX_L1 INT_L_X8Y175/INT_L.SL1END0->>IMUX_L17 INT_L_X8Y176/INT_L.NE2END0->>SL1BEG0 INT_R_X7Y175/INT_R.NW2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/muximm__23[7] - 
wires: CLBLM_L_X10Y174/CLBLM_EE2A1 CLBLM_L_X10Y174/CLBLM_IMUX42 CLBLM_L_X10Y174/CLBLM_L_D6 CLBLM_L_X10Y175/CLBLM_IMUX41 CLBLM_L_X10Y175/CLBLM_L_D1 CLBLM_L_X10Y175/CLBLM_SE2A0 CLBLM_L_X8Y174/CLBLM_IMUX39 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y174/CLBLM_L_B CLBLM_L_X8Y174/CLBLM_L_D3 CLBLM_L_X8Y174/CLBLM_WR1END2 CLBLM_L_X8Y175/CLBLM_EL1BEG0 CLBLM_R_X7Y174/CLBLM_WR1END2 CLBLM_R_X7Y175/CLBLM_EL1BEG0 DSP_R_X9Y170/DSP_EE2A1_4 DSP_R_X9Y175/DSP_SE2A0_0 HCLK_L_X25Y182/HCLK_EL1END_S3_0 HCLK_L_X25Y182/HCLK_NN2BEG1 HCLK_R_X22Y182/HCLK_NL1BEG1 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X9Y175/INT_INTERFACE_SE2A0 INT_L_X10Y174/EE2END1 INT_L_X10Y174/IMUX_L42 INT_L_X10Y175/IMUX_L41 INT_L_X10Y175/SE2END0 INT_L_X8Y174/EE2BEG1 INT_L_X8Y174/EL1END_S3_0 INT_L_X8Y174/IMUX_L39 INT_L_X8Y174/LOGIC_OUTS_L9 INT_L_X8Y174/NN2BEG1 INT_L_X8Y174/WR1BEG2 INT_L_X8Y175/EL1END0 INT_L_X8Y175/NN2A1 INT_L_X8Y176/EL1BEG0 INT_L_X8Y176/NN2END1 INT_R_X7Y174/NL1BEG1 INT_R_X7Y174/WR1END2 INT_R_X7Y175/EL1BEG0 INT_R_X7Y175/NL1END1 INT_R_X9Y174/EE2A1 INT_R_X9Y175/EL1END_S3_0 INT_R_X9Y175/SE2A0 INT_R_X9Y176/EL1END0 INT_R_X9Y176/SE2BEG0 VBRK_X29Y181/VBRK_EE2A1 VBRK_X29Y183/VBRK_SE2A0 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y174/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y174/INT_L.EE2END1->>IMUX_L42 INT_L_X10Y175/INT_L.SE2END0->>IMUX_L41 INT_L_X8Y174/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X8Y174/INT_L.LOGIC_OUTS_L9->>EE2BEG1 INT_L_X8Y174/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X8Y174/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_L_X8Y176/INT_L.NN2END1->>EL1BEG0 INT_R_X7Y174/INT_R.WR1END2->>NL1BEG1 INT_R_X7Y175/INT_R.NL1END1->>EL1BEG0 INT_R_X9Y176/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_30_n_0 - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX10 CLBLM_L_X10Y172/CLBLM_L_A4 CLBLM_L_X10Y172/CLBLM_SE2A1 CLBLM_L_X10Y173/CLBLM_EE2BEG1 CLBLM_L_X10Y174/CLBLM_EE2BEG0 CLBLM_L_X10Y175/CLBLM_IMUX2 CLBLM_L_X10Y175/CLBLM_M_A2 CLBLM_L_X10Y177/CLBLM_NE4C0 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y173/CLBLM_L_A CLBLM_L_X8Y174/CLBLM_IMUX19 CLBLM_L_X8Y174/CLBLM_L_B2 CLBLM_L_X8Y175/CLBLM_IMUX0 CLBLM_L_X8Y175/CLBLM_L_A3 CLBLM_R_X11Y172/CLBLM_IMUX11 CLBLM_R_X11Y172/CLBLM_M_A4 CLBLM_R_X11Y173/CLBLM_IMUX18 CLBLM_R_X11Y173/CLBLM_M_B2 CLBLM_R_X11Y174/CLBLM_IMUX17 CLBLM_R_X11Y174/CLBLM_M_B3 CLBLM_R_X11Y175/CLBLM_IMUX2 CLBLM_R_X11Y175/CLBLM_M_A2 DSP_R_X9Y170/DSP_EE2BEG0_4 DSP_R_X9Y170/DSP_EE2BEG1_3 DSP_R_X9Y170/DSP_SE2A1_2 DSP_R_X9Y175/DSP_NE4C0_2 HCLK_L_X25Y182/HCLK_NW2END_S0_0 HCLK_R_X26Y182/HCLK_NE6B0 HCLK_R_X26Y182/HCLK_NW2A0 HCLK_R_X32Y182/HCLK_NN2A1 INT_INTERFACE_R_X9Y172/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE2BEG1 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2BEG0 INT_INTERFACE_R_X9Y177/INT_INTERFACE_NE4C0 INT_L_X10Y172/IMUX_L10 INT_L_X10Y172/SE2END1 INT_L_X10Y173/EE2A1 INT_L_X10Y174/EE2A0 INT_L_X10Y175/IMUX_L2 INT_L_X10Y175/SW2END0 INT_L_X10Y176/SE2A0 INT_L_X10Y177/NE6END0 INT_L_X10Y177/SE2BEG0 INT_L_X8Y173/ER1BEG1 INT_L_X8Y173/LOGIC_OUTS_L8 INT_L_X8Y173/NE2BEG0 INT_L_X8Y173/NE6BEG0 INT_L_X8Y174/IMUX_L19 INT_L_X8Y174/NE2A0 INT_L_X8Y174/NW2END_S0_0 INT_L_X8Y174/WR1END1 INT_L_X8Y175/IMUX_L0 INT_L_X8Y175/NW2END0 INT_R_X11Y172/IMUX11 INT_R_X11Y172/SL1END1 INT_R_X11Y173/EE2END1 INT_R_X11Y173/IMUX18 INT_R_X11Y173/NN2BEG1 INT_R_X11Y173/SL1BEG1 INT_R_X11Y174/EE2END0 INT_R_X11Y174/IMUX17 INT_R_X11Y174/NN2A1 INT_R_X11Y175/IMUX2 INT_R_X11Y175/NN2END1 INT_R_X11Y175/SW2A0 INT_R_X11Y176/SE2END0 INT_R_X11Y176/SW2BEG0 INT_R_X9Y172/SE2A1 INT_R_X9Y173/EE2BEG1 INT_R_X9Y173/ER1END1 INT_R_X9Y173/NE2END_S3_0 INT_R_X9Y173/NE6A0 INT_R_X9Y173/SE2BEG1 INT_R_X9Y174/EE2BEG0 INT_R_X9Y174/NE2END0 INT_R_X9Y174/NE6B0 INT_R_X9Y174/NW2BEG0 INT_R_X9Y174/WR1BEG1 INT_R_X9Y175/NE6C0 INT_R_X9Y175/NW2A0 INT_R_X9Y176/NE6D0 INT_R_X9Y177/NE6E0 VBRK_X29Y179/VBRK_SE2A1 VBRK_X29Y180/VBRK_EE2BEG1 VBRK_X29Y181/VBRK_EE2BEG0 VBRK_X29Y185/VBRK_NE4C0 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y175/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y172/INT_L.SE2END1->>IMUX_L10 INT_L_X10Y175/INT_L.SW2END0->>IMUX_L2 INT_L_X10Y177/INT_L.NE6END0->>SE2BEG0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X8Y173/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X8Y174/INT_L.WR1END1->>IMUX_L19 INT_L_X8Y175/INT_L.NW2END0->>IMUX_L0 INT_R_X11Y172/INT_R.SL1END1->>IMUX11 INT_R_X11Y173/INT_R.EE2END1->>IMUX18 INT_R_X11Y173/INT_R.EE2END1->>NN2BEG1 INT_R_X11Y173/INT_R.EE2END1->>SL1BEG1 INT_R_X11Y174/INT_R.EE2END0->>IMUX17 INT_R_X11Y175/INT_R.NN2END1->>IMUX2 INT_R_X11Y176/INT_R.SE2END0->>SW2BEG0 INT_R_X9Y173/INT_R.ER1END1->>EE2BEG1 INT_R_X9Y173/INT_R.ER1END1->>SE2BEG1 INT_R_X9Y174/INT_R.NE2END0->>EE2BEG0 INT_R_X9Y174/INT_R.NE2END0->>NW2BEG0 INT_R_X9Y174/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

_carry__0_i_19_n_0 - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX13 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y174/CLBLM_L_B6 CLBLM_L_X8Y174/CLBLM_M_C CLBLM_L_X8Y174/CLBLM_M_CMUX INT_L_X8Y174/IMUX_L13 INT_L_X8Y174/LOGIC_OUTS_L22 INT_L_X8Y174/NL1BEG_N3 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y174/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y174/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X8Y174/INT_L.NL1BEG_N3->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_32_n_0 - 
wires: CLBLL_L_X12Y172/CLBLL_EE2A2 CLBLL_L_X12Y174/CLBLL_WR1END3 CLBLM_L_X10Y172/CLBLM_IMUX0 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y172/CLBLM_L_A3 CLBLM_L_X10Y172/CLBLM_M_C CLBLM_L_X10Y172/CLBLM_M_CMUX CLBLM_L_X10Y172/CLBLM_NW4A2 CLBLM_L_X10Y173/CLBLM_NW2A0 CLBLM_L_X10Y175/CLBLM_IMUX4 CLBLM_L_X10Y175/CLBLM_M_A6 CLBLM_L_X8Y174/CLBLM_IMUX16 CLBLM_L_X8Y174/CLBLM_L_B3 CLBLM_L_X8Y175/CLBLM_IMUX6 CLBLM_L_X8Y175/CLBLM_L_A1 CLBLM_R_X11Y172/CLBLM_EE2A2 CLBLM_R_X11Y172/CLBLM_IMUX7 CLBLM_R_X11Y172/CLBLM_M_A1 CLBLM_R_X11Y173/CLBLM_IMUX27 CLBLM_R_X11Y173/CLBLM_M_B4 CLBLM_R_X11Y174/CLBLM_IMUX15 CLBLM_R_X11Y174/CLBLM_M_B1 CLBLM_R_X11Y174/CLBLM_WR1END3 CLBLM_R_X11Y175/CLBLM_IMUX1 CLBLM_R_X11Y175/CLBLM_M_A3 DSP_R_X9Y170/DSP_NW2A0_3 DSP_R_X9Y170/DSP_NW4A2_2 HCLK_R_X26Y182/HCLK_NW6C2 HCLK_R_X32Y182/HCLK_NL1BEG1 INT_INTERFACE_R_X9Y172/INT_INTERFACE_NW4A2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_NW2A0 INT_L_X10Y172/EE2BEG2 INT_L_X10Y172/ER1BEG3 INT_L_X10Y172/IMUX_L0 INT_L_X10Y172/LOGIC_OUTS_L14 INT_L_X10Y172/LOGIC_OUTS_L22 INT_L_X10Y172/NE2BEG2 INT_L_X10Y172/NW2BEG0 INT_L_X10Y172/NW6BEG2 INT_L_X10Y173/NE2A2 INT_L_X10Y173/NW2A0 INT_L_X10Y175/IMUX_L4 INT_L_X10Y175/WR1END2 INT_L_X12Y172/EE2END2 INT_L_X12Y172/NN2BEG2 INT_L_X12Y173/NN2A2 INT_L_X12Y174/NN2END2 INT_L_X12Y174/WR1BEG3 INT_L_X8Y173/NW2END_S0_0 INT_L_X8Y174/IMUX_L16 INT_L_X8Y174/NW2END0 INT_L_X8Y175/IMUX_L6 INT_L_X8Y175/SR1END2 INT_L_X8Y176/NW6END2 INT_L_X8Y176/SR1BEG2 INT_R_X11Y172/EE2A2 INT_R_X11Y172/ER1END3 INT_R_X11Y172/IMUX7 INT_R_X11Y173/ER1END_N3_3 INT_R_X11Y173/IMUX27 INT_R_X11Y173/NE2END2 INT_R_X11Y173/NR1BEG2 INT_R_X11Y174/IMUX15 INT_R_X11Y174/NL1BEG1 INT_R_X11Y174/NR1END2 INT_R_X11Y174/WR1END3 INT_R_X11Y175/IMUX1 INT_R_X11Y175/NL1END1 INT_R_X11Y175/WR1BEG2 INT_R_X9Y172/NW2END_S0_0 INT_R_X9Y172/NW6A2 INT_R_X9Y173/NW2BEG0 INT_R_X9Y173/NW2END0 INT_R_X9Y173/NW6B2 INT_R_X9Y174/NW2A0 INT_R_X9Y174/NW6C2 INT_R_X9Y175/NW6D2 INT_R_X9Y176/NW6E2 VBRK_X29Y179/VBRK_NW4A2 VBRK_X29Y180/VBRK_NW2A0 VBRK_X34Y179/VBRK_EE2A2 VBRK_X34Y181/VBRK_WR1END3 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y175/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X10Y172/INT_L.LOGIC_OUTS_L14->>EE2BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X10Y172/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L14->>NW6BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L22->>IMUX_L0 INT_L_X10Y172/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_L_X10Y175/INT_L.WR1END2->>IMUX_L4 INT_L_X12Y172/INT_L.EE2END2->>NN2BEG2 INT_L_X12Y174/INT_L.NN2END2->>WR1BEG3 INT_L_X8Y174/INT_L.NW2END0->>IMUX_L16 INT_L_X8Y175/INT_L.SR1END2->>IMUX_L6 INT_L_X8Y176/INT_L.NW6END2->>SR1BEG2 INT_R_X11Y172/INT_R.ER1END3->>IMUX7 INT_R_X11Y173/INT_R.NE2END2->>IMUX27 INT_R_X11Y173/INT_R.NE2END2->>NR1BEG2 INT_R_X11Y174/INT_R.NR1END2->>NL1BEG1 INT_R_X11Y174/INT_R.WR1END3->>IMUX15 INT_R_X11Y175/INT_R.NL1END1->>IMUX1 INT_R_X11Y175/INT_R.NL1END1->>WR1BEG2 INT_R_X9Y173/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

_carry__0_i_20_n_0 - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX25 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y174/CLBLM_L_B5 CLBLM_L_X8Y174/CLBLM_M_D INT_L_X8Y174/IMUX_L25 INT_L_X8Y174/LOGIC_OUTS_L15 INT_L_X8Y174/SR1BEG_S0 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y174/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y174/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y174/INT_L.SR1BEG_S0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/selimm - 
wires: CLBLL_L_X12Y172/CLBLL_NE2A3 CLBLL_L_X12Y174/CLBLL_NW2A2 CLBLL_L_X12Y175/CLBLL_EE2A0 CLBLL_L_X12Y175/CLBLL_WR1END1 CLBLM_L_X10Y169/CLBLM_SE4C1 CLBLM_L_X10Y172/CLBLM_EL1BEG3 CLBLM_L_X10Y172/CLBLM_IMUX6 CLBLM_L_X10Y172/CLBLM_L_A1 CLBLM_L_X10Y172/CLBLM_SE2A0 CLBLM_L_X10Y175/CLBLM_IMUX1 CLBLM_L_X10Y175/CLBLM_M_A3 CLBLM_L_X10Y175/CLBLM_WW2A0 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y173/CLBLM_L_B CLBLM_L_X8Y173/CLBLM_L_BMUX CLBLM_L_X8Y174/CLBLM_IMUX26 CLBLM_L_X8Y174/CLBLM_L_B4 CLBLM_L_X8Y175/CLBLM_IMUX10 CLBLM_L_X8Y175/CLBLM_L_A4 CLBLM_R_X11Y172/CLBLM_IMUX1 CLBLM_R_X11Y172/CLBLM_M_A3 CLBLM_R_X11Y172/CLBLM_NE2A3 CLBLM_R_X11Y173/CLBLM_IMUX17 CLBLM_R_X11Y173/CLBLM_M_B3 CLBLM_R_X11Y174/CLBLM_IMUX27 CLBLM_R_X11Y174/CLBLM_M_B4 CLBLM_R_X11Y174/CLBLM_NW2A2 CLBLM_R_X11Y175/CLBLM_EE2A0 CLBLM_R_X11Y175/CLBLM_IMUX11 CLBLM_R_X11Y175/CLBLM_M_A4 CLBLM_R_X11Y175/CLBLM_WR1END1 DSP_R_X9Y165/DSP_SE4C1_4 DSP_R_X9Y170/DSP_EL1BEG3_2 DSP_R_X9Y170/DSP_SE2A0_2 DSP_R_X9Y175/DSP_WW2A0_0 HCLK_L_X31Y182/HCLK_NN2A0 HCLK_L_X31Y182/HCLK_NN2END_S2_0 HCLK_L_X31Y182/HCLK_NN6E1 INT_INTERFACE_R_X9Y169/INT_INTERFACE_SE4C1 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X9Y172/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_WW2A0 INT_L_X10Y169/NN6BEG1 INT_L_X10Y169/SE6END1 INT_L_X10Y170/NN6A1 INT_L_X10Y171/EL1BEG3 INT_L_X10Y171/NN6B1 INT_L_X10Y172/EL1BEG_N3 INT_L_X10Y172/EL1END3 INT_L_X10Y172/ER1BEG_S0 INT_L_X10Y172/IMUX_L6 INT_L_X10Y172/NN6C1 INT_L_X10Y172/NR1BEG0 INT_L_X10Y172/SE2END0 INT_L_X10Y173/ER1BEG0 INT_L_X10Y173/NN2BEG0 INT_L_X10Y173/NN6D1 INT_L_X10Y173/NR1END0 INT_L_X10Y174/NN2A0 INT_L_X10Y174/NN2END_S2_0 INT_L_X10Y174/NN6E1 INT_L_X10Y175/EE2BEG0 INT_L_X10Y175/IMUX_L1 INT_L_X10Y175/NN2END0 INT_L_X10Y175/NN6END1 INT_L_X10Y175/WW2BEG0 INT_L_X12Y172/NE2END3 INT_L_X12Y172/NL1BEG2 INT_L_X12Y173/NL1END2 INT_L_X12Y173/NW2BEG2 INT_L_X12Y174/NW2A2 INT_L_X12Y175/EE2END0 INT_L_X12Y175/WR1BEG1 INT_L_X8Y173/BYP_ALT6 INT_L_X8Y173/BYP_BOUNCE6 INT_L_X8Y173/EL1BEG0 INT_L_X8Y173/LOGIC_OUTS_L17 INT_L_X8Y173/LOGIC_OUTS_L9 INT_L_X8Y173/SE6BEG1 INT_L_X8Y174/BYP_BOUNCE_N3_6 INT_L_X8Y174/IMUX_L26 INT_L_X8Y175/IMUX_L10 INT_L_X8Y175/WW2END0 INT_R_X11Y171/EL1END3 INT_R_X11Y171/NE2BEG3 INT_R_X11Y172/IMUX1 INT_R_X11Y172/NE2A3 INT_R_X11Y172/SL1END0 INT_R_X11Y173/ER1END0 INT_R_X11Y173/IMUX17 INT_R_X11Y173/SL1BEG0 INT_R_X11Y174/IMUX27 INT_R_X11Y174/NW2END2 INT_R_X11Y175/EE2A0 INT_R_X11Y175/IMUX11 INT_R_X11Y175/WR1END1 INT_R_X9Y169/SE6E1 INT_R_X9Y170/SE6D1 INT_R_X9Y171/SE6C1 INT_R_X9Y172/EL1BEG3 INT_R_X9Y172/EL1END_S3_0 INT_R_X9Y172/SE2A0 INT_R_X9Y172/SE6B1 INT_R_X9Y173/EL1BEG_N3 INT_R_X9Y173/EL1END0 INT_R_X9Y173/SE2BEG0 INT_R_X9Y173/SE6A1 INT_R_X9Y175/WW2A0 VBRK_X29Y176/VBRK_SE4C1 VBRK_X29Y179/VBRK_EL1BEG3 VBRK_X29Y179/VBRK_SE2A0 VBRK_X29Y183/VBRK_WW2A0 VBRK_X34Y179/VBRK_NE2A3 VBRK_X34Y181/VBRK_NW2A2 VBRK_X34Y183/VBRK_EE2A0 VBRK_X34Y183/VBRK_WR1END1 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y175/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X10Y169/INT_L.SE6END1->>NN6BEG1 INT_L_X10Y172/INT_L.EL1END3->>ER1BEG_S0 INT_L_X10Y172/INT_L.EL1END3->>IMUX_L6 INT_L_X10Y172/INT_L.SE2END0->>EL1BEG_N3 INT_L_X10Y172/INT_L.SE2END0->>NR1BEG0 INT_L_X10Y173/INT_L.NR1END0->>NN2BEG0 INT_L_X10Y175/INT_L.NN2END0->>EE2BEG0 INT_L_X10Y175/INT_L.NN2END0->>IMUX_L1 INT_L_X10Y175/INT_L.NN6END1->>WW2BEG0 INT_L_X12Y172/INT_L.NE2END3->>NL1BEG2 INT_L_X12Y173/INT_L.NL1END2->>NW2BEG2 INT_L_X12Y175/INT_L.EE2END0->>WR1BEG1 INT_L_X8Y173/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X8Y173/INT_L.LOGIC_OUTS_L17->>BYP_ALT6 INT_L_X8Y173/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L9->>SE6BEG1 INT_L_X8Y174/INT_L.BYP_BOUNCE_N3_6->>IMUX_L26 INT_L_X8Y175/INT_L.WW2END0->>IMUX_L10 INT_R_X11Y171/INT_R.EL1END3->>NE2BEG3 INT_R_X11Y172/INT_R.SL1END0->>IMUX1 INT_R_X11Y173/INT_R.ER1END0->>IMUX17 INT_R_X11Y173/INT_R.ER1END0->>SL1BEG0 INT_R_X11Y174/INT_R.NW2END2->>IMUX27 INT_R_X11Y175/INT_R.WR1END1->>IMUX11 INT_R_X9Y173/INT_R.EL1END0->>EL1BEG_N3 INT_R_X9Y173/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

processor/data_path_i/portA__0[7] - 
wires: CLBLM_L_X10Y174/CLBLM_EE2A2 CLBLM_L_X10Y174/CLBLM_IMUX37 CLBLM_L_X10Y174/CLBLM_L_D4 CLBLM_L_X10Y175/CLBLM_IMUX37 CLBLM_L_X10Y175/CLBLM_L_D4 CLBLM_L_X8Y174/CLBLM_IMUX42 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y174/CLBLM_L_D6 CLBLM_L_X8Y174/CLBLM_M_AMUX DSP_R_X9Y170/DSP_EE2A2_4 HCLK_L_X31Y182/HCLK_NR1BEG2 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2A2 INT_L_X10Y174/EE2END2 INT_L_X10Y174/IMUX_L37 INT_L_X10Y174/NR1BEG2 INT_L_X10Y175/IMUX_L37 INT_L_X10Y175/NR1END2 INT_L_X8Y174/EE2BEG2 INT_L_X8Y174/FAN_ALT7 INT_L_X8Y174/FAN_BOUNCE7 INT_L_X8Y174/IMUX_L42 INT_L_X8Y174/LOGIC_OUTS_L20 INT_R_X9Y174/EE2A2 VBRK_X29Y181/VBRK_EE2A2 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y174/INT_L.EE2END2->>IMUX_L37 INT_L_X10Y174/INT_L.EE2END2->>NR1BEG2 INT_L_X10Y175/INT_L.NR1END2->>IMUX_L37 INT_L_X8Y174/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y174/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X8Y174/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X8Y174/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry__0_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/muximm__23[6] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX37 CLBLM_L_X10Y172/CLBLM_L_D4 CLBLM_L_X10Y174/CLBLM_IMUX21 CLBLM_L_X10Y174/CLBLM_L_C4 CLBLM_L_X10Y175/CLBLM_IMUX46 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y175/CLBLM_L_D5 CLBLM_L_X10Y175/CLBLM_M_A CLBLM_L_X10Y175/CLBLM_M_AMUX HCLK_L_X31Y182/HCLK_SL1END2 HCLK_L_X31Y182/HCLK_SS2A0 INT_L_X10Y172/FAN_BOUNCE_S3_4 INT_L_X10Y172/IMUX_L37 INT_L_X10Y173/FAN_ALT4 INT_L_X10Y173/FAN_BOUNCE4 INT_L_X10Y173/SS2END0 INT_L_X10Y174/IMUX_L21 INT_L_X10Y174/SL1END2 INT_L_X10Y174/SS2A0 INT_L_X10Y175/BYP_ALT2 INT_L_X10Y175/BYP_BOUNCE2 INT_L_X10Y175/IMUX_L46 INT_L_X10Y175/LOGIC_OUTS_L12 INT_L_X10Y175/LOGIC_OUTS_L20 INT_L_X10Y175/SL1BEG2 INT_L_X10Y175/SS2BEG0 INT_L_X10Y176/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y172/INT_L.FAN_BOUNCE_S3_4->>IMUX_L37 INT_L_X10Y173/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X10Y173/INT_L.SS2END0->>FAN_ALT4 INT_L_X10Y174/INT_L.SL1END2->>IMUX_L21 INT_L_X10Y175/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y175/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X10Y175/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X10Y175/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X10Y175/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry__0_i_23_n_0 - 
wires: CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y174/CLBLM_M_A CLBLM_L_X10Y175/CLBLM_IMUX8 CLBLM_L_X10Y175/CLBLM_M_A5 HCLK_L_X31Y182/HCLK_NR1BEG0 INT_L_X10Y174/LOGIC_OUTS_L12 INT_L_X10Y174/NR1BEG0 INT_L_X10Y175/IMUX_L8 INT_L_X10Y175/NR1END0 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y174/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X10Y175/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_24_n_0 - 
wires: CLBLM_L_X10Y175/CLBLM_IMUX11 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y175/CLBLM_M_A4 CLBLM_L_X10Y175/CLBLM_M_B INT_L_X10Y175/IMUX_L11 INT_L_X10Y175/LOGIC_OUTS_L13 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y175/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/muximm__23[5] - 
wires: CLBLM_L_X10Y174/CLBLM_IMUX25 CLBLM_L_X10Y174/CLBLM_IMUX43 CLBLM_L_X10Y174/CLBLM_L_B5 CLBLM_L_X10Y174/CLBLM_M_D6 CLBLM_L_X10Y175/CLBLM_IMUX30 CLBLM_L_X10Y175/CLBLM_L_C5 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y174/CLBLM_M_B HCLK_L_X31Y182/HCLK_NN2BEG2 INT_L_X10Y174/IMUX_L25 INT_L_X10Y174/IMUX_L43 INT_L_X10Y174/NN2BEG2 INT_L_X10Y174/WL1END0 INT_L_X10Y174/WR1END2 INT_L_X10Y175/IMUX_L30 INT_L_X10Y175/NN2A2 INT_L_X10Y175/SR1END2 INT_L_X10Y176/NN2END2 INT_L_X10Y176/SR1BEG2 INT_R_X11Y174/LOGIC_OUTS13 INT_R_X11Y174/WL1BEG0 INT_R_X11Y174/WR1BEG2 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y174/INT_L.WL1END0->>IMUX_L25 INT_L_X10Y174/INT_L.WR1END2->>IMUX_L43 INT_L_X10Y174/INT_L.WR1END2->>NN2BEG2 INT_L_X10Y175/INT_L.SR1END2->>IMUX_L30 INT_L_X10Y176/INT_L.NN2END2->>SR1BEG2 INT_R_X11Y174/INT_R.LOGIC_OUTS13->>WL1BEG0 INT_R_X11Y174/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry__0_i_25_n_0 - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX24 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y174/CLBLM_M_B5 CLBLM_R_X11Y174/CLBLM_M_C CLBLM_R_X11Y174/CLBLM_M_CMUX INT_R_X11Y174/IMUX24 INT_R_X11Y174/LOGIC_OUTS22 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y174/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_26_n_0 - 
wires: CLBLL_L_X12Y174/CLBLL_LL_A CLBLL_L_X12Y174/CLBLL_LL_AMUX CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y174/CLBLL_WL1END1 CLBLM_R_X11Y174/CLBLM_IMUX12 CLBLM_R_X11Y174/CLBLM_M_B6 CLBLM_R_X11Y174/CLBLM_WL1END1 INT_L_X12Y174/LOGIC_OUTS_L20 INT_L_X12Y174/WL1BEG1 INT_R_X11Y174/IMUX12 INT_R_X11Y174/WL1END1 VBRK_X34Y181/VBRK_WL1END1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X12Y174/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X12Y174/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X11Y174/INT_R.WL1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/muximm__23[4] - 
wires: CLBLM_L_X10Y174/CLBLM_IMUX10 CLBLM_L_X10Y174/CLBLM_IMUX31 CLBLM_L_X10Y174/CLBLM_L_A4 CLBLM_L_X10Y174/CLBLM_M_C5 CLBLM_L_X10Y174/CLBLM_SE2A1 CLBLM_L_X10Y175/CLBLM_EL1BEG0 CLBLM_L_X10Y175/CLBLM_ER1BEG2 CLBLM_L_X10Y175/CLBLM_IMUX21 CLBLM_L_X10Y175/CLBLM_L_C4 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y175/CLBLM_L_A DSP_R_X9Y170/DSP_SE2A1_4 DSP_R_X9Y175/DSP_EL1BEG0_0 DSP_R_X9Y175/DSP_ER1BEG2_0 HCLK_L_X31Y182/HCLK_EL1END_S3_0 HCLK_R_X26Y182/HCLK_SE2A1 INT_INTERFACE_R_X9Y174/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y175/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_ER1BEG2 INT_L_X10Y174/EL1END_S3_0 INT_L_X10Y174/IMUX_L10 INT_L_X10Y174/IMUX_L31 INT_L_X10Y174/SE2END1 INT_L_X10Y175/EL1END0 INT_L_X10Y175/ER1END2 INT_L_X10Y175/IMUX_L21 INT_L_X8Y175/ER1BEG1 INT_L_X8Y175/LOGIC_OUTS_L8 INT_R_X9Y174/SE2A1 INT_R_X9Y175/EL1BEG0 INT_R_X9Y175/ER1BEG2 INT_R_X9Y175/ER1END1 INT_R_X9Y175/SE2BEG1 VBRK_X29Y181/VBRK_SE2A1 VBRK_X29Y183/VBRK_EL1BEG0 VBRK_X29Y183/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y175/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y174/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X10Y174/INT_L.SE2END1->>IMUX_L10 INT_L_X10Y175/INT_L.ER1END2->>IMUX_L21 INT_L_X8Y175/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X9Y175/INT_R.ER1END1->>EL1BEG0 INT_R_X9Y175/INT_R.ER1END1->>ER1BEG2 INT_R_X9Y175/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry__0_i_27_n_0 - 
wires: CLBLM_L_X8Y175/CLBLM_IMUX5 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y175/CLBLM_L_A6 CLBLM_L_X8Y175/CLBLM_M_B INT_L_X8Y175/FAN_ALT3 INT_L_X8Y175/FAN_BOUNCE3 INT_L_X8Y175/IMUX_L5 INT_L_X8Y175/LOGIC_OUTS_L13 INT_L_X8Y175/NL1BEG0 INT_L_X8Y175/NL1END_S3_0 INT_L_X8Y176/NL1END0 
pips: CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y175/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y175/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y175/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X8Y175/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X8Y175/INT_L.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_28_n_0 - 
wires: CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y174/CLBLM_L_C CLBLM_L_X8Y175/CLBLM_IMUX9 CLBLM_L_X8Y175/CLBLM_L_A5 HCLK_L_X25Y182/HCLK_NL1BEG1 INT_L_X8Y174/LOGIC_OUTS_L10 INT_L_X8Y174/NL1BEG1 INT_L_X8Y175/IMUX_L9 INT_L_X8Y175/NL1END1 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y174/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X8Y175/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[1][7] - 
wires: CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y173/CLBLM_M_AQ CLBLM_L_X8Y174/CLBLM_IMUX17 CLBLM_L_X8Y174/CLBLM_IMUX22 CLBLM_L_X8Y174/CLBLM_M_B3 CLBLM_L_X8Y174/CLBLM_M_C3 INT_L_X8Y172/EL1BEG3 INT_L_X8Y173/EL1BEG_N3 INT_L_X8Y173/LOGIC_OUTS_L4 INT_L_X8Y173/WR1END_S1_0 INT_L_X8Y174/IMUX_L17 INT_L_X8Y174/IMUX_L22 INT_L_X8Y174/NW2END3 INT_L_X8Y174/WR1END0 INT_R_X9Y172/EL1END3 INT_R_X9Y172/NR1BEG3 INT_R_X9Y173/NR1END3 INT_R_X9Y173/NW2BEG3 INT_R_X9Y173/WR1BEG_S0 INT_R_X9Y174/NW2A3 INT_R_X9Y174/WR1BEG0 
pips: CLBLM_L_X8Y173/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X8Y173/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X8Y174/INT_L.NW2END3->>IMUX_L22 INT_L_X8Y174/INT_L.WR1END0->>IMUX_L17 INT_R_X9Y172/INT_R.EL1END3->>NR1BEG3 INT_R_X9Y173/INT_R.NR1END3->>NW2BEG3 INT_R_X9Y173/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][7] - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX15 CLBLM_L_X8Y174/CLBLM_IMUX32 CLBLM_L_X8Y174/CLBLM_M_B1 CLBLM_L_X8Y174/CLBLM_M_C1 CLBLM_L_X8Y174/CLBLM_NE2A0 CLBLM_L_X8Y174/CLBLM_NE2A3 CLBLM_R_X7Y173/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y173/CLBLM_L_AQ CLBLM_R_X7Y174/CLBLM_NE2A0 CLBLM_R_X7Y174/CLBLM_NE2A3 INT_L_X8Y173/NE2END_S3_0 INT_L_X8Y174/IMUX_L15 INT_L_X8Y174/IMUX_L32 INT_L_X8Y174/NE2END0 INT_L_X8Y174/NE2END3 INT_R_X7Y173/LOGIC_OUTS0 INT_R_X7Y173/NE2BEG0 INT_R_X7Y173/NE2BEG3 INT_R_X7Y173/NL1BEG_N3 INT_R_X7Y174/NE2A0 INT_R_X7Y174/NE2A3 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y173/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y174/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y174/INT_L.NE2END3->>IMUX_L15 INT_R_X7Y173/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y173/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y173/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/rab[0] - 
wires: CLBLL_L_X12Y173/CLBLL_EL1BEG2 CLBLL_L_X12Y173/CLBLL_IMUX12 CLBLL_L_X12Y173/CLBLL_LL_B6 CLBLL_L_X12Y174/CLBLL_ER1BEG0 CLBLL_L_X12Y174/CLBLL_IMUX25 CLBLL_L_X12Y174/CLBLL_IMUX4 CLBLL_L_X12Y174/CLBLL_LL_A6 CLBLL_L_X12Y174/CLBLL_L_B5 CLBLL_L_X12Y175/CLBLL_IMUX24 CLBLL_L_X12Y175/CLBLL_LL_B5 CLBLM_L_X10Y172/CLBLM_EE2BEG0 CLBLM_L_X10Y173/CLBLM_EE2A2 CLBLM_L_X10Y174/CLBLM_IMUX4 CLBLM_L_X10Y174/CLBLM_M_A6 CLBLM_L_X10Y174/CLBLM_NE2A2 CLBLM_L_X10Y175/CLBLM_IMUX12 CLBLM_L_X10Y175/CLBLM_M_B6 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y173/CLBLM_L_C CLBLM_L_X8Y173/CLBLM_L_CMUX CLBLM_L_X8Y173/CLBLM_WW2A2 CLBLM_L_X8Y174/CLBLM_EE2A2 CLBLM_L_X8Y174/CLBLM_IMUX28 CLBLM_L_X8Y174/CLBLM_IMUX34 CLBLM_L_X8Y174/CLBLM_IMUX43 CLBLM_L_X8Y174/CLBLM_L_C6 CLBLM_L_X8Y174/CLBLM_M_C4 CLBLM_L_X8Y174/CLBLM_M_D6 CLBLM_L_X8Y175/CLBLM_IMUX12 CLBLM_L_X8Y175/CLBLM_M_B6 CLBLM_R_X11Y172/CLBLM_IMUX24 CLBLM_R_X11Y172/CLBLM_IMUX25 CLBLM_R_X11Y172/CLBLM_L_B5 CLBLM_R_X11Y172/CLBLM_M_B5 CLBLM_R_X11Y173/CLBLM_EL1BEG2 CLBLM_R_X11Y173/CLBLM_IMUX30 CLBLM_R_X11Y173/CLBLM_IMUX31 CLBLM_R_X11Y173/CLBLM_L_C5 CLBLM_R_X11Y173/CLBLM_M_C5 CLBLM_R_X11Y174/CLBLM_ER1BEG0 CLBLM_R_X11Y174/CLBLM_IMUX28 CLBLM_R_X11Y174/CLBLM_IMUX44 CLBLM_R_X11Y174/CLBLM_M_C4 CLBLM_R_X11Y174/CLBLM_M_D4 CLBLM_R_X7Y173/CLBLM_WW2A2 CLBLM_R_X7Y174/CLBLM_EE2A2 DSP_R_X9Y170/DSP_EE2A2_3 DSP_R_X9Y170/DSP_EE2BEG0_2 DSP_R_X9Y170/DSP_NE2A2_4 HCLK_L_X25Y182/HCLK_NE2BEG1 HCLK_L_X36Y182/HCLK_NR1BEG0 HCLK_R_X32Y182/HCLK_NW2A2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE2BEG0 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NE2A2 INT_L_X10Y172/EE2A0 INT_L_X10Y173/EE2END2 INT_L_X10Y173/ER1BEG3 INT_L_X10Y173/NE2BEG2 INT_L_X10Y174/IMUX_L4 INT_L_X10Y174/NE2A2 INT_L_X10Y174/NE2END2 INT_L_X10Y175/IMUX_L12 INT_L_X10Y175/NW2END2 INT_L_X12Y173/EL1END2 INT_L_X12Y173/IMUX_L12 INT_L_X12Y173/NR1BEG2 INT_L_X12Y174/ER1END0 INT_L_X12Y174/IMUX_L25 INT_L_X12Y174/IMUX_L4 INT_L_X12Y174/NR1BEG0 INT_L_X12Y174/NR1END2 INT_L_X12Y175/IMUX_L24 INT_L_X12Y175/NR1END0 INT_L_X6Y173/NL1BEG2 INT_L_X6Y173/WW2END2 INT_L_X6Y174/EE2BEG2 INT_L_X6Y174/NL1END2 INT_L_X8Y172/SE2A0 INT_L_X8Y172/SE2A2 INT_L_X8Y173/BYP_ALT7 INT_L_X8Y173/BYP_BOUNCE7 INT_L_X8Y173/EE2BEG2 INT_L_X8Y173/FAN_BOUNCE_S3_4 INT_L_X8Y173/LOGIC_OUTS_L10 INT_L_X8Y173/LOGIC_OUTS_L18 INT_L_X8Y173/NL1BEG1 INT_L_X8Y173/SE2BEG0 INT_L_X8Y173/SE2BEG2 INT_L_X8Y173/WW2BEG2 INT_L_X8Y174/BYP_BOUNCE_N3_7 INT_L_X8Y174/EE2END2 INT_L_X8Y174/FAN_ALT4 INT_L_X8Y174/FAN_BOUNCE4 INT_L_X8Y174/IMUX_L28 INT_L_X8Y174/IMUX_L34 INT_L_X8Y174/IMUX_L43 INT_L_X8Y174/NE2BEG1 INT_L_X8Y174/NL1END1 INT_L_X8Y175/IMUX_L12 INT_L_X8Y175/NE2A1 INT_L_X8Y175/WR1END2 INT_R_X11Y172/EE2END0 INT_R_X11Y172/IMUX24 INT_R_X11Y172/IMUX25 INT_R_X11Y173/EL1BEG2 INT_R_X11Y173/ER1BEG_S0 INT_R_X11Y173/ER1END3 INT_R_X11Y173/IMUX30 INT_R_X11Y173/IMUX31 INT_R_X11Y174/ER1BEG0 INT_R_X11Y174/ER1END_N3_3 INT_R_X11Y174/IMUX28 INT_R_X11Y174/IMUX44 INT_R_X11Y174/NE2END2 INT_R_X11Y174/NW2BEG2 INT_R_X11Y175/NW2A2 INT_R_X7Y173/WW2A2 INT_R_X7Y174/EE2A2 INT_R_X9Y172/EE2BEG0 INT_R_X9Y172/NR1BEG2 INT_R_X9Y172/SE2END0 INT_R_X9Y172/SE2END2 INT_R_X9Y173/EE2A2 INT_R_X9Y173/NE2BEG2 INT_R_X9Y173/NR1END2 INT_R_X9Y174/NE2A2 INT_R_X9Y175/NE2END1 INT_R_X9Y175/WR1BEG2 VBRK_X29Y179/VBRK_EE2BEG0 VBRK_X29Y180/VBRK_EE2A2 VBRK_X29Y181/VBRK_NE2A2 VBRK_X34Y180/VBRK_EL1BEG2 VBRK_X34Y181/VBRK_ER1BEG0 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X10Y173/INT_L.EE2END2->>ER1BEG3 INT_L_X10Y173/INT_L.EE2END2->>NE2BEG2 INT_L_X10Y174/INT_L.NE2END2->>IMUX_L4 INT_L_X10Y175/INT_L.NW2END2->>IMUX_L12 INT_L_X12Y173/INT_L.EL1END2->>IMUX_L12 INT_L_X12Y173/INT_L.EL1END2->>NR1BEG2 INT_L_X12Y174/INT_L.ER1END0->>IMUX_L25 INT_L_X12Y174/INT_L.ER1END0->>NR1BEG0 INT_L_X12Y174/INT_L.NR1END2->>IMUX_L4 INT_L_X12Y175/INT_L.NR1END0->>IMUX_L24 INT_L_X6Y173/INT_L.WW2END2->>NL1BEG2 INT_L_X6Y174/INT_L.NL1END2->>EE2BEG2 INT_L_X8Y173/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y173/INT_L.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_L_X8Y173/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X8Y173/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X8Y173/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_L_X8Y173/INT_L.LOGIC_OUTS_L10->>WW2BEG2 INT_L_X8Y173/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_L_X8Y174/INT_L.BYP_BOUNCE_N3_7->>IMUX_L43 INT_L_X8Y174/INT_L.EE2END2->>IMUX_L28 INT_L_X8Y174/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y174/INT_L.NL1END1->>FAN_ALT4 INT_L_X8Y174/INT_L.NL1END1->>IMUX_L34 INT_L_X8Y174/INT_L.NL1END1->>NE2BEG1 INT_L_X8Y175/INT_L.WR1END2->>IMUX_L12 INT_R_X11Y172/INT_R.EE2END0->>IMUX24 INT_R_X11Y172/INT_R.EE2END0->>IMUX25 INT_R_X11Y173/INT_R.ER1END3->>EL1BEG2 INT_R_X11Y173/INT_R.ER1END3->>ER1BEG_S0 INT_R_X11Y173/INT_R.ER1END3->>IMUX30 INT_R_X11Y173/INT_R.ER1END3->>IMUX31 INT_R_X11Y174/INT_R.NE2END2->>IMUX28 INT_R_X11Y174/INT_R.NE2END2->>IMUX44 INT_R_X11Y174/INT_R.NE2END2->>NW2BEG2 INT_R_X9Y172/INT_R.SE2END0->>EE2BEG0 INT_R_X9Y172/INT_R.SE2END2->>NR1BEG2 INT_R_X9Y173/INT_R.NR1END2->>NE2BEG2 INT_R_X9Y175/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

processor/rab[1] - 
wires: CLBLL_L_X12Y173/CLBLL_EE2A0 CLBLL_L_X12Y173/CLBLL_ER1BEG3 CLBLL_L_X12Y173/CLBLL_IMUX24 CLBLL_L_X12Y173/CLBLL_LL_B5 CLBLL_L_X12Y174/CLBLL_IMUX13 CLBLL_L_X12Y174/CLBLL_IMUX8 CLBLL_L_X12Y174/CLBLL_LL_A5 CLBLL_L_X12Y174/CLBLL_L_B6 CLBLL_L_X12Y174/CLBLL_NE2A2 CLBLL_L_X12Y175/CLBLL_IMUX12 CLBLL_L_X12Y175/CLBLL_LL_B6 CLBLM_L_X10Y173/CLBLM_EE2A3 CLBLM_L_X10Y173/CLBLM_SE2A0 CLBLM_L_X10Y174/CLBLM_IMUX8 CLBLM_L_X10Y174/CLBLM_M_A5 CLBLM_L_X10Y175/CLBLM_IMUX24 CLBLM_L_X10Y175/CLBLM_M_B5 CLBLM_L_X10Y175/CLBLM_NE2A0 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y173/CLBLM_L_D CLBLM_L_X8Y174/CLBLM_IMUX30 CLBLM_L_X8Y174/CLBLM_IMUX31 CLBLM_L_X8Y174/CLBLM_IMUX47 CLBLM_L_X8Y174/CLBLM_L_C5 CLBLM_L_X8Y174/CLBLM_M_C5 CLBLM_L_X8Y174/CLBLM_M_D5 CLBLM_L_X8Y175/CLBLM_IMUX24 CLBLM_L_X8Y175/CLBLM_M_B5 CLBLM_R_X11Y172/CLBLM_IMUX12 CLBLM_R_X11Y172/CLBLM_IMUX13 CLBLM_R_X11Y172/CLBLM_L_B6 CLBLM_R_X11Y172/CLBLM_M_B6 CLBLM_R_X11Y173/CLBLM_EE2A0 CLBLM_R_X11Y173/CLBLM_ER1BEG3 CLBLM_R_X11Y173/CLBLM_IMUX21 CLBLM_R_X11Y173/CLBLM_IMUX35 CLBLM_R_X11Y173/CLBLM_L_C4 CLBLM_R_X11Y173/CLBLM_M_C6 CLBLM_R_X11Y174/CLBLM_IMUX35 CLBLM_R_X11Y174/CLBLM_IMUX43 CLBLM_R_X11Y174/CLBLM_M_C6 CLBLM_R_X11Y174/CLBLM_M_D6 CLBLM_R_X11Y174/CLBLM_NE2A2 DSP_R_X9Y170/DSP_EE2A3_3 DSP_R_X9Y170/DSP_SE2A0_3 DSP_R_X9Y175/DSP_NE2A0_0 HCLK_L_X25Y182/HCLK_BYP_BOUNCE6 HCLK_L_X31Y182/HCLK_NE2END_S3_0 HCLK_L_X36Y182/HCLK_NR1BEG2 HCLK_R_X26Y182/HCLK_NE2BEG0 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE2A3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_NE2A0 INT_L_X10Y173/BYP_ALT6 INT_L_X10Y173/BYP_BOUNCE6 INT_L_X10Y173/EE2BEG0 INT_L_X10Y173/EE2END3 INT_L_X10Y173/EL1BEG2 INT_L_X10Y173/NR1BEG3 INT_L_X10Y173/SE2END0 INT_L_X10Y174/BYP_BOUNCE_N3_6 INT_L_X10Y174/EL1BEG2 INT_L_X10Y174/IMUX_L8 INT_L_X10Y174/NE2END_S3_0 INT_L_X10Y174/NR1END3 INT_L_X10Y175/IMUX_L24 INT_L_X10Y175/NE2END0 INT_L_X12Y173/EE2END0 INT_L_X12Y173/ER1END3 INT_L_X12Y173/IMUX_L24 INT_L_X12Y174/ER1END_N3_3 INT_L_X12Y174/IMUX_L13 INT_L_X12Y174/IMUX_L8 INT_L_X12Y174/NE2END2 INT_L_X12Y174/NR1BEG2 INT_L_X12Y175/IMUX_L12 INT_L_X12Y175/NR1END2 INT_L_X8Y173/EE2BEG3 INT_L_X8Y173/ER1BEG_S0 INT_L_X8Y173/LOGIC_OUTS_L11 INT_L_X8Y173/NR1BEG3 INT_L_X8Y174/BYP_ALT6 INT_L_X8Y174/BYP_BOUNCE6 INT_L_X8Y174/ER1BEG0 INT_L_X8Y174/IMUX_L30 INT_L_X8Y174/IMUX_L31 INT_L_X8Y174/IMUX_L47 INT_L_X8Y174/NR1END3 INT_L_X8Y175/BYP_BOUNCE_N3_6 INT_L_X8Y175/IMUX_L24 INT_R_X11Y172/IMUX12 INT_R_X11Y172/IMUX13 INT_R_X11Y172/SL1END2 INT_R_X11Y173/EE2A0 INT_R_X11Y173/EL1END2 INT_R_X11Y173/ER1BEG3 INT_R_X11Y173/IMUX21 INT_R_X11Y173/IMUX35 INT_R_X11Y173/NE2BEG2 INT_R_X11Y173/SL1BEG2 INT_R_X11Y174/EL1END2 INT_R_X11Y174/IMUX35 INT_R_X11Y174/IMUX43 INT_R_X11Y174/NE2A2 INT_R_X9Y173/EE2A3 INT_R_X9Y173/SE2A0 INT_R_X9Y174/ER1END0 INT_R_X9Y174/NE2BEG0 INT_R_X9Y174/SE2BEG0 INT_R_X9Y175/NE2A0 VBRK_X29Y180/VBRK_EE2A3 VBRK_X29Y180/VBRK_SE2A0 VBRK_X29Y183/VBRK_NE2A0 VBRK_X34Y180/VBRK_EE2A0 VBRK_X34Y180/VBRK_ER1BEG3 VBRK_X34Y181/VBRK_NE2A2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y175/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y173/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X10Y173/INT_L.EE2END3->>BYP_ALT6 INT_L_X10Y173/INT_L.EE2END3->>EL1BEG2 INT_L_X10Y173/INT_L.EE2END3->>NR1BEG3 INT_L_X10Y173/INT_L.SE2END0->>EE2BEG0 INT_L_X10Y174/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X10Y174/INT_L.NR1END3->>EL1BEG2 INT_L_X10Y175/INT_L.NE2END0->>IMUX_L24 INT_L_X12Y173/INT_L.EE2END0->>IMUX_L24 INT_L_X12Y174/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X12Y174/INT_L.NE2END2->>IMUX_L13 INT_L_X12Y174/INT_L.NE2END2->>NR1BEG2 INT_L_X12Y175/INT_L.NR1END2->>IMUX_L12 INT_L_X8Y173/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X8Y173/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X8Y174/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X8Y174/INT_L.NR1END3->>BYP_ALT6 INT_L_X8Y174/INT_L.NR1END3->>IMUX_L30 INT_L_X8Y174/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y174/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y175/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_R_X11Y172/INT_R.SL1END2->>IMUX12 INT_R_X11Y172/INT_R.SL1END2->>IMUX13 INT_R_X11Y173/INT_R.EL1END2->>ER1BEG3 INT_R_X11Y173/INT_R.EL1END2->>IMUX21 INT_R_X11Y173/INT_R.EL1END2->>IMUX35 INT_R_X11Y173/INT_R.EL1END2->>NE2BEG2 INT_R_X11Y173/INT_R.EL1END2->>SL1BEG2 INT_R_X11Y174/INT_R.EL1END2->>IMUX35 INT_R_X11Y174/INT_R.EL1END2->>IMUX43 INT_R_X9Y174/INT_R.ER1END0->>NE2BEG0 INT_R_X9Y174/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

mem_reg[0][7] - 
wires: CLBLM_L_X8Y174/CLBLM_ER1BEG0 CLBLM_L_X8Y174/CLBLM_IMUX18 CLBLM_L_X8Y174/CLBLM_IMUX29 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y174/CLBLM_M_B2 CLBLM_L_X8Y174/CLBLM_M_C2 CLBLM_L_X8Y174/CLBLM_M_CQ CLBLM_L_X8Y174/CLBLM_WR1END3 CLBLM_R_X7Y174/CLBLM_ER1BEG0 CLBLM_R_X7Y174/CLBLM_WR1END3 INT_L_X8Y174/ER1END0 INT_L_X8Y174/IMUX_L18 INT_L_X8Y174/IMUX_L29 INT_L_X8Y174/LOGIC_OUTS_L6 INT_L_X8Y174/WR1BEG3 INT_R_X7Y173/ER1BEG_S0 INT_R_X7Y173/SR1END3 INT_R_X7Y174/ER1BEG0 INT_R_X7Y174/SR1BEG3 INT_R_X7Y174/SR1END_N3_3 INT_R_X7Y174/WR1END3 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y174/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y174/INT_L.ER1END0->>IMUX_L18 INT_L_X8Y174/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y174/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X7Y173/INT_R.SR1END3->>ER1BEG_S0 INT_R_X7Y174/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][7] - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX27 CLBLM_L_X8Y174/CLBLM_IMUX35 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y174/CLBLM_L_BQ CLBLM_L_X8Y174/CLBLM_M_B4 CLBLM_L_X8Y174/CLBLM_M_C6 INT_L_X8Y174/IMUX_L27 INT_L_X8Y174/IMUX_L35 INT_L_X8Y174/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y174/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X8Y174/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/portA[5] - 
wires: CLBLM_L_X10Y174/CLBLM_BYP5 CLBLM_L_X10Y174/CLBLM_IMUX26 CLBLM_L_X10Y174/CLBLM_IMUX47 CLBLM_L_X10Y174/CLBLM_L_B4 CLBLM_L_X10Y174/CLBLM_L_BX CLBLM_L_X10Y174/CLBLM_M_D5 CLBLM_L_X10Y175/CLBLM_IMUX33 CLBLM_L_X10Y175/CLBLM_L_C1 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y174/CLBLM_L_C HCLK_L_X31Y182/HCLK_NL1BEG1 INT_L_X10Y174/BYP_ALT5 INT_L_X10Y174/BYP_BOUNCE5 INT_L_X10Y174/BYP_L5 INT_L_X10Y174/IMUX_L26 INT_L_X10Y174/IMUX_L47 INT_L_X10Y174/NL1BEG1 INT_L_X10Y174/WL1END1 INT_L_X10Y175/IMUX_L33 INT_L_X10Y175/NL1END1 INT_R_X11Y174/LOGIC_OUTS10 INT_R_X11Y174/WL1BEG1 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y174/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y174/INT_L.BYP_ALT5->>BYP_L5 INT_L_X10Y174/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X10Y174/INT_L.WL1END1->>BYP_ALT5 INT_L_X10Y174/INT_L.WL1END1->>IMUX_L26 INT_L_X10Y174/INT_L.WL1END1->>NL1BEG1 INT_L_X10Y175/INT_L.NL1END1->>IMUX_L33 INT_R_X11Y174/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

mem_reg[5][7] - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX2 CLBLM_L_X8Y174/CLBLM_IMUX38 CLBLM_L_X8Y174/CLBLM_M_A2 CLBLM_L_X8Y174/CLBLM_M_D3 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y175/CLBLM_M_BQ HCLK_L_X25Y182/HCLK_SR1END2 INT_L_X8Y174/FAN_ALT1 INT_L_X8Y174/FAN_BOUNCE1 INT_L_X8Y174/IMUX_L2 INT_L_X8Y174/IMUX_L38 INT_L_X8Y174/SR1END2 INT_L_X8Y175/LOGIC_OUTS_L5 INT_L_X8Y175/SR1BEG2 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y175/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y174/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y174/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X8Y174/INT_L.SR1END2->>FAN_ALT1 INT_L_X8Y174/INT_L.SR1END2->>IMUX_L38 INT_L_X8Y175/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][7] - 
wires: CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y173/CLBLM_L_BQ CLBLM_L_X8Y173/CLBLM_WW2A1 CLBLM_L_X8Y174/CLBLM_ER1BEG3 CLBLM_L_X8Y174/CLBLM_IMUX44 CLBLM_L_X8Y174/CLBLM_IMUX7 CLBLM_L_X8Y174/CLBLM_M_A1 CLBLM_L_X8Y174/CLBLM_M_D4 CLBLM_L_X8Y174/CLBLM_NE2A2 CLBLM_L_X8Y175/CLBLM_NW2A2 CLBLM_R_X7Y173/CLBLM_WW2A1 CLBLM_R_X7Y174/CLBLM_ER1BEG3 CLBLM_R_X7Y174/CLBLM_NE2A2 CLBLM_R_X7Y175/CLBLM_NW2A2 HCLK_L_X25Y182/HCLK_ER1END3 HCLK_L_X25Y182/HCLK_NW2A2 HCLK_R_X22Y182/HCLK_SR1END2 INT_L_X6Y173/ER1BEG2 INT_L_X6Y173/WW2END1 INT_L_X8Y173/LOGIC_OUTS_L1 INT_L_X8Y173/WW2BEG1 INT_L_X8Y174/ER1END3 INT_L_X8Y174/IMUX_L44 INT_L_X8Y174/IMUX_L7 INT_L_X8Y174/NE2END2 INT_L_X8Y174/NW2BEG2 INT_L_X8Y175/ER1END_N3_3 INT_L_X8Y175/NW2A2 INT_R_X7Y173/ER1END2 INT_R_X7Y173/NE2BEG2 INT_R_X7Y173/WW2A1 INT_R_X7Y174/ER1BEG3 INT_R_X7Y174/NE2A2 INT_R_X7Y174/SR1END2 INT_R_X7Y175/NW2END2 INT_R_X7Y175/SR1BEG2 
pips: CLBLM_L_X8Y173/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y173/INT_L.WW2END1->>ER1BEG2 INT_L_X8Y173/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X8Y174/INT_L.ER1END3->>IMUX_L7 INT_L_X8Y174/INT_L.NE2END2->>IMUX_L44 INT_L_X8Y174/INT_L.NE2END2->>NW2BEG2 INT_R_X7Y173/INT_R.ER1END2->>NE2BEG2 INT_R_X7Y174/INT_R.SR1END2->>ER1BEG3 INT_R_X7Y175/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][7] - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX11 CLBLM_L_X8Y174/CLBLM_IMUX45 CLBLM_L_X8Y174/CLBLM_M_A4 CLBLM_L_X8Y174/CLBLM_M_D2 CLBLM_L_X8Y174/CLBLM_SE2A2 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y175/CLBLM_L_BQ CLBLM_L_X8Y175/CLBLM_WW2A1 CLBLM_R_X7Y174/CLBLM_SE2A2 CLBLM_R_X7Y175/CLBLM_WW2A1 HCLK_L_X25Y182/HCLK_SL1END1 HCLK_R_X22Y182/HCLK_SE2A2 INT_L_X6Y175/ER1BEG2 INT_L_X6Y175/WW2END1 INT_L_X8Y174/IMUX_L11 INT_L_X8Y174/IMUX_L45 INT_L_X8Y174/SE2END2 INT_L_X8Y174/SL1END1 INT_L_X8Y175/LOGIC_OUTS_L1 INT_L_X8Y175/SL1BEG1 INT_L_X8Y175/WW2BEG1 INT_R_X7Y174/SE2A2 INT_R_X7Y175/ER1END2 INT_R_X7Y175/SE2BEG2 INT_R_X7Y175/WW2A1 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y175/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y175/INT_L.WW2END1->>ER1BEG2 INT_L_X8Y174/INT_L.SE2END2->>IMUX_L45 INT_L_X8Y174/INT_L.SL1END1->>IMUX_L11 INT_L_X8Y175/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X8Y175/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X7Y175/INT_R.ER1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][7] - 
wires: CLBLM_L_X8Y174/CLBLM_IMUX1 CLBLM_L_X8Y174/CLBLM_IMUX40 CLBLM_L_X8Y174/CLBLM_M_A3 CLBLM_L_X8Y174/CLBLM_M_D1 CLBLM_L_X8Y176/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y176/CLBLM_M_AQ HCLK_L_X25Y182/HCLK_SS2END0 INT_L_X8Y174/IMUX_L1 INT_L_X8Y174/IMUX_L40 INT_L_X8Y174/SS2END0 INT_L_X8Y175/SS2A0 INT_L_X8Y176/LOGIC_OUTS_L4 INT_L_X8Y176/SS2BEG0 
pips: CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y176/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y174/INT_L.SS2END0->>IMUX_L1 INT_L_X8Y174/INT_L.SS2END0->>IMUX_L40 INT_L_X8Y176/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[1][6] - 
wires: CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y173/CLBLM_M_AQ CLBLM_L_X10Y174/CLBLM_IMUX18 CLBLM_L_X10Y174/CLBLM_IMUX2 CLBLM_L_X10Y174/CLBLM_M_A2 CLBLM_L_X10Y174/CLBLM_M_B2 INT_L_X10Y173/LOGIC_OUTS_L4 INT_L_X10Y173/NE2BEG0 INT_L_X10Y174/IMUX_L18 INT_L_X10Y174/IMUX_L2 INT_L_X10Y174/NE2A0 INT_L_X10Y174/WR1END1 INT_R_X11Y173/NE2END_S3_0 INT_R_X11Y174/NE2END0 INT_R_X11Y174/WR1BEG1 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y173/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X10Y174/INT_L.WR1END1->>IMUX_L18 INT_L_X10Y174/INT_L.WR1END1->>IMUX_L2 INT_R_X11Y174/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][6] - 
wires: CLBLM_L_X10Y174/CLBLM_IMUX15 CLBLM_L_X10Y174/CLBLM_IMUX7 CLBLM_L_X10Y174/CLBLM_M_A1 CLBLM_L_X10Y174/CLBLM_M_B1 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y174/CLBLM_M_DQ HCLK_L_X31Y182/HCLK_SR1BEG3 HCLK_L_X31Y182/HCLK_SR1END_N3_3 HCLK_R_X32Y182/HCLK_NW2A3 INT_L_X10Y174/IMUX_L15 INT_L_X10Y174/IMUX_L7 INT_L_X10Y174/SR1END3 INT_L_X10Y175/NW2END3 INT_L_X10Y175/SR1BEG3 INT_L_X10Y175/SR1END_N3_3 INT_R_X11Y174/LOGIC_OUTS7 INT_R_X11Y174/NW2BEG3 INT_R_X11Y175/NW2A3 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X10Y174/INT_L.SR1END3->>IMUX_L15 INT_L_X10Y174/INT_L.SR1END3->>IMUX_L7 INT_L_X10Y175/INT_L.NW2END3->>SR1BEG3 INT_R_X11Y174/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][6] - 
wires: CLBLM_L_X10Y174/CLBLM_IMUX11 CLBLM_L_X10Y174/CLBLM_IMUX27 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y174/CLBLM_L_CQ CLBLM_L_X10Y174/CLBLM_M_A4 CLBLM_L_X10Y174/CLBLM_M_B4 CLBLM_L_X10Y175/CLBLM_EL1BEG1 CLBLM_L_X10Y175/CLBLM_NW2A2 DSP_R_X9Y175/DSP_EL1BEG1_0 DSP_R_X9Y175/DSP_NW2A2_0 HCLK_L_X31Y182/HCLK_NW2A2 HCLK_L_X31Y182/HCLK_SL1END1 INT_INTERFACE_R_X9Y175/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y175/INT_INTERFACE_NW2A2 INT_L_X10Y174/IMUX_L11 INT_L_X10Y174/IMUX_L27 INT_L_X10Y174/LOGIC_OUTS_L2 INT_L_X10Y174/NW2BEG2 INT_L_X10Y174/SL1END1 INT_L_X10Y175/EL1END1 INT_L_X10Y175/NW2A2 INT_L_X10Y175/SL1BEG1 INT_R_X9Y175/EL1BEG1 INT_R_X9Y175/NW2END2 VBRK_X29Y183/VBRK_EL1BEG1 VBRK_X29Y183/VBRK_NW2A2 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y174/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_L_X10Y174/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y174/INT_L.SL1END1->>IMUX_L27 INT_L_X10Y175/INT_L.EL1END1->>SL1BEG1 INT_R_X9Y175/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][6] - 
wires: CLBLM_L_X10Y174/CLBLM_ER1BEG0 CLBLM_L_X10Y174/CLBLM_IMUX1 CLBLM_L_X10Y174/CLBLM_IMUX17 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS6 CLBLM_L_X10Y174/CLBLM_M_A3 CLBLM_L_X10Y174/CLBLM_M_B3 CLBLM_L_X10Y174/CLBLM_M_CQ CLBLM_L_X10Y174/CLBLM_WR1END3 DSP_R_X9Y170/DSP_ER1BEG0_4 DSP_R_X9Y170/DSP_WR1END3_4 INT_INTERFACE_R_X9Y174/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_WR1END3 INT_L_X10Y174/ER1END0 INT_L_X10Y174/IMUX_L1 INT_L_X10Y174/IMUX_L17 INT_L_X10Y174/LOGIC_OUTS_L6 INT_L_X10Y174/WR1BEG3 INT_R_X9Y173/ER1BEG_S0 INT_R_X9Y173/SR1END3 INT_R_X9Y174/ER1BEG0 INT_R_X9Y174/SR1BEG3 INT_R_X9Y174/SR1END_N3_3 INT_R_X9Y174/WR1END3 VBRK_X29Y181/VBRK_ER1BEG0 VBRK_X29Y181/VBRK_WR1END3 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y174/INT_L.ER1END0->>IMUX_L1 INT_L_X10Y174/INT_L.ER1END0->>IMUX_L17 INT_L_X10Y174/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X9Y173/INT_R.SR1END3->>ER1BEG_S0 INT_R_X9Y174/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[5][6] - 
wires: CLBLM_L_X10Y175/CLBLM_IMUX18 CLBLM_L_X10Y175/CLBLM_IMUX32 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y175/CLBLM_L_AQ CLBLM_L_X10Y175/CLBLM_M_B2 CLBLM_L_X10Y175/CLBLM_M_C1 HCLK_L_X31Y182/HCLK_BYP_BOUNCE6 HCLK_L_X31Y182/HCLK_FAN_BOUNCE_S3_0 INT_L_X10Y174/BYP_ALT6 INT_L_X10Y174/BYP_BOUNCE6 INT_L_X10Y174/FAN_BOUNCE_S3_0 INT_L_X10Y175/BYP_BOUNCE_N3_6 INT_L_X10Y175/FAN_ALT0 INT_L_X10Y175/FAN_BOUNCE0 INT_L_X10Y175/IMUX_L18 INT_L_X10Y175/IMUX_L32 INT_L_X10Y175/LOGIC_OUTS_L0 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y175/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y174/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X10Y174/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X10Y175/INT_L.BYP_BOUNCE_N3_6->>IMUX_L18 INT_L_X10Y175/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X10Y175/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X10Y175/INT_L.LOGIC_OUTS_L0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][6] - 
wires: CLBLM_L_X10Y175/CLBLM_IMUX17 CLBLM_L_X10Y175/CLBLM_IMUX29 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y175/CLBLM_M_AQ CLBLM_L_X10Y175/CLBLM_M_B3 CLBLM_L_X10Y175/CLBLM_M_C2 INT_L_X10Y175/IMUX_L17 INT_L_X10Y175/IMUX_L29 INT_L_X10Y175/LOGIC_OUTS_L4 INT_L_X10Y175/NL1BEG_N3 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y175/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y175/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X10Y175/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X10Y175/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][6] - 
wires: CLBLM_L_X10Y175/CLBLM_EL1BEG3 CLBLM_L_X10Y175/CLBLM_IMUX15 CLBLM_L_X10Y175/CLBLM_IMUX22 CLBLM_L_X10Y175/CLBLM_M_B1 CLBLM_L_X10Y175/CLBLM_M_C3 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y175/CLBLM_L_AQ DSP_R_X9Y175/DSP_EL1BEG3_0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_EL1BEG3 INT_L_X10Y175/EL1END3 INT_L_X10Y175/IMUX_L15 INT_L_X10Y175/IMUX_L22 INT_L_X8Y175/LOGIC_OUTS_L0 INT_L_X8Y175/NE2BEG0 INT_L_X8Y176/NE2A0 INT_R_X9Y175/EL1BEG3 INT_R_X9Y175/NE2END_S3_0 INT_R_X9Y176/EL1BEG_N3 INT_R_X9Y176/NE2END0 VBRK_X29Y183/VBRK_EL1BEG3 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y175/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y175/INT_L.EL1END3->>IMUX_L15 INT_L_X10Y175/INT_L.EL1END3->>IMUX_L22 INT_L_X8Y175/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X9Y176/INT_R.NE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][6] - 
wires: CLBLM_L_X10Y175/CLBLM_IMUX27 CLBLM_L_X10Y175/CLBLM_IMUX28 CLBLM_L_X10Y175/CLBLM_M_B4 CLBLM_L_X10Y175/CLBLM_M_C4 CLBLM_L_X10Y176/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y176/CLBLM_M_AQ INT_L_X10Y175/IMUX_L27 INT_L_X10Y175/IMUX_L28 INT_L_X10Y175/SR1END1 INT_L_X10Y176/LOGIC_OUTS_L4 INT_L_X10Y176/SR1BEG1 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y176/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y175/INT_L.SR1END1->>IMUX_L27 INT_L_X10Y175/INT_L.SR1END1->>IMUX_L28 INT_L_X10Y176/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/portA[4] - 
wires: CLBLM_L_X10Y174/CLBLM_BYP0 CLBLM_L_X10Y174/CLBLM_EL1BEG0 CLBLM_L_X10Y174/CLBLM_IMUX28 CLBLM_L_X10Y174/CLBLM_IMUX9 CLBLM_L_X10Y174/CLBLM_L_A5 CLBLM_L_X10Y174/CLBLM_L_AX CLBLM_L_X10Y174/CLBLM_M_C4 CLBLM_L_X10Y174/CLBLM_SE2A2 CLBLM_L_X10Y175/CLBLM_ER1BEG3 CLBLM_L_X10Y175/CLBLM_IMUX23 CLBLM_L_X10Y175/CLBLM_L_C3 CLBLM_L_X8Y175/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y175/CLBLM_L_B DSP_R_X9Y170/DSP_EL1BEG0_4 DSP_R_X9Y170/DSP_SE2A2_4 DSP_R_X9Y175/DSP_ER1BEG3_0 HCLK_L_X25Y182/HCLK_SE2A1 HCLK_R_X26Y182/HCLK_SE2A2 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y175/INT_INTERFACE_ER1BEG3 INT_L_X10Y173/EL1END_S3_0 INT_L_X10Y174/BYP_ALT0 INT_L_X10Y174/BYP_L0 INT_L_X10Y174/EL1END0 INT_L_X10Y174/IMUX_L28 INT_L_X10Y174/IMUX_L9 INT_L_X10Y174/SE2END2 INT_L_X10Y175/ER1END3 INT_L_X10Y175/IMUX_L23 INT_L_X10Y176/ER1END_N3_3 INT_L_X8Y174/SE2A1 INT_L_X8Y175/ER1BEG2 INT_L_X8Y175/LOGIC_OUTS_L9 INT_L_X8Y175/SE2BEG1 INT_R_X9Y174/EL1BEG0 INT_R_X9Y174/SE2A2 INT_R_X9Y174/SE2END1 INT_R_X9Y175/ER1BEG3 INT_R_X9Y175/ER1END2 INT_R_X9Y175/SE2BEG2 VBRK_X29Y181/VBRK_EL1BEG0 VBRK_X29Y181/VBRK_SE2A2 VBRK_X29Y183/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y175/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y174/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y174/INT_L.EL1END0->>BYP_ALT0 INT_L_X10Y174/INT_L.EL1END0->>IMUX_L9 INT_L_X10Y174/INT_L.SE2END2->>IMUX_L28 INT_L_X10Y175/INT_L.ER1END3->>IMUX_L23 INT_L_X8Y175/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X8Y175/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X9Y174/INT_R.SE2END1->>EL1BEG0 INT_R_X9Y175/INT_R.ER1END2->>ER1BEG3 INT_R_X9Y175/INT_R.ER1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/opalu[1] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX14 CLBLM_L_X10Y172/CLBLM_IMUX20 CLBLM_L_X10Y172/CLBLM_IMUX36 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y172/CLBLM_L_B1 CLBLM_L_X10Y172/CLBLM_L_C2 CLBLM_L_X10Y172/CLBLM_L_D2 CLBLM_L_X10Y172/CLBLM_M_A CLBLM_L_X10Y172/CLBLM_M_AMUX CLBLM_L_X10Y173/CLBLM_IMUX14 CLBLM_L_X10Y173/CLBLM_IMUX18 CLBLM_L_X10Y173/CLBLM_IMUX21 CLBLM_L_X10Y173/CLBLM_IMUX29 CLBLM_L_X10Y173/CLBLM_IMUX37 CLBLM_L_X10Y173/CLBLM_L_B1 CLBLM_L_X10Y173/CLBLM_L_C4 CLBLM_L_X10Y173/CLBLM_L_D4 CLBLM_L_X10Y173/CLBLM_M_B2 CLBLM_L_X10Y173/CLBLM_M_C2 CLBLM_L_X10Y173/CLBLM_NW2A2 CLBLM_L_X10Y174/CLBLM_IMUX0 CLBLM_L_X10Y174/CLBLM_IMUX16 CLBLM_L_X10Y174/CLBLM_IMUX20 CLBLM_L_X10Y174/CLBLM_IMUX32 CLBLM_L_X10Y174/CLBLM_IMUX36 CLBLM_L_X10Y174/CLBLM_IMUX44 CLBLM_L_X10Y174/CLBLM_L_A3 CLBLM_L_X10Y174/CLBLM_L_B3 CLBLM_L_X10Y174/CLBLM_L_C2 CLBLM_L_X10Y174/CLBLM_L_D2 CLBLM_L_X10Y174/CLBLM_M_C1 CLBLM_L_X10Y174/CLBLM_M_D4 CLBLM_L_X8Y174/CLBLM_IMUX36 CLBLM_L_X8Y174/CLBLM_L_D2 DSP_R_X9Y170/DSP_NW2A2_3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_NW2A2 INT_L_X10Y172/BYP_ALT2 INT_L_X10Y172/BYP_BOUNCE2 INT_L_X10Y172/IMUX_L14 INT_L_X10Y172/IMUX_L20 INT_L_X10Y172/IMUX_L36 INT_L_X10Y172/LOGIC_OUTS_L12 INT_L_X10Y172/LOGIC_OUTS_L20 INT_L_X10Y172/NN2BEG0 INT_L_X10Y172/NN2BEG2 INT_L_X10Y172/NR1BEG2 INT_L_X10Y172/NW2BEG2 INT_L_X10Y173/BYP_BOUNCE_N3_2 INT_L_X10Y173/FAN_ALT1 INT_L_X10Y173/FAN_BOUNCE1 INT_L_X10Y173/IMUX_L14 INT_L_X10Y173/IMUX_L18 INT_L_X10Y173/IMUX_L21 INT_L_X10Y173/IMUX_L29 INT_L_X10Y173/IMUX_L37 INT_L_X10Y173/NN2A0 INT_L_X10Y173/NN2A2 INT_L_X10Y173/NN2END_S2_0 INT_L_X10Y173/NR1END2 INT_L_X10Y173/NW2A2 INT_L_X10Y173/SR1END2 INT_L_X10Y174/IMUX_L0 INT_L_X10Y174/IMUX_L16 INT_L_X10Y174/IMUX_L20 INT_L_X10Y174/IMUX_L32 INT_L_X10Y174/IMUX_L36 INT_L_X10Y174/IMUX_L44 INT_L_X10Y174/NN2END0 INT_L_X10Y174/NN2END2 INT_L_X10Y174/SR1BEG2 INT_L_X8Y174/IMUX_L36 INT_L_X8Y174/NW2END2 INT_R_X9Y173/NW2BEG2 INT_R_X9Y173/NW2END2 INT_R_X9Y174/NW2A2 VBRK_X29Y180/VBRK_NW2A2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y172/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y172/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X10Y172/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X10Y172/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L20->>IMUX_L20 INT_L_X10Y172/INT_L.LOGIC_OUTS_L20->>IMUX_L36 INT_L_X10Y172/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X10Y173/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y173/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X10Y173/INT_L.NR1END2->>IMUX_L21 INT_L_X10Y173/INT_L.NR1END2->>IMUX_L37 INT_L_X10Y173/INT_L.SR1END2->>FAN_ALT1 INT_L_X10Y173/INT_L.SR1END2->>IMUX_L14 INT_L_X10Y173/INT_L.SR1END2->>IMUX_L29 INT_L_X10Y174/INT_L.NN2END0->>IMUX_L0 INT_L_X10Y174/INT_L.NN2END0->>IMUX_L16 INT_L_X10Y174/INT_L.NN2END0->>IMUX_L32 INT_L_X10Y174/INT_L.NN2END2->>IMUX_L20 INT_L_X10Y174/INT_L.NN2END2->>IMUX_L36 INT_L_X10Y174/INT_L.NN2END2->>IMUX_L44 INT_L_X10Y174/INT_L.NN2END2->>SR1BEG2 INT_L_X8Y174/INT_L.NW2END2->>IMUX_L36 INT_R_X9Y173/INT_R.NW2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

processor/opalu[0] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX19 CLBLM_L_X10Y172/CLBLM_IMUX23 CLBLM_L_X10Y172/CLBLM_IMUX39 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y172/CLBLM_L_B2 CLBLM_L_X10Y172/CLBLM_L_C3 CLBLM_L_X10Y172/CLBLM_L_D3 CLBLM_L_X10Y172/CLBLM_M_B CLBLM_L_X10Y172/CLBLM_M_BMUX CLBLM_L_X10Y173/CLBLM_IMUX15 CLBLM_L_X10Y173/CLBLM_IMUX19 CLBLM_L_X10Y173/CLBLM_IMUX20 CLBLM_L_X10Y173/CLBLM_IMUX32 CLBLM_L_X10Y173/CLBLM_IMUX36 CLBLM_L_X10Y173/CLBLM_L_B2 CLBLM_L_X10Y173/CLBLM_L_C2 CLBLM_L_X10Y173/CLBLM_L_D2 CLBLM_L_X10Y173/CLBLM_M_B1 CLBLM_L_X10Y173/CLBLM_M_C1 CLBLM_L_X10Y174/CLBLM_IMUX14 CLBLM_L_X10Y174/CLBLM_IMUX23 CLBLM_L_X10Y174/CLBLM_IMUX29 CLBLM_L_X10Y174/CLBLM_IMUX45 CLBLM_L_X10Y174/CLBLM_IMUX46 CLBLM_L_X10Y174/CLBLM_IMUX6 CLBLM_L_X10Y174/CLBLM_L_A1 CLBLM_L_X10Y174/CLBLM_L_B1 CLBLM_L_X10Y174/CLBLM_L_C3 CLBLM_L_X10Y174/CLBLM_L_D5 CLBLM_L_X10Y174/CLBLM_M_C2 CLBLM_L_X10Y174/CLBLM_M_D2 CLBLM_L_X10Y174/CLBLM_WW2A0 CLBLM_L_X8Y174/CLBLM_IMUX41 CLBLM_L_X8Y174/CLBLM_L_D1 DSP_R_X9Y170/DSP_WW2A0_4 INT_INTERFACE_R_X9Y174/INT_INTERFACE_WW2A0 INT_L_X10Y172/IMUX_L19 INT_L_X10Y172/IMUX_L23 INT_L_X10Y172/IMUX_L39 INT_L_X10Y172/LOGIC_OUTS_L13 INT_L_X10Y172/LOGIC_OUTS_L21 INT_L_X10Y172/NL1BEG0 INT_L_X10Y172/NL1BEG2 INT_L_X10Y172/NL1END_S3_0 INT_L_X10Y172/NN2BEG1 INT_L_X10Y172/NN2BEG3 INT_L_X10Y173/IMUX_L15 INT_L_X10Y173/IMUX_L19 INT_L_X10Y173/IMUX_L20 INT_L_X10Y173/IMUX_L32 INT_L_X10Y173/IMUX_L36 INT_L_X10Y173/NL1END0 INT_L_X10Y173/NL1END2 INT_L_X10Y173/NN2A1 INT_L_X10Y173/NN2A3 INT_L_X10Y173/SR1END3 INT_L_X10Y174/IMUX_L14 INT_L_X10Y174/IMUX_L23 INT_L_X10Y174/IMUX_L29 INT_L_X10Y174/IMUX_L45 INT_L_X10Y174/IMUX_L46 INT_L_X10Y174/IMUX_L6 INT_L_X10Y174/NN2END1 INT_L_X10Y174/NN2END3 INT_L_X10Y174/SR1BEG3 INT_L_X10Y174/SR1END_N3_3 INT_L_X10Y174/WW2BEG0 INT_L_X8Y174/IMUX_L41 INT_L_X8Y174/WW2END0 INT_R_X9Y174/WW2A0 VBRK_X29Y181/VBRK_WW2A0 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y172/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X10Y172/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X10Y172/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X10Y172/INT_L.LOGIC_OUTS_L21->>IMUX_L23 INT_L_X10Y172/INT_L.LOGIC_OUTS_L21->>IMUX_L39 INT_L_X10Y172/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L21->>NN2BEG3 INT_L_X10Y173/INT_L.NL1END0->>IMUX_L32 INT_L_X10Y173/INT_L.NL1END2->>IMUX_L19 INT_L_X10Y173/INT_L.NL1END2->>IMUX_L20 INT_L_X10Y173/INT_L.NL1END2->>IMUX_L36 INT_L_X10Y173/INT_L.SR1END3->>IMUX_L15 INT_L_X10Y174/INT_L.NN2END1->>WW2BEG0 INT_L_X10Y174/INT_L.NN2END3->>IMUX_L14 INT_L_X10Y174/INT_L.NN2END3->>IMUX_L23 INT_L_X10Y174/INT_L.NN2END3->>IMUX_L29 INT_L_X10Y174/INT_L.NN2END3->>IMUX_L45 INT_L_X10Y174/INT_L.NN2END3->>IMUX_L46 INT_L_X10Y174/INT_L.NN2END3->>IMUX_L6 INT_L_X10Y174/INT_L.NN2END3->>SR1BEG3 INT_L_X8Y174/INT_L.WW2END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

_carry__0_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/portA[0] - 
wires: CLBLM_L_X10Y173/CLBLM_BYP0 CLBLM_L_X10Y173/CLBLM_IMUX12 CLBLM_L_X10Y173/CLBLM_L_AX CLBLM_L_X10Y173/CLBLM_M_B6 CLBLM_L_X10Y175/CLBLM_IMUX9 CLBLM_L_X10Y175/CLBLM_L_A5 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y174/CLBLM_L_D HCLK_L_X31Y182/HCLK_WR1END_S1_0 HCLK_R_X32Y182/HCLK_WR1BEG_S0 INT_L_X10Y173/BYP_ALT0 INT_L_X10Y173/BYP_BOUNCE0 INT_L_X10Y173/BYP_L0 INT_L_X10Y173/IMUX_L12 INT_L_X10Y173/SW2END0 INT_L_X10Y174/WR1END_S1_0 INT_L_X10Y175/IMUX_L9 INT_L_X10Y175/WR1END0 INT_R_X11Y173/SW2A0 INT_R_X11Y174/LOGIC_OUTS11 INT_R_X11Y174/SR1BEG_S0 INT_R_X11Y174/SW2BEG0 INT_R_X11Y174/WR1BEG_S0 INT_R_X11Y175/WR1BEG0 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y173/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y173/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y173/INT_L.BYP_BOUNCE0->>IMUX_L12 INT_L_X10Y173/INT_L.SW2END0->>BYP_ALT0 INT_L_X10Y175/INT_L.WR1END0->>IMUX_L9 INT_R_X11Y174/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X11Y174/INT_R.LOGIC_OUTS11->>WR1BEG_S0 INT_R_X11Y174/INT_R.SR1BEG_S0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_10_n_0 - 
wires: CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y173/CLBLM_L_A CLBLM_R_X11Y174/CLBLM_IMUX46 CLBLM_R_X11Y174/CLBLM_L_D5 HCLK_R_X32Y182/HCLK_FAN_BOUNCE_S3_0 HCLK_R_X32Y182/HCLK_NN2A0 HCLK_R_X32Y182/HCLK_NN2END_S2_0 INT_R_X11Y173/LOGIC_OUTS8 INT_R_X11Y173/NN2BEG0 INT_R_X11Y174/FAN_BOUNCE_S3_0 INT_R_X11Y174/IMUX46 INT_R_X11Y174/NN2A0 INT_R_X11Y174/NN2END_S2_0 INT_R_X11Y175/FAN_ALT0 INT_R_X11Y175/FAN_BOUNCE0 INT_R_X11Y175/NN2END0 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X11Y173/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X11Y174/INT_R.FAN_BOUNCE_S3_0->>IMUX46 INT_R_X11Y175/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X11Y175/INT_R.NN2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_12_n_0 - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX42 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y174/CLBLM_L_B CLBLM_R_X11Y174/CLBLM_L_D6 INT_R_X11Y174/IMUX42 INT_R_X11Y174/LOGIC_OUTS9 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y174/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[5][0] - 
wires: CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y172/CLBLM_L_AQ CLBLM_R_X11Y173/CLBLM_IMUX23 CLBLM_R_X11Y173/CLBLM_IMUX6 CLBLM_R_X11Y173/CLBLM_L_A1 CLBLM_R_X11Y173/CLBLM_L_C3 INT_L_X10Y172/LOGIC_OUTS_L0 INT_L_X10Y172/NE2BEG0 INT_L_X10Y173/EL1BEG3 INT_L_X10Y173/NE2A0 INT_L_X10Y173/NW2END_S0_0 INT_L_X10Y174/EL1BEG_N3 INT_L_X10Y174/NW2END0 INT_R_X11Y172/NE2END_S3_0 INT_R_X11Y173/EL1END3 INT_R_X11Y173/IMUX23 INT_R_X11Y173/IMUX6 INT_R_X11Y173/NE2END0 INT_R_X11Y173/NW2BEG0 INT_R_X11Y174/NW2A0 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y172/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X10Y174/INT_L.NW2END0->>EL1BEG_N3 INT_R_X11Y173/INT_R.EL1END3->>IMUX23 INT_R_X11Y173/INT_R.EL1END3->>IMUX6 INT_R_X11Y173/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][0] - 
wires: CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y172/CLBLM_L_AQ CLBLM_R_X11Y173/CLBLM_IMUX20 CLBLM_R_X11Y173/CLBLM_IMUX3 CLBLM_R_X11Y173/CLBLM_L_A2 CLBLM_R_X11Y173/CLBLM_L_C2 INT_R_X11Y172/LOGIC_OUTS0 INT_R_X11Y172/NL1BEG2 INT_R_X11Y172/NL1BEG_N3 INT_R_X11Y173/IMUX20 INT_R_X11Y173/IMUX3 INT_R_X11Y173/NL1END2 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X11Y172/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X11Y172/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X11Y173/INT_R.NL1END2->>IMUX20 INT_R_X11Y173/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][0] - 
wires: CLBLM_R_X11Y173/CLBLM_IMUX0 CLBLM_R_X11Y173/CLBLM_IMUX33 CLBLM_R_X11Y173/CLBLM_L_A3 CLBLM_R_X11Y173/CLBLM_L_C1 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y174/CLBLM_L_AQ INT_R_X11Y173/IMUX0 INT_R_X11Y173/IMUX33 INT_R_X11Y173/SL1END0 INT_R_X11Y174/LOGIC_OUTS0 INT_R_X11Y174/SL1BEG0 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X11Y173/INT_R.SL1END0->>IMUX0 INT_R_X11Y173/INT_R.SL1END0->>IMUX33 INT_R_X11Y174/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][0] - 
wires: CLBLL_L_X12Y173/CLBLL_LL_AQ CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y174/CLBLL_NW2A0 CLBLM_R_X11Y173/CLBLM_IMUX10 CLBLM_R_X11Y173/CLBLM_IMUX34 CLBLM_R_X11Y173/CLBLM_L_A4 CLBLM_R_X11Y173/CLBLM_L_C6 CLBLM_R_X11Y174/CLBLM_NW2A0 INT_L_X12Y173/LOGIC_OUTS_L4 INT_L_X12Y173/NW2BEG0 INT_L_X12Y174/NW2A0 INT_R_X11Y173/IMUX10 INT_R_X11Y173/IMUX34 INT_R_X11Y173/NW2END_S0_0 INT_R_X11Y173/SR1BEG_S0 INT_R_X11Y174/NW2END0 VBRK_X34Y181/VBRK_NW2A0 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X12Y173/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X11Y173/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X11Y173/INT_R.SR1BEG_S0->>IMUX10 INT_R_X11Y173/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_27_n_0 - 
wires: CLBLM_L_X8Y167/CLBLM_IMUX14 CLBLM_L_X8Y167/CLBLM_IMUX30 CLBLM_L_X8Y167/CLBLM_IMUX6 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y167/CLBLM_L_A1 CLBLM_L_X8Y167/CLBLM_L_B1 CLBLM_L_X8Y167/CLBLM_L_C5 CLBLM_L_X8Y167/CLBLM_L_D INT_L_X8Y167/IMUX_L14 INT_L_X8Y167/IMUX_L30 INT_L_X8Y167/IMUX_L6 INT_L_X8Y167/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y167/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X8Y167/INT_L.LOGIC_OUTS_L11->>IMUX_L30 INT_L_X8Y167/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

processor/control_unit_i/_carry_i_28_n_0 - 
wires: CLBLM_L_X8Y167/CLBLM_IMUX23 CLBLM_L_X8Y167/CLBLM_IMUX25 CLBLM_L_X8Y167/CLBLM_IMUX9 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y167/CLBLM_L_A5 CLBLM_L_X8Y167/CLBLM_L_B5 CLBLM_L_X8Y167/CLBLM_L_C3 CLBLM_L_X8Y167/CLBLM_M_D INT_L_X8Y167/IMUX_L23 INT_L_X8Y167/IMUX_L25 INT_L_X8Y167/IMUX_L9 INT_L_X8Y167/LOGIC_OUTS_L15 INT_L_X8Y167/SR1BEG_S0 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y167/INT_L.LOGIC_OUTS_L15->>IMUX_L23 INT_L_X8Y167/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y167/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X8Y167/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

processor/control_unit_i/_carry_i_29_n_0 - 
wires: CLBLM_L_X8Y167/CLBLM_IMUX10 CLBLM_L_X8Y167/CLBLM_IMUX26 CLBLM_L_X8Y167/CLBLM_IMUX34 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y167/CLBLM_L_A4 CLBLM_L_X8Y167/CLBLM_L_B4 CLBLM_L_X8Y167/CLBLM_L_C6 CLBLM_L_X8Y167/CLBLM_M_AMUX INT_L_X8Y167/FAN_ALT7 INT_L_X8Y167/FAN_BOUNCE7 INT_L_X8Y167/IMUX_L10 INT_L_X8Y167/IMUX_L26 INT_L_X8Y167/IMUX_L34 INT_L_X8Y167/LOGIC_OUTS_L20 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y167/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y167/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y167/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X8Y167/INT_L.FAN_BOUNCE7->>IMUX_L26 INT_L_X8Y167/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X8Y167/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mem_reg[1][0] - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX19 CLBLM_R_X11Y174/CLBLM_IMUX40 CLBLM_R_X11Y174/CLBLM_L_B2 CLBLM_R_X11Y174/CLBLM_M_D1 CLBLM_R_X11Y175/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y175/CLBLM_M_AQ HCLK_R_X32Y182/HCLK_SR1END1 HCLK_R_X32Y182/HCLK_SS2A0 INT_R_X11Y173/NR1BEG0 INT_R_X11Y173/SS2END0 INT_R_X11Y174/IMUX19 INT_R_X11Y174/IMUX40 INT_R_X11Y174/NR1END0 INT_R_X11Y174/SR1END1 INT_R_X11Y174/SS2A0 INT_R_X11Y175/LOGIC_OUTS4 INT_R_X11Y175/SR1BEG1 INT_R_X11Y175/SS2BEG0 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y175/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X11Y173/INT_R.SS2END0->>NR1BEG0 INT_R_X11Y174/INT_R.NR1END0->>IMUX40 INT_R_X11Y174/INT_R.SR1END1->>IMUX19 INT_R_X11Y175/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X11Y175/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][0] - 
wires: CLBLM_R_X11Y174/CLBLM_IMUX16 CLBLM_R_X11Y174/CLBLM_IMUX45 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y174/CLBLM_L_B3 CLBLM_R_X11Y174/CLBLM_M_AQ CLBLM_R_X11Y174/CLBLM_M_D2 HCLK_L_X31Y182/HCLK_SE2A0 HCLK_R_X32Y182/HCLK_FAN_BOUNCE_S3_4 HCLK_R_X32Y182/HCLK_NR1BEG0 INT_L_X10Y174/SE2A0 INT_L_X10Y175/NW2END_S0_0 INT_L_X10Y175/SE2BEG0 INT_L_X10Y175/SR1BEG_S0 INT_L_X10Y176/NW2END0 INT_R_X11Y174/FAN_BOUNCE_S3_4 INT_R_X11Y174/IMUX16 INT_R_X11Y174/IMUX45 INT_R_X11Y174/LOGIC_OUTS4 INT_R_X11Y174/NR1BEG0 INT_R_X11Y174/SE2END0 INT_R_X11Y175/FAN_ALT4 INT_R_X11Y175/FAN_BOUNCE4 INT_R_X11Y175/NR1END0 INT_R_X11Y175/NW2BEG0 INT_R_X11Y176/NW2A0 
pips: CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y175/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X10Y175/INT_L.SR1BEG_S0->>SE2BEG0 INT_R_X11Y174/INT_R.FAN_BOUNCE_S3_4->>IMUX45 INT_R_X11Y174/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X11Y174/INT_R.SE2END0->>IMUX16 INT_R_X11Y175/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y175/INT_R.NR1END0->>FAN_ALT4 INT_R_X11Y175/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][0] - 
wires: CLBLM_L_X10Y173/CLBLM_WL1END3 CLBLM_L_X10Y174/CLBLM_EE2BEG3 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y174/CLBLM_L_AQ CLBLM_R_X11Y174/CLBLM_IMUX14 CLBLM_R_X11Y174/CLBLM_IMUX38 CLBLM_R_X11Y174/CLBLM_L_B1 CLBLM_R_X11Y174/CLBLM_M_D3 DSP_R_X9Y170/DSP_EE2BEG3_4 DSP_R_X9Y170/DSP_WL1END3_3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2BEG3 INT_L_X10Y173/WL1BEG3 INT_L_X10Y174/EE2A3 INT_L_X10Y174/LOGIC_OUTS_L0 INT_L_X10Y174/WL1BEG_N3 INT_R_X11Y174/EE2END3 INT_R_X11Y174/IMUX14 INT_R_X11Y174/IMUX38 INT_R_X9Y173/WL1END3 INT_R_X9Y174/EE2BEG3 INT_R_X9Y174/NL1BEG_N3 INT_R_X9Y174/WL1END_N1_3 VBRK_X29Y180/VBRK_WL1END3 VBRK_X29Y181/VBRK_EE2BEG3 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y174/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X11Y174/INT_R.EE2END3->>IMUX14 INT_R_X11Y174/INT_R.EE2END3->>IMUX38 INT_R_X9Y174/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X9Y174/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][0] - 
wires: CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y174/CLBLM_M_AQ CLBLM_R_X11Y174/CLBLM_IMUX26 CLBLM_R_X11Y174/CLBLM_IMUX47 CLBLM_R_X11Y174/CLBLM_L_B4 CLBLM_R_X11Y174/CLBLM_M_D5 HCLK_L_X31Y182/HCLK_NE2BEG0 HCLK_R_X32Y182/HCLK_NE2END_S3_0 INT_L_X10Y174/ER1BEG1 INT_L_X10Y174/LOGIC_OUTS_L4 INT_L_X10Y174/NE2BEG0 INT_L_X10Y175/NE2A0 INT_R_X11Y174/ER1END1 INT_R_X11Y174/IMUX26 INT_R_X11Y174/IMUX47 INT_R_X11Y174/NE2END_S3_0 INT_R_X11Y175/NE2END0 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y174/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y174/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X10Y174/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X11Y174/INT_R.ER1END1->>IMUX26 INT_R_X11Y174/INT_R.NE2END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_13_n_0 - 
wires: CLBLM_R_X11Y173/CLBLM_IMUX42 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y173/CLBLM_L_B CLBLM_R_X11Y173/CLBLM_L_D6 INT_R_X11Y173/IMUX42 INT_R_X11Y173/LOGIC_OUTS9 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y173/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[5][3] - 
wires: CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y172/CLBLM_L_BQ CLBLM_R_X11Y172/CLBLM_IMUX17 CLBLM_R_X11Y172/CLBLM_M_B3 CLBLM_R_X11Y173/CLBLM_IMUX26 CLBLM_R_X11Y173/CLBLM_L_B4 INT_L_X10Y172/EL1BEG0 INT_L_X10Y172/LOGIC_OUTS_L1 INT_L_X10Y172/NE2BEG1 INT_L_X10Y173/NE2A1 INT_R_X11Y171/EL1END_S3_0 INT_R_X11Y172/EL1END0 INT_R_X11Y172/IMUX17 INT_R_X11Y173/IMUX26 INT_R_X11Y173/NE2END1 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y172/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X10Y172/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X11Y172/INT_R.EL1END0->>IMUX17 INT_R_X11Y173/INT_R.NE2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][3] - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX18 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y172/CLBLM_L_CQ CLBLM_R_X11Y172/CLBLM_M_B2 CLBLM_R_X11Y173/CLBLM_IMUX16 CLBLM_R_X11Y173/CLBLM_L_B3 INT_R_X11Y170/NR1BEG2 INT_R_X11Y170/SS2END2 INT_R_X11Y171/NL1BEG1 INT_R_X11Y171/NR1END2 INT_R_X11Y171/SS2A2 INT_R_X11Y172/IMUX18 INT_R_X11Y172/LOGIC_OUTS2 INT_R_X11Y172/NL1BEG0 INT_R_X11Y172/NL1END1 INT_R_X11Y172/NL1END_S3_0 INT_R_X11Y172/SS2BEG2 INT_R_X11Y173/IMUX16 INT_R_X11Y173/NL1END0 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y172/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X11Y170/INT_R.SS2END2->>NR1BEG2 INT_R_X11Y171/INT_R.NR1END2->>NL1BEG1 INT_R_X11Y172/INT_R.LOGIC_OUTS2->>SS2BEG2 INT_R_X11Y172/INT_R.NL1END1->>IMUX18 INT_R_X11Y172/INT_R.NL1END1->>NL1BEG0 INT_R_X11Y173/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][3] - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX27 CLBLM_R_X11Y172/CLBLM_M_B4 CLBLM_R_X11Y173/CLBLM_IMUX14 CLBLM_R_X11Y173/CLBLM_L_B1 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y174/CLBLM_L_BQ INT_R_X11Y172/IMUX27 INT_R_X11Y172/SS2END1 INT_R_X11Y173/IMUX14 INT_R_X11Y173/SR1END2 INT_R_X11Y173/SS2A1 INT_R_X11Y174/LOGIC_OUTS1 INT_R_X11Y174/SR1BEG2 INT_R_X11Y174/SS2BEG1 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X11Y172/INT_R.SS2END1->>IMUX27 INT_R_X11Y173/INT_R.SR1END2->>IMUX14 INT_R_X11Y174/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X11Y174/INT_R.LOGIC_OUTS1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][3] - 
wires: CLBLL_L_X12Y173/CLBLL_LL_CQ CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y173/CLBLL_WL1END1 CLBLM_R_X11Y172/CLBLM_IMUX15 CLBLM_R_X11Y172/CLBLM_M_B1 CLBLM_R_X11Y173/CLBLM_IMUX19 CLBLM_R_X11Y173/CLBLM_L_B2 CLBLM_R_X11Y173/CLBLM_WL1END1 INT_L_X12Y173/LOGIC_OUTS_L6 INT_L_X12Y173/WL1BEG1 INT_R_X11Y172/BYP_ALT3 INT_R_X11Y172/BYP_BOUNCE3 INT_R_X11Y172/IMUX15 INT_R_X11Y172/SR1END2 INT_R_X11Y173/BYP_BOUNCE_N3_3 INT_R_X11Y173/IMUX19 INT_R_X11Y173/SR1BEG2 INT_R_X11Y173/WL1END1 VBRK_X34Y180/VBRK_WL1END1 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X12Y173/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X11Y172/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X11Y172/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X11Y172/INT_R.SR1END2->>BYP_ALT3 INT_R_X11Y173/INT_R.WL1END1->>IMUX19 INT_R_X11Y173/INT_R.WL1END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_14_n_0 - 
wires: CLBLL_L_X12Y172/CLBLL_WL1END3 CLBLL_L_X12Y173/CLBLL_LL_A CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y172/CLBLM_WL1END3 CLBLM_R_X11Y173/CLBLM_IMUX46 CLBLM_R_X11Y173/CLBLM_L_D5 INT_L_X12Y172/WL1BEG3 INT_L_X12Y173/LOGIC_OUTS_L12 INT_L_X12Y173/WL1BEG_N3 INT_R_X11Y172/WL1END3 INT_R_X11Y173/IMUX46 INT_R_X11Y173/NL1BEG_N3 INT_R_X11Y173/WL1END_N1_3 VBRK_X34Y179/VBRK_WL1END3 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X12Y173/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X11Y173/INT_R.NL1BEG_N3->>IMUX46 INT_R_X11Y173/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[1][3] - 
wires: CLBLL_L_X12Y172/CLBLL_LL_BQ CLBLL_L_X12Y172/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y173/CLBLL_IMUX18 CLBLL_L_X12Y173/CLBLL_IMUX2 CLBLL_L_X12Y173/CLBLL_LL_A2 CLBLL_L_X12Y173/CLBLL_LL_B2 INT_L_X12Y172/LOGIC_OUTS_L5 INT_L_X12Y172/NR1BEG1 INT_L_X12Y173/IMUX_L18 INT_L_X12Y173/IMUX_L2 INT_L_X12Y173/NR1END1 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X12Y172/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X12Y173/INT_L.NR1END1->>IMUX_L18 INT_L_X12Y173/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][3] - 
wires: CLBLL_L_X12Y173/CLBLL_EL1BEG3 CLBLL_L_X12Y173/CLBLL_IMUX15 CLBLL_L_X12Y173/CLBLL_IMUX7 CLBLL_L_X12Y173/CLBLL_LL_A1 CLBLL_L_X12Y173/CLBLL_LL_B1 CLBLM_R_X11Y173/CLBLM_EL1BEG3 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y173/CLBLM_M_BQ INT_L_X12Y173/EL1END3 INT_L_X12Y173/IMUX_L15 INT_L_X12Y173/IMUX_L7 INT_R_X11Y173/EL1BEG3 INT_R_X11Y173/LOGIC_OUTS5 INT_R_X11Y173/NL1BEG0 INT_R_X11Y173/NL1END_S3_0 INT_R_X11Y174/EL1BEG_N3 INT_R_X11Y174/NL1END0 VBRK_X34Y180/VBRK_EL1BEG3 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X11Y173/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X12Y173/INT_L.EL1END3->>IMUX_L15 INT_L_X12Y173/INT_L.EL1END3->>IMUX_L7 INT_R_X11Y173/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X11Y174/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][3] - 
wires: CLBLL_L_X12Y173/CLBLL_IMUX11 CLBLL_L_X12Y173/CLBLL_IMUX27 CLBLL_L_X12Y173/CLBLL_LL_A4 CLBLL_L_X12Y173/CLBLL_LL_B4 CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y173/CLBLL_L_BQ INT_L_X12Y173/IMUX_L11 INT_L_X12Y173/IMUX_L27 INT_L_X12Y173/LOGIC_OUTS_L1 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y173/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X12Y173/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X12Y173/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][3] - 
wires: CLBLL_L_X12Y173/CLBLL_EL1BEG0 CLBLL_L_X12Y173/CLBLL_IMUX1 CLBLL_L_X12Y173/CLBLL_IMUX17 CLBLL_L_X12Y173/CLBLL_LL_A3 CLBLL_L_X12Y173/CLBLL_LL_B3 CLBLM_R_X11Y173/CLBLM_EL1BEG0 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y173/CLBLM_L_BQ INT_L_X12Y172/EL1END_S3_0 INT_L_X12Y173/EL1END0 INT_L_X12Y173/IMUX_L1 INT_L_X12Y173/IMUX_L17 INT_R_X11Y173/EL1BEG0 INT_R_X11Y173/LOGIC_OUTS1 VBRK_X34Y180/VBRK_EL1BEG0 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y173/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X12Y173/INT_L.EL1END0->>IMUX_L1 INT_L_X12Y173/INT_L.EL1END0->>IMUX_L17 INT_R_X11Y173/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_15_n_0 - 
wires: CLBLL_L_X12Y174/CLBLL_IMUX12 CLBLL_L_X12Y174/CLBLL_LL_B6 CLBLL_L_X12Y175/CLBLL_LL_A CLBLL_L_X12Y175/CLBLL_LOGIC_OUTS12 HCLK_L_X36Y182/HCLK_SR1END1 INT_L_X12Y174/IMUX_L12 INT_L_X12Y174/SR1END1 INT_L_X12Y175/LOGIC_OUTS_L12 INT_L_X12Y175/SR1BEG1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y175/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X12Y174/INT_L.SR1END1->>IMUX_L12 INT_L_X12Y175/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[5][2] - 
wires: CLBLL_L_X12Y175/CLBLL_IMUX1 CLBLL_L_X12Y175/CLBLL_IMUX17 CLBLL_L_X12Y175/CLBLL_LL_A3 CLBLL_L_X12Y175/CLBLL_LL_AQ CLBLL_L_X12Y175/CLBLL_LL_B3 CLBLL_L_X12Y175/CLBLL_LOGIC_OUTS4 INT_L_X12Y175/IMUX_L1 INT_L_X12Y175/IMUX_L17 INT_L_X12Y175/LOGIC_OUTS_L4 
pips: CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y175/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y175/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X12Y175/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][2] - 
wires: CLBLL_L_X12Y175/CLBLL_ER1BEG1 CLBLL_L_X12Y175/CLBLL_IMUX11 CLBLL_L_X12Y175/CLBLL_IMUX27 CLBLL_L_X12Y175/CLBLL_LL_A4 CLBLL_L_X12Y175/CLBLL_LL_B4 CLBLM_R_X11Y175/CLBLM_ER1BEG1 CLBLM_R_X11Y175/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y175/CLBLM_L_AQ INT_L_X12Y175/ER1END1 INT_L_X12Y175/IMUX_L11 INT_L_X12Y175/IMUX_L27 INT_R_X11Y175/ER1BEG1 INT_R_X11Y175/LOGIC_OUTS0 VBRK_X34Y183/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X11Y175/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y175/INT_L.ER1END1->>IMUX_L11 INT_L_X12Y175/INT_L.ER1END1->>IMUX_L27 INT_R_X11Y175/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][2] - 
wires: CLBLL_L_X12Y175/CLBLL_EL1BEG3 CLBLL_L_X12Y175/CLBLL_IMUX15 CLBLL_L_X12Y175/CLBLL_IMUX7 CLBLL_L_X12Y175/CLBLL_LL_A1 CLBLL_L_X12Y175/CLBLL_LL_B1 CLBLL_L_X12Y175/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y175/CLBLL_L_AQ CLBLL_L_X12Y176/CLBLL_NW2A0 CLBLM_R_X11Y175/CLBLM_EL1BEG3 CLBLM_R_X11Y176/CLBLM_NW2A0 INT_L_X12Y175/EL1END3 INT_L_X12Y175/IMUX_L15 INT_L_X12Y175/IMUX_L7 INT_L_X12Y175/LOGIC_OUTS_L0 INT_L_X12Y175/NW2BEG0 INT_L_X12Y176/NW2A0 INT_R_X11Y175/EL1BEG3 INT_R_X11Y175/NW2END_S0_0 INT_R_X11Y176/EL1BEG_N3 INT_R_X11Y176/NW2END0 VBRK_X34Y183/VBRK_EL1BEG3 VBRK_X34Y184/VBRK_NW2A0 
pips: CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y175/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X12Y175/INT_L.EL1END3->>IMUX_L15 INT_L_X12Y175/INT_L.EL1END3->>IMUX_L7 INT_L_X12Y175/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X11Y176/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][2] - 
wires: CLBLL_L_X12Y174/CLBLL_LL_AQ CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y175/CLBLL_IMUX18 CLBLL_L_X12Y175/CLBLL_IMUX2 CLBLL_L_X12Y175/CLBLL_LL_A2 CLBLL_L_X12Y175/CLBLL_LL_B2 HCLK_L_X36Y182/HCLK_NN2BEG0 INT_L_X12Y174/LOGIC_OUTS_L4 INT_L_X12Y174/NN2BEG0 INT_L_X12Y175/IMUX_L18 INT_L_X12Y175/IMUX_L2 INT_L_X12Y175/NN2A0 INT_L_X12Y175/NN2END_S2_0 INT_L_X12Y175/SR1BEG_S0 INT_L_X12Y176/NN2END0 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y175/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X12Y174/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X12Y175/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X12Y175/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X12Y175/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_16_n_0 - 
wires: CLBLL_L_X12Y174/CLBLL_IMUX17 CLBLL_L_X12Y174/CLBLL_LL_B3 CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y174/CLBLL_L_A INT_L_X12Y174/IMUX_L17 INT_L_X12Y174/LOGIC_OUTS_L8 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y174/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X12Y174/INT_L.LOGIC_OUTS_L8->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[1][2] - 
wires: CLBLL_L_X12Y172/CLBLL_LL_AQ CLBLL_L_X12Y172/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y173/CLBLL_NW2A0 CLBLL_L_X12Y174/CLBLL_IMUX14 CLBLL_L_X12Y174/CLBLL_IMUX9 CLBLL_L_X12Y174/CLBLL_L_A5 CLBLL_L_X12Y174/CLBLL_L_B1 CLBLL_L_X12Y174/CLBLL_NE2A0 CLBLM_R_X11Y173/CLBLM_NW2A0 CLBLM_R_X11Y174/CLBLM_NE2A0 INT_L_X12Y172/LOGIC_OUTS_L4 INT_L_X12Y172/NW2BEG0 INT_L_X12Y173/NE2END_S3_0 INT_L_X12Y173/NW2A0 INT_L_X12Y174/IMUX_L14 INT_L_X12Y174/IMUX_L9 INT_L_X12Y174/NE2END0 INT_L_X12Y174/NL1BEG_N3 INT_R_X11Y172/NW2END_S0_0 INT_R_X11Y173/NE2BEG0 INT_R_X11Y173/NW2END0 INT_R_X11Y174/NE2A0 VBRK_X34Y180/VBRK_NW2A0 VBRK_X34Y181/VBRK_NE2A0 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X12Y172/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X12Y174/INT_L.NE2END0->>IMUX_L9 INT_L_X12Y174/INT_L.NE2END0->>NL1BEG_N3 INT_L_X12Y174/INT_L.NL1BEG_N3->>IMUX_L14 INT_R_X11Y173/INT_R.NW2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][2] - 
wires: CLBLL_L_X12Y174/CLBLL_ER1BEG2 CLBLL_L_X12Y174/CLBLL_IMUX26 CLBLL_L_X12Y174/CLBLL_IMUX6 CLBLL_L_X12Y174/CLBLL_L_A1 CLBLL_L_X12Y174/CLBLL_L_B4 CLBLM_R_X11Y174/CLBLM_ER1BEG2 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y174/CLBLM_M_BQ INT_L_X12Y174/ER1END2 INT_L_X12Y174/FAN_ALT1 INT_L_X12Y174/FAN_BOUNCE1 INT_L_X12Y174/IMUX_L26 INT_L_X12Y174/IMUX_L6 INT_R_X11Y174/ER1BEG2 INT_R_X11Y174/LOGIC_OUTS5 VBRK_X34Y181/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X12Y174/INT_L.ER1END2->>FAN_ALT1 INT_L_X12Y174/INT_L.ER1END2->>IMUX_L6 INT_L_X12Y174/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y174/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_R_X11Y174/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][2] - 
wires: CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y173/CLBLL_L_AQ CLBLL_L_X12Y174/CLBLL_IMUX19 CLBLL_L_X12Y174/CLBLL_IMUX3 CLBLL_L_X12Y174/CLBLL_L_A2 CLBLL_L_X12Y174/CLBLL_L_B2 INT_L_X12Y173/LOGIC_OUTS_L0 INT_L_X12Y173/NL1BEG2 INT_L_X12Y173/NL1BEG_N3 INT_L_X12Y174/IMUX_L19 INT_L_X12Y174/IMUX_L3 INT_L_X12Y174/NL1END2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X12Y173/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X12Y173/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X12Y174/INT_L.NL1END2->>IMUX_L19 INT_L_X12Y174/INT_L.NL1END2->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][2] - 
wires: CLBLL_L_X12Y174/CLBLL_IMUX0 CLBLL_L_X12Y174/CLBLL_IMUX16 CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y174/CLBLL_L_A3 CLBLL_L_X12Y174/CLBLL_L_AQ CLBLL_L_X12Y174/CLBLL_L_B3 INT_L_X12Y174/IMUX_L0 INT_L_X12Y174/IMUX_L16 INT_L_X12Y174/LOGIC_OUTS_L0 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y174/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y174/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X12Y174/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X12Y174/INT_L.LOGIC_OUTS_L0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_17_n_0 - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX31 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y172/CLBLM_L_A CLBLM_R_X11Y172/CLBLM_M_C5 INT_R_X11Y172/FAN_BOUNCE_S3_4 INT_R_X11Y172/IMUX31 INT_R_X11Y172/LOGIC_OUTS8 INT_R_X11Y172/NR1BEG0 INT_R_X11Y173/FAN_ALT4 INT_R_X11Y173/FAN_BOUNCE4 INT_R_X11Y173/NR1END0 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y172/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X11Y172/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X11Y172/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X11Y173/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y173/INT_R.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[5][1] - 
wires: CLBLM_R_X11Y171/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y171/CLBLM_L_AQ CLBLM_R_X11Y172/CLBLM_IMUX14 CLBLM_R_X11Y172/CLBLM_IMUX6 CLBLM_R_X11Y172/CLBLM_L_A1 CLBLM_R_X11Y172/CLBLM_L_B1 INT_R_X11Y171/LOGIC_OUTS0 INT_R_X11Y171/NL1BEG_N3 INT_R_X11Y171/NR1BEG3 INT_R_X11Y172/IMUX14 INT_R_X11Y172/IMUX6 INT_R_X11Y172/NR1END3 
pips: CLBLM_R_X11Y171/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X11Y171/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X11Y171/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X11Y172/INT_R.NR1END3->>IMUX14 INT_R_X11Y172/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[7][1] - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX19 CLBLM_R_X11Y172/CLBLM_IMUX3 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y172/CLBLM_L_A2 CLBLM_R_X11Y172/CLBLM_L_B2 CLBLM_R_X11Y172/CLBLM_L_BQ INT_R_X11Y172/IMUX19 INT_R_X11Y172/IMUX3 INT_R_X11Y172/LOGIC_OUTS1 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y172/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X11Y172/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X11Y172/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[4][1] - 
wires: CLBLL_L_X12Y172/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y172/CLBLL_L_AQ CLBLL_L_X12Y172/CLBLL_WR1END1 CLBLM_R_X11Y172/CLBLM_IMUX10 CLBLM_R_X11Y172/CLBLM_IMUX26 CLBLM_R_X11Y172/CLBLM_L_A4 CLBLM_R_X11Y172/CLBLM_L_B4 CLBLM_R_X11Y172/CLBLM_WR1END1 INT_L_X12Y172/LOGIC_OUTS_L0 INT_L_X12Y172/WR1BEG1 INT_R_X11Y172/IMUX10 INT_R_X11Y172/IMUX26 INT_R_X11Y172/WR1END1 VBRK_X34Y179/VBRK_WR1END1 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X12Y172/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X11Y172/INT_R.WR1END1->>IMUX10 INT_R_X11Y172/INT_R.WR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[6][1] - 
wires: CLBLL_L_X12Y171/CLBLL_WL1END0 CLBLL_L_X12Y173/CLBLL_LL_BQ CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y171/CLBLM_WL1END0 CLBLM_R_X11Y172/CLBLM_IMUX0 CLBLM_R_X11Y172/CLBLM_IMUX16 CLBLM_R_X11Y172/CLBLM_L_A3 CLBLM_R_X11Y172/CLBLM_L_B3 INT_L_X12Y171/SS2END1 INT_L_X12Y171/WL1BEG0 INT_L_X12Y172/SS2A1 INT_L_X12Y173/LOGIC_OUTS_L5 INT_L_X12Y173/SS2BEG1 INT_R_X11Y171/NL1BEG0 INT_R_X11Y171/NL1END_S3_0 INT_R_X11Y171/WL1END0 INT_R_X11Y172/IMUX0 INT_R_X11Y172/IMUX16 INT_R_X11Y172/NL1END0 VBRK_X34Y178/VBRK_WL1END0 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X12Y171/INT_L.SS2END1->>WL1BEG0 INT_L_X12Y173/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_R_X11Y171/INT_R.WL1END0->>NL1BEG0 INT_R_X11Y172/INT_R.NL1END0->>IMUX0 INT_R_X11Y172/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_carry_i_18_n_0 - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX35 CLBLM_R_X11Y172/CLBLM_M_C6 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y173/CLBLM_M_A INT_R_X11Y172/IMUX35 INT_R_X11Y172/SR1END1 INT_R_X11Y173/LOGIC_OUTS12 INT_R_X11Y173/SR1BEG1 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y173/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X11Y172/INT_R.SR1END1->>IMUX35 INT_R_X11Y173/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem_reg[1][1] - 
wires: CLBLL_L_X12Y171/CLBLL_EL1BEG3 CLBLL_L_X12Y173/CLBLL_NW2A3 CLBLM_R_X11Y171/CLBLM_EL1BEG3 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y172/CLBLM_M_AQ CLBLM_R_X11Y173/CLBLM_IMUX22 CLBLM_R_X11Y173/CLBLM_IMUX7 CLBLM_R_X11Y173/CLBLM_M_A1 CLBLM_R_X11Y173/CLBLM_M_C3 CLBLM_R_X11Y173/CLBLM_NW2A3 INT_L_X12Y171/EL1END3 INT_L_X12Y171/NR1BEG3 INT_L_X12Y172/NR1END3 INT_L_X12Y172/NW2BEG3 INT_L_X12Y173/NW2A3 INT_R_X11Y171/EL1BEG3 INT_R_X11Y172/EL1BEG_N3 INT_R_X11Y172/LOGIC_OUTS4 INT_R_X11Y173/BYP_ALT3 INT_R_X11Y173/BYP_BOUNCE3 INT_R_X11Y173/IMUX22 INT_R_X11Y173/IMUX7 INT_R_X11Y173/NW2END3 INT_R_X11Y174/BYP_BOUNCE_N3_3 VBRK_X34Y178/VBRK_EL1BEG3 VBRK_X34Y180/VBRK_NW2A3 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X12Y171/INT_L.EL1END3->>NR1BEG3 INT_L_X12Y172/INT_L.NR1END3->>NW2BEG3 INT_R_X11Y172/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X11Y173/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X11Y173/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X11Y173/INT_R.NW2END3->>BYP_ALT3 INT_R_X11Y173/INT_R.NW2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[3][1] - 
wires: CLBLM_L_X10Y172/CLBLM_WL1END3 CLBLM_L_X10Y173/CLBLM_EE2BEG3 CLBLM_R_X11Y173/CLBLM_IMUX1 CLBLM_R_X11Y173/CLBLM_IMUX29 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y173/CLBLM_M_A3 CLBLM_R_X11Y173/CLBLM_M_AQ CLBLM_R_X11Y173/CLBLM_M_C2 DSP_R_X9Y170/DSP_EE2BEG3_3 DSP_R_X9Y170/DSP_WL1END3_2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE2BEG3 INT_L_X10Y172/WL1BEG3 INT_L_X10Y173/EE2A3 INT_L_X10Y173/WL1BEG_N3 INT_L_X10Y173/WR1END1 INT_R_X11Y173/EE2END3 INT_R_X11Y173/FAN_ALT3 INT_R_X11Y173/FAN_BOUNCE3 INT_R_X11Y173/IMUX1 INT_R_X11Y173/IMUX29 INT_R_X11Y173/LOGIC_OUTS4 INT_R_X11Y173/WR1BEG1 INT_R_X9Y172/WL1END3 INT_R_X9Y173/EE2BEG3 INT_R_X9Y173/NL1BEG_N3 INT_R_X9Y173/WL1END_N1_3 VBRK_X29Y179/VBRK_WL1END3 VBRK_X29Y180/VBRK_EE2BEG3 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y173/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y173/INT_L.WR1END1->>WL1BEG_N3 INT_R_X11Y173/INT_R.EE2END3->>FAN_ALT3 INT_R_X11Y173/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y173/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X11Y173/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X11Y173/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X9Y173/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X9Y173/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[0][1] - 
wires: CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y173/CLBLM_L_BQ CLBLM_R_X11Y173/CLBLM_IMUX11 CLBLM_R_X11Y173/CLBLM_IMUX28 CLBLM_R_X11Y173/CLBLM_M_A4 CLBLM_R_X11Y173/CLBLM_M_C4 INT_L_X10Y173/ER1BEG2 INT_L_X10Y173/LOGIC_OUTS_L1 INT_R_X11Y173/ER1END2 INT_R_X11Y173/FAN_ALT5 INT_R_X11Y173/FAN_BOUNCE5 INT_R_X11Y173/IMUX11 INT_R_X11Y173/IMUX28 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y173/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X11Y173/INT_R.ER1END2->>FAN_ALT5 INT_R_X11Y173/INT_R.ER1END2->>IMUX28 INT_R_X11Y173/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y173/INT_R.FAN_BOUNCE5->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem_reg[2][1] - 
wires: CLBLM_R_X11Y173/CLBLM_IMUX2 CLBLM_R_X11Y173/CLBLM_IMUX32 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y173/CLBLM_L_AQ CLBLM_R_X11Y173/CLBLM_M_A2 CLBLM_R_X11Y173/CLBLM_M_C1 INT_R_X11Y172/BYP_ALT6 INT_R_X11Y172/BYP_BOUNCE6 INT_R_X11Y172/FAN_BOUNCE_S3_0 INT_R_X11Y173/BYP_BOUNCE_N3_6 INT_R_X11Y173/FAN_ALT0 INT_R_X11Y173/FAN_BOUNCE0 INT_R_X11Y173/IMUX2 INT_R_X11Y173/IMUX32 INT_R_X11Y173/LOGIC_OUTS0 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X11Y172/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X11Y172/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X11Y173/INT_R.BYP_BOUNCE_N3_6->>IMUX2 INT_R_X11Y173/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X11Y173/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X11Y173/INT_R.LOGIC_OUTS0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/portA[3] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX34 CLBLM_L_X10Y172/CLBLM_L_C6 CLBLM_L_X10Y173/CLBLM_BYP7 CLBLM_L_X10Y173/CLBLM_IMUX42 CLBLM_L_X10Y173/CLBLM_L_D6 CLBLM_L_X10Y173/CLBLM_L_DX CLBLM_L_X10Y175/CLBLM_IMUX16 CLBLM_L_X10Y175/CLBLM_L_B3 CLBLM_L_X10Y175/CLBLM_NW2A0 CLBLM_L_X10Y176/CLBLM_NE2A0 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS19 CLBLM_R_X11Y173/CLBLM_L_D CLBLM_R_X11Y173/CLBLM_L_DMUX DSP_R_X9Y175/DSP_NE2A0_1 DSP_R_X9Y175/DSP_NW2A0_0 HCLK_L_X31Y182/HCLK_NW2A0 HCLK_R_X26Y182/HCLK_NW2END_S0_0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_NW2A0 INT_INTERFACE_R_X9Y176/INT_INTERFACE_NE2A0 INT_L_X10Y172/IMUX_L34 INT_L_X10Y172/SW2END1 INT_L_X10Y173/BYP_ALT7 INT_L_X10Y173/BYP_L7 INT_L_X10Y173/IMUX_L42 INT_L_X10Y173/SR1BEG_S0 INT_L_X10Y173/WR1END_S1_0 INT_L_X10Y174/NW2BEG0 INT_L_X10Y174/WR1END0 INT_L_X10Y175/IMUX_L16 INT_L_X10Y175/NE2END_S3_0 INT_L_X10Y175/NW2A0 INT_L_X10Y175/SL1END0 INT_L_X10Y176/NE2END0 INT_L_X10Y176/SL1BEG0 INT_R_X11Y172/SW2A1 INT_R_X11Y173/LOGIC_OUTS11 INT_R_X11Y173/LOGIC_OUTS19 INT_R_X11Y173/SW2BEG1 INT_R_X11Y173/WR1BEG_S0 INT_R_X11Y174/WR1BEG0 INT_R_X9Y174/NW2END_S0_0 INT_R_X9Y175/NE2BEG0 INT_R_X9Y175/NW2END0 INT_R_X9Y176/NE2A0 VBRK_X29Y183/VBRK_NW2A0 VBRK_X29Y184/VBRK_NE2A0 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y173/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y172/INT_L.SW2END1->>IMUX_L34 INT_L_X10Y173/INT_L.BYP_ALT7->>BYP_L7 INT_L_X10Y173/INT_L.SR1BEG_S0->>IMUX_L42 INT_L_X10Y173/INT_L.WR1END_S1_0->>BYP_ALT7 INT_L_X10Y173/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X10Y174/INT_L.WR1END0->>NW2BEG0 INT_L_X10Y175/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y176/INT_L.NE2END0->>SL1BEG0 INT_R_X11Y173/INT_R.LOGIC_OUTS11->>WR1BEG_S0 INT_R_X11Y173/INT_R.LOGIC_OUTS19->>SW2BEG1 INT_R_X9Y175/INT_R.NW2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

processor/data_path_i/muximm__23[3] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX21 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y172/CLBLM_L_A CLBLM_L_X10Y172/CLBLM_L_AMUX CLBLM_L_X10Y172/CLBLM_L_C4 CLBLM_L_X10Y173/CLBLM_IMUX46 CLBLM_L_X10Y173/CLBLM_L_D5 CLBLM_L_X10Y175/CLBLM_IMUX14 CLBLM_L_X10Y175/CLBLM_L_B1 HCLK_L_X31Y182/HCLK_NN2A3 INT_L_X10Y172/IMUX_L21 INT_L_X10Y172/LOGIC_OUTS_L16 INT_L_X10Y172/LOGIC_OUTS_L8 INT_L_X10Y172/NL1BEG_N3 INT_L_X10Y172/NR1BEG3 INT_L_X10Y173/IMUX_L46 INT_L_X10Y173/NN2BEG3 INT_L_X10Y173/NR1END3 INT_L_X10Y174/NN2A3 INT_L_X10Y175/IMUX_L14 INT_L_X10Y175/NN2END3 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X10Y172/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X10Y172/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X10Y172/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X10Y173/INT_L.NR1END3->>IMUX_L46 INT_L_X10Y173/INT_L.NR1END3->>NN2BEG3 INT_L_X10Y175/INT_L.NN2END3->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_31_n_0 - 
wires: CLBLL_L_X12Y173/CLBLL_LL_B CLBLL_L_X12Y173/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y173/CLBLL_WL1END0 CLBLM_L_X10Y172/CLBLM_IMUX9 CLBLM_L_X10Y172/CLBLM_L_A5 CLBLM_R_X11Y173/CLBLM_WL1END0 INT_L_X10Y172/IMUX_L9 INT_L_X10Y172/SW2END0 INT_L_X12Y173/LOGIC_OUTS_L13 INT_L_X12Y173/WL1BEG0 INT_R_X11Y172/SW2A0 INT_R_X11Y173/SW2BEG0 INT_R_X11Y173/WL1END0 VBRK_X34Y180/VBRK_WL1END0 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y172/INT_L.SW2END0->>IMUX_L9 INT_L_X12Y173/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X11Y173/INT_R.WL1END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_33_n_0 - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX5 CLBLM_L_X10Y172/CLBLM_L_A6 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y172/CLBLM_M_B INT_L_X10Y172/IMUX_L5 INT_L_X10Y172/WR1END2 INT_R_X11Y172/LOGIC_OUTS13 INT_R_X11Y172/WR1BEG2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y172/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y172/INT_L.WR1END2->>IMUX_L5 INT_R_X11Y172/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/muximm__23[2] - 
wires: CLBLM_L_X10Y173/CLBLM_IMUX30 CLBLM_L_X10Y173/CLBLM_IMUX31 CLBLM_L_X10Y173/CLBLM_L_C5 CLBLM_L_X10Y173/CLBLM_M_C5 CLBLM_L_X10Y175/CLBLM_IMUX26 CLBLM_L_X10Y175/CLBLM_L_B4 CLBLM_R_X11Y175/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y175/CLBLM_M_A HCLK_R_X32Y182/HCLK_SL1END0 INT_L_X10Y173/IMUX_L30 INT_L_X10Y173/IMUX_L31 INT_L_X10Y173/WL1END3 INT_L_X10Y174/WL1END_N1_3 INT_L_X10Y175/IMUX_L26 INT_L_X10Y175/WR1END1 INT_R_X11Y173/WL1BEG3 INT_R_X11Y174/SL1END0 INT_R_X11Y174/WL1BEG_N3 INT_R_X11Y175/LOGIC_OUTS12 INT_R_X11Y175/SL1BEG0 INT_R_X11Y175/WR1BEG1 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y175/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y173/INT_L.WL1END3->>IMUX_L30 INT_L_X10Y173/INT_L.WL1END3->>IMUX_L31 INT_L_X10Y175/INT_L.WR1END1->>IMUX_L26 INT_R_X11Y174/INT_R.SL1END0->>WL1BEG_N3 INT_R_X11Y175/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X11Y175/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_35_n_0 - 
wires: CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y174/CLBLL_L_B CLBLL_L_X12Y175/CLBLL_NW2A1 CLBLM_R_X11Y175/CLBLM_IMUX8 CLBLM_R_X11Y175/CLBLM_M_A5 CLBLM_R_X11Y175/CLBLM_NW2A1 HCLK_L_X36Y182/HCLK_NW2A1 HCLK_R_X32Y182/HCLK_FAN_BOUNCE_S3_2 INT_L_X12Y174/LOGIC_OUTS_L9 INT_L_X12Y174/NW2BEG1 INT_L_X12Y175/NW2A1 INT_R_X11Y174/FAN_BOUNCE_S3_2 INT_R_X11Y175/FAN_ALT2 INT_R_X11Y175/FAN_BOUNCE2 INT_R_X11Y175/IMUX8 INT_R_X11Y175/NW2END1 VBRK_X34Y183/VBRK_NW2A1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X11Y175/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X12Y174/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_R_X11Y175/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y175/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X11Y175/INT_R.NW2END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_36_n_0 - 
wires: CLBLL_L_X12Y175/CLBLL_LL_B CLBLL_L_X12Y175/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y175/CLBLL_WR1END2 CLBLM_R_X11Y175/CLBLM_IMUX4 CLBLM_R_X11Y175/CLBLM_M_A6 CLBLM_R_X11Y175/CLBLM_WR1END2 INT_L_X12Y175/LOGIC_OUTS_L13 INT_L_X12Y175/WR1BEG2 INT_R_X11Y175/IMUX4 INT_R_X11Y175/WR1END2 VBRK_X34Y183/VBRK_WR1END2 
pips: CLBLL_L_X12Y175/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y175/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X12Y175/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X11Y175/INT_R.WR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/muximm__23[1] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX25 CLBLM_L_X10Y172/CLBLM_L_B5 CLBLM_L_X10Y173/CLBLM_IMUX16 CLBLM_L_X10Y173/CLBLM_L_B3 CLBLM_L_X10Y175/CLBLM_ER1BEG1 CLBLM_L_X10Y175/CLBLM_IMUX3 CLBLM_L_X10Y175/CLBLM_L_A2 CLBLM_L_X10Y176/CLBLM_NW4END0 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y172/CLBLM_M_A DSP_R_X9Y175/DSP_ER1BEG1_0 DSP_R_X9Y175/DSP_NW4END0_1 HCLK_L_X31Y182/HCLK_NW6C0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y176/INT_INTERFACE_NW4END0 INT_L_X10Y172/IMUX_L25 INT_L_X10Y172/NW2END_S0_0 INT_L_X10Y172/NW6A0 INT_L_X10Y172/WR1END1 INT_L_X10Y173/IMUX_L16 INT_L_X10Y173/NW2END0 INT_L_X10Y173/NW6B0 INT_L_X10Y174/NW6C0 INT_L_X10Y175/ER1END1 INT_L_X10Y175/IMUX_L3 INT_L_X10Y175/NW6D0 INT_L_X10Y176/NW6E0 INT_R_X11Y172/LOGIC_OUTS12 INT_R_X11Y172/NW2BEG0 INT_R_X11Y172/NW6BEG0 INT_R_X11Y172/WR1BEG1 INT_R_X11Y173/NW2A0 INT_R_X9Y175/ER1BEG1 INT_R_X9Y175/NW6END_S0_0 INT_R_X9Y175/SR1BEG_S0 INT_R_X9Y176/NW6END0 VBRK_X29Y183/VBRK_ER1BEG1 VBRK_X29Y184/VBRK_NW4END0 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y172/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y172/INT_L.WR1END1->>IMUX_L25 INT_L_X10Y173/INT_L.NW2END0->>IMUX_L16 INT_L_X10Y175/INT_L.ER1END1->>IMUX_L3 INT_R_X11Y172/INT_R.LOGIC_OUTS12->>NW2BEG0 INT_R_X11Y172/INT_R.LOGIC_OUTS12->>NW6BEG0 INT_R_X11Y172/INT_R.LOGIC_OUTS12->>WR1BEG1 INT_R_X9Y175/INT_R.NW6END_S0_0->>SR1BEG_S0 INT_R_X9Y175/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_37_n_0 - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX8 CLBLM_R_X11Y172/CLBLM_M_A5 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y173/CLBLM_M_C INT_R_X11Y171/BYP_ALT2 INT_R_X11Y171/BYP_BOUNCE2 INT_R_X11Y171/SS2END2 INT_R_X11Y172/BYP_BOUNCE_N3_2 INT_R_X11Y172/IMUX8 INT_R_X11Y172/SS2A2 INT_R_X11Y173/LOGIC_OUTS14 INT_R_X11Y173/SS2BEG2 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y171/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y171/INT_R.SS2END2->>BYP_ALT2 INT_R_X11Y172/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X11Y173/INT_R.LOGIC_OUTS14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_38_n_0 - 
wires: CLBLM_R_X11Y172/CLBLM_IMUX4 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y172/CLBLM_L_B CLBLM_R_X11Y172/CLBLM_M_A6 INT_R_X11Y172/BYP_ALT4 INT_R_X11Y172/BYP_BOUNCE4 INT_R_X11Y172/IMUX4 INT_R_X11Y172/LOGIC_OUTS9 
pips: CLBLM_R_X11Y172/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y172/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y172/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y172/INT_R.BYP_BOUNCE4->>IMUX4 INT_R_X11Y172/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/muximm__23[0] - 
wires: CLBLM_L_X10Y173/CLBLM_IMUX27 CLBLM_L_X10Y173/CLBLM_IMUX4 CLBLM_L_X10Y173/CLBLM_M_A6 CLBLM_L_X10Y173/CLBLM_M_B4 CLBLM_L_X10Y175/CLBLM_IMUX0 CLBLM_L_X10Y175/CLBLM_L_A3 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y173/CLBLM_M_B HCLK_L_X31Y182/HCLK_NL1BEG0 HCLK_L_X31Y182/HCLK_NL1END_S3_0 INT_L_X10Y173/IMUX_L27 INT_L_X10Y173/IMUX_L4 INT_L_X10Y173/NL1BEG1 INT_L_X10Y173/WR1END2 INT_L_X10Y174/NL1BEG0 INT_L_X10Y174/NL1END1 INT_L_X10Y174/NL1END_S3_0 INT_L_X10Y175/IMUX_L0 INT_L_X10Y175/NL1END0 INT_R_X11Y173/LOGIC_OUTS13 INT_R_X11Y173/WR1BEG2 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y173/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y173/INT_L.WR1END2->>IMUX_L27 INT_L_X10Y173/INT_L.WR1END2->>IMUX_L4 INT_L_X10Y173/INT_L.WR1END2->>NL1BEG1 INT_L_X10Y174/INT_L.NL1END1->>NL1BEG0 INT_L_X10Y175/INT_L.NL1END0->>IMUX_L0 INT_R_X11Y173/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_39_n_0 - 
wires: CLBLM_R_X11Y173/CLBLM_IMUX12 CLBLM_R_X11Y173/CLBLM_M_B6 CLBLM_R_X11Y174/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y174/CLBLM_M_D INT_R_X11Y173/FAN_ALT1 INT_R_X11Y173/FAN_BOUNCE1 INT_R_X11Y173/IMUX12 INT_R_X11Y173/SL1END3 INT_R_X11Y174/LOGIC_OUTS15 INT_R_X11Y174/SL1BEG3 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y174/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y173/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y173/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X11Y173/INT_R.SL1END3->>FAN_ALT1 INT_R_X11Y174/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_40_n_0 - 
wires: CLBLM_R_X11Y173/CLBLM_IMUX24 CLBLM_R_X11Y173/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y173/CLBLM_L_C CLBLM_R_X11Y173/CLBLM_M_B5 INT_R_X11Y172/SR1END3 INT_R_X11Y173/IMUX24 INT_R_X11Y173/LOGIC_OUTS10 INT_R_X11Y173/SR1BEG3 INT_R_X11Y173/SR1END_N3_3 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y173/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y173/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X11Y173/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/portA[2] - 
wires: CLBLL_L_X12Y173/CLBLL_WW2A1 CLBLL_L_X12Y174/CLBLL_LL_B CLBLL_L_X12Y174/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y174/CLBLL_WL1END0 CLBLL_L_X12Y174/CLBLL_WR1END2 CLBLM_L_X10Y173/CLBLM_BYP2 CLBLM_L_X10Y173/CLBLM_IMUX28 CLBLM_L_X10Y173/CLBLM_IMUX34 CLBLM_L_X10Y173/CLBLM_L_C6 CLBLM_L_X10Y173/CLBLM_L_CX CLBLM_L_X10Y173/CLBLM_M_C4 CLBLM_L_X10Y175/CLBLM_IMUX25 CLBLM_L_X10Y175/CLBLM_L_B5 CLBLM_R_X11Y173/CLBLM_WW2A1 CLBLM_R_X11Y174/CLBLM_WL1END0 CLBLM_R_X11Y174/CLBLM_WR1END2 HCLK_R_X32Y182/HCLK_NW2A1 INT_L_X10Y173/BYP_ALT2 INT_L_X10Y173/BYP_L2 INT_L_X10Y173/IMUX_L28 INT_L_X10Y173/IMUX_L34 INT_L_X10Y173/SW2END1 INT_L_X10Y173/WW2END1 INT_L_X10Y175/IMUX_L25 INT_L_X10Y175/NW2END1 INT_L_X12Y173/SL1END1 INT_L_X12Y173/WW2BEG1 INT_L_X12Y174/LOGIC_OUTS_L13 INT_L_X12Y174/SL1BEG1 INT_L_X12Y174/WL1BEG0 INT_L_X12Y174/WR1BEG2 INT_R_X11Y173/SW2A1 INT_R_X11Y173/WW2A1 INT_R_X11Y174/NW2BEG1 INT_R_X11Y174/SW2BEG1 INT_R_X11Y174/WL1END0 INT_R_X11Y174/WR1END2 INT_R_X11Y175/NW2A1 VBRK_X34Y180/VBRK_WW2A1 VBRK_X34Y181/VBRK_WL1END0 VBRK_X34Y181/VBRK_WR1END2 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y173/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y173/INT_L.BYP_ALT2->>BYP_L2 INT_L_X10Y173/INT_L.SW2END1->>IMUX_L34 INT_L_X10Y173/INT_L.WW2END1->>BYP_ALT2 INT_L_X10Y173/INT_L.WW2END1->>IMUX_L28 INT_L_X10Y175/INT_L.NW2END1->>IMUX_L25 INT_L_X12Y173/INT_L.SL1END1->>WW2BEG1 INT_L_X12Y174/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X12Y174/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_L_X12Y174/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X11Y174/INT_R.WL1END0->>NW2BEG1 INT_R_X11Y174/INT_R.WR1END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

processor/data_path_i/portA[1] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX26 CLBLM_L_X10Y172/CLBLM_L_B4 CLBLM_L_X10Y173/CLBLM_BYP5 CLBLM_L_X10Y173/CLBLM_IMUX25 CLBLM_L_X10Y173/CLBLM_L_B5 CLBLM_L_X10Y173/CLBLM_L_BX CLBLM_L_X10Y175/CLBLM_IMUX10 CLBLM_L_X10Y175/CLBLM_L_A4 CLBLM_R_X11Y172/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y172/CLBLM_M_C HCLK_L_X31Y182/HCLK_NN2A1 INT_L_X10Y172/IMUX_L26 INT_L_X10Y172/NL1BEG1 INT_L_X10Y172/WL1END1 INT_L_X10Y173/BYP_ALT5 INT_L_X10Y173/BYP_L5 INT_L_X10Y173/IMUX_L25 INT_L_X10Y173/NL1END1 INT_L_X10Y173/NN2BEG1 INT_L_X10Y173/NW2END2 INT_L_X10Y174/NN2A1 INT_L_X10Y175/IMUX_L10 INT_L_X10Y175/NN2END1 INT_R_X11Y172/LOGIC_OUTS14 INT_R_X11Y172/NW2BEG2 INT_R_X11Y172/WL1BEG1 INT_R_X11Y173/NW2A2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y175/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y172/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y172/INT_L.WL1END1->>IMUX_L26 INT_L_X10Y172/INT_L.WL1END1->>NL1BEG1 INT_L_X10Y173/INT_L.BYP_ALT5->>BYP_L5 INT_L_X10Y173/INT_L.NL1END1->>IMUX_L25 INT_L_X10Y173/INT_L.NL1END1->>NN2BEG1 INT_L_X10Y173/INT_L.NW2END2->>BYP_ALT5 INT_L_X10Y175/INT_L.NN2END1->>IMUX_L10 INT_R_X11Y172/INT_R.LOGIC_OUTS14->>NW2BEG2 INT_R_X11Y172/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_0_out[0] - 
wires: CLBLM_L_X10Y172/CLBLM_SW2A3 CLBLM_L_X10Y173/CLBLM_ER1BEG0 CLBLM_L_X10Y173/CLBLM_IMUX10 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y173/CLBLM_L_A4 CLBLM_L_X10Y173/CLBLM_M_D DSP_R_X9Y170/DSP_ER1BEG0_3 DSP_R_X9Y170/DSP_SW2A3_2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_ER1BEG0 INT_L_X10Y172/SW2A3 INT_L_X10Y173/ER1END0 INT_L_X10Y173/IMUX_L10 INT_L_X10Y173/LOGIC_OUTS_L15 INT_L_X10Y173/SW2BEG3 INT_R_X9Y172/ER1BEG_S0 INT_R_X9Y172/SW2END3 INT_R_X9Y173/ER1BEG0 INT_R_X9Y173/SW2END_N0_3 VBRK_X29Y179/VBRK_SW2A3 VBRK_X29Y180/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y173/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y173/INT_L.ER1END0->>IMUX_L10 INT_L_X10Y173/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X9Y172/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_9_n_0 - 
wires: CLBLM_L_X10Y173/CLBLM_IMUX0 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y173/CLBLM_L_A3 CLBLM_L_X10Y173/CLBLM_M_A INT_L_X10Y173/IMUX_L0 INT_L_X10Y173/LOGIC_OUTS_L12 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y173/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y173/INT_L.LOGIC_OUTS_L12->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/LIFOi/addr_reg__0[0] - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

p_0_in__0[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/rd_en - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX26 CLBLM_L_X8Y160/CLBLM_IMUX5 CLBLM_L_X8Y160/CLBLM_L_A6 CLBLM_L_X8Y160/CLBLM_L_B4 CLBLM_L_X8Y161/CLBLM_IMUX42 CLBLM_L_X8Y161/CLBLM_IMUX9 CLBLM_L_X8Y161/CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L_D6 CLBLM_L_X8Y165/CLBLM_SE4BEG1 CLBLM_R_X7Y165/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y165/CLBLM_L_B CLBLM_R_X7Y165/CLBLM_SE4BEG1 INT_L_X8Y160/FAN_BOUNCE_S3_4 INT_L_X8Y160/IMUX_L26 INT_L_X8Y160/IMUX_L5 INT_L_X8Y160/NL1BEG1 INT_L_X8Y160/SW2END1 INT_L_X8Y161/FAN_ALT4 INT_L_X8Y161/FAN_BOUNCE4 INT_L_X8Y161/IMUX_L42 INT_L_X8Y161/IMUX_L9 INT_L_X8Y161/NL1END1 INT_L_X8Y161/SE6E1 INT_L_X8Y161/WL1END0 INT_L_X8Y162/SE6D1 INT_L_X8Y163/SE6C1 INT_L_X8Y164/SE6B1 INT_L_X8Y165/SE6A1 INT_R_X7Y165/LOGIC_OUTS9 INT_R_X7Y165/SE6BEG1 INT_R_X9Y160/SW2A1 INT_R_X9Y161/SE6END1 INT_R_X9Y161/SW2BEG1 INT_R_X9Y161/WL1BEG0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y165/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y160/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y160/INT_L.SW2END1->>IMUX_L26 INT_L_X8Y160/INT_L.SW2END1->>NL1BEG1 INT_L_X8Y161/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y161/INT_L.NL1END1->>FAN_ALT4 INT_L_X8Y161/INT_L.NL1END1->>IMUX_L42 INT_L_X8Y161/INT_L.WL1END0->>IMUX_L9 INT_R_X7Y165/INT_R.LOGIC_OUTS9->>SE6BEG1 INT_R_X9Y161/INT_R.SE6END1->>SW2BEG1 INT_R_X9Y161/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

processor/wr_en - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

processor/data_path_i/LIFOi/addr_reg__0[3] - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

processor/data_path_i/LIFOi/addr_reg__0[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

processor/data_path_i/LIFOi/addr_reg__0[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

p_0_in__0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y159/CLBLM_FAN6 CLBLM_L_X8Y159/CLBLM_L_CE CLBLM_L_X8Y160/CLBLM_FAN6 CLBLM_L_X8Y160/CLBLM_L_CE CLBLM_L_X8Y161/CLBLM_FAN6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y161/CLBLM_L_CE CLBLM_L_X8Y161/CLBLM_L_D CLBLM_L_X8Y161/CLBLM_L_DMUX INT_L_X8Y158/NR1BEG1 INT_L_X8Y158/SS2END1 INT_L_X8Y159/FAN_ALT6 INT_L_X8Y159/FAN_L6 INT_L_X8Y159/NN2BEG1 INT_L_X8Y159/NR1END1 INT_L_X8Y159/SL1END1 INT_L_X8Y159/SS2A1 INT_L_X8Y160/FAN_ALT6 INT_L_X8Y160/FAN_L6 INT_L_X8Y160/NN2A1 INT_L_X8Y160/SL1BEG1 INT_L_X8Y160/SL1END1 INT_L_X8Y160/SS2BEG1 INT_L_X8Y161/FAN_ALT6 INT_L_X8Y161/FAN_L6 INT_L_X8Y161/LOGIC_OUTS_L19 INT_L_X8Y161/NN2END1 INT_L_X8Y161/SL1BEG1 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y160/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X8Y158/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y159/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y159/INT_L.NR1END1->>NN2BEG1 INT_L_X8Y159/INT_L.SL1END1->>FAN_ALT6 INT_L_X8Y160/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y160/INT_L.SL1END1->>FAN_ALT6 INT_L_X8Y160/INT_L.SL1END1->>SL1BEG1 INT_L_X8Y160/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y161/INT_L.LOGIC_OUTS_L19->>SL1BEG1 INT_L_X8Y161/INT_L.NN2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_0_in__0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

doutb[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X6Y170/BRAM_FIFO36_DOBDOL0 BRAM_L_X6Y170/BRAM_LOGIC_OUTS_B4_0 CLBLM_R_X7Y170/CLBLM_IMUX19 CLBLM_R_X7Y170/CLBLM_L_B2 INT_L_X6Y170/ER1BEG1 INT_L_X6Y170/LOGIC_OUTS_L4 INT_R_X7Y170/ER1END1 INT_R_X7Y170/IMUX19 
pips: BRAM_INT_INTERFACE_L_X6Y170/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X6Y170/BRAM_L.BRAM_FIFO36_DOBDOL0->BRAM_LOGIC_OUTS_B4_0 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X6Y170/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X7Y170/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y167/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y168/INT_INTERFACE_BRAM_IMUX25 BRAM_INT_INTERFACE_L_X6Y168/INT_INTERFACE_ER1BEG0 BRAM_L_X6Y160/BRAM_CASCINTOP_ADDRBWRADDRU7 BRAM_L_X6Y165/BRAM_ADDRBWRADDRU7 BRAM_L_X6Y165/BRAM_CASCOUT_ADDRBWRADDRU7 BRAM_L_X6Y165/BRAM_ER1BEG0_3 BRAM_L_X6Y165/BRAM_IMUX25_3 BRAM_L_X6Y165/BRAM_IMUX_ADDRBWRADDRU7 BRAM_L_X6Y165/BRAM_WW2END3_2 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL7 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU7 BRAM_L_X6Y170/BRAM_CASCINBOT_ADDRBWRADDRU7 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL7 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU7 CLBLM_R_X5Y167/CLBLM_WW2END3 CLBLM_R_X5Y168/CLBLM_ER1BEG0 CLBLM_R_X7Y168/CLBLM_IMUX12 CLBLM_R_X7Y168/CLBLM_IMUX19 CLBLM_R_X7Y168/CLBLM_IMUX20 CLBLM_R_X7Y168/CLBLM_IMUX28 CLBLM_R_X7Y168/CLBLM_IMUX36 CLBLM_R_X7Y168/CLBLM_IMUX44 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y168/CLBLM_L_B2 CLBLM_R_X7Y168/CLBLM_L_C2 CLBLM_R_X7Y168/CLBLM_L_CQ CLBLM_R_X7Y168/CLBLM_L_D2 CLBLM_R_X7Y168/CLBLM_M_B6 CLBLM_R_X7Y168/CLBLM_M_C4 CLBLM_R_X7Y168/CLBLM_M_D4 CLBLM_R_X7Y170/CLBLM_IMUX26 CLBLM_R_X7Y170/CLBLM_IMUX42 CLBLM_R_X7Y170/CLBLM_IMUX43 CLBLM_R_X7Y170/CLBLM_L_B4 CLBLM_R_X7Y170/CLBLM_L_D6 CLBLM_R_X7Y170/CLBLM_M_D6 INT_L_X6Y167/WW2A3 INT_L_X6Y168/ER1BEG1 INT_L_X6Y168/ER1END0 INT_L_X6Y168/IMUX_L25 INT_R_X5Y167/ER1BEG_S0 INT_R_X5Y167/WW2END3 INT_R_X5Y168/ER1BEG0 INT_R_X5Y168/WW2END_N0_3 INT_R_X7Y167/SR1END3 INT_R_X7Y167/WW2BEG3 INT_R_X7Y168/ER1END1 INT_R_X7Y168/IMUX12 INT_R_X7Y168/IMUX19 INT_R_X7Y168/IMUX20 INT_R_X7Y168/IMUX28 INT_R_X7Y168/IMUX36 INT_R_X7Y168/IMUX44 INT_R_X7Y168/LOGIC_OUTS2 INT_R_X7Y168/NN2BEG2 INT_R_X7Y168/SR1BEG3 INT_R_X7Y168/SR1END_N3_3 INT_R_X7Y169/NN2A2 INT_R_X7Y170/FAN_ALT7 INT_R_X7Y170/FAN_BOUNCE7 INT_R_X7Y170/IMUX26 INT_R_X7Y170/IMUX42 INT_R_X7Y170/IMUX43 INT_R_X7Y170/NN2END2 VBRK_X18Y174/VBRK_WW2END3 VBRK_X18Y175/VBRK_ER1BEG0 
pips: BRAM_L_X6Y165/BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_CASCOUT_ADDRBWRADDRU7 BRAM_L_X6Y165/BRAM_L.BRAM_IMUX25_3->BRAM_IMUX_ADDRBWRADDRU7 BRAM_L_X6Y165/BRAM_L.BRAM_IMUX_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO36_ADDRBWRADDRL7 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_FIFO36_ADDRBWRADDRU7 BRAM_L_X6Y170/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU7->BRAM_ADDRBWRADDRL7 BRAM_L_X6Y170/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X6Y168/INT_L.ER1END0->>ER1BEG1 INT_L_X6Y168/INT_L.ER1END0->>IMUX_L25 INT_R_X5Y167/INT_R.WW2END3->>ER1BEG_S0 INT_R_X7Y167/INT_R.SR1END3->>WW2BEG3 INT_R_X7Y168/INT_R.ER1END1->>IMUX19 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>IMUX12 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>IMUX28 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>IMUX44 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X7Y168/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X7Y170/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y170/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X7Y170/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X7Y170/INT_R.NN2END2->>FAN_ALT7 INT_R_X7Y170/INT_R.NN2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

addr_read[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX24 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX32 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL6 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU6 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL6 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU6 BRAM_L_X6Y170/BRAM_IMUX24_3 BRAM_L_X6Y170/BRAM_IMUX32_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU6 CLBLM_R_X7Y168/CLBLM_IMUX0 CLBLM_R_X7Y168/CLBLM_IMUX16 CLBLM_R_X7Y168/CLBLM_IMUX24 CLBLM_R_X7Y168/CLBLM_IMUX32 CLBLM_R_X7Y168/CLBLM_IMUX34 CLBLM_R_X7Y168/CLBLM_IMUX40 CLBLM_R_X7Y168/CLBLM_IMUX42 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y168/CLBLM_L_A3 CLBLM_R_X7Y168/CLBLM_L_AQ CLBLM_R_X7Y168/CLBLM_L_B3 CLBLM_R_X7Y168/CLBLM_L_C6 CLBLM_R_X7Y168/CLBLM_L_D6 CLBLM_R_X7Y168/CLBLM_M_B5 CLBLM_R_X7Y168/CLBLM_M_C1 CLBLM_R_X7Y168/CLBLM_M_D1 CLBLM_R_X7Y170/CLBLM_IMUX16 CLBLM_R_X7Y170/CLBLM_IMUX45 CLBLM_R_X7Y170/CLBLM_IMUX46 CLBLM_R_X7Y170/CLBLM_L_B3 CLBLM_R_X7Y170/CLBLM_L_D5 CLBLM_R_X7Y170/CLBLM_M_D2 INT_L_X6Y172/WR1END_S1_0 INT_L_X6Y173/IMUX_L24 INT_L_X6Y173/IMUX_L32 INT_L_X6Y173/WR1END0 INT_R_X7Y168/BYP_ALT0 INT_R_X7Y168/BYP_BOUNCE0 INT_R_X7Y168/IMUX0 INT_R_X7Y168/IMUX16 INT_R_X7Y168/IMUX24 INT_R_X7Y168/IMUX32 INT_R_X7Y168/IMUX34 INT_R_X7Y168/IMUX40 INT_R_X7Y168/IMUX42 INT_R_X7Y168/LOGIC_OUTS0 INT_R_X7Y168/NN2BEG0 INT_R_X7Y169/NN2A0 INT_R_X7Y169/NN2END_S2_0 INT_R_X7Y170/IMUX16 INT_R_X7Y170/IMUX45 INT_R_X7Y170/IMUX46 INT_R_X7Y170/NL1BEG_N3 INT_R_X7Y170/NN2BEG3 INT_R_X7Y170/NN2END0 INT_R_X7Y171/NN2A3 INT_R_X7Y172/NN2END3 INT_R_X7Y172/WR1BEG_S0 INT_R_X7Y173/WR1BEG0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO36_ADDRBWRADDRL6 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_FIFO36_ADDRBWRADDRU6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX24_3->BRAM_IMUX_ADDRBWRADDRU6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX32_3->BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL6->BRAM_ADDRBWRADDRL6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU6->BRAM_ADDRBWRADDRU6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X6Y173/INT_L.WR1END0->>IMUX_L24 INT_L_X6Y173/INT_L.WR1END0->>IMUX_L32 INT_R_X7Y168/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y168/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X7Y168/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X7Y168/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X7Y170/INT_R.NL1BEG_N3->>IMUX45 INT_R_X7Y170/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y170/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X7Y170/INT_R.NN2END0->>IMUX16 INT_R_X7Y170/INT_R.NN2END0->>NL1BEG_N3 INT_R_X7Y172/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

addr_read[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX36 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL8 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU8 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL8 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU8 BRAM_L_X6Y170/BRAM_IMUX28_1 BRAM_L_X6Y170/BRAM_IMUX36_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU8 CLBLM_R_X7Y168/CLBLM_IMUX13 CLBLM_R_X7Y168/CLBLM_IMUX15 CLBLM_R_X7Y168/CLBLM_IMUX35 CLBLM_R_X7Y168/CLBLM_IMUX37 CLBLM_R_X7Y168/CLBLM_IMUX43 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y168/CLBLM_L_B6 CLBLM_R_X7Y168/CLBLM_L_BQ CLBLM_R_X7Y168/CLBLM_L_D4 CLBLM_R_X7Y168/CLBLM_M_B1 CLBLM_R_X7Y168/CLBLM_M_C6 CLBLM_R_X7Y168/CLBLM_M_D6 CLBLM_R_X7Y170/CLBLM_IMUX25 CLBLM_R_X7Y170/CLBLM_IMUX38 CLBLM_R_X7Y170/CLBLM_IMUX41 CLBLM_R_X7Y170/CLBLM_L_B5 CLBLM_R_X7Y170/CLBLM_L_D1 CLBLM_R_X7Y170/CLBLM_M_D3 INT_L_X6Y168/NN2BEG2 INT_L_X6Y168/WR1END2 INT_L_X6Y169/NN2A2 INT_L_X6Y170/NN2END2 INT_L_X6Y170/NR1BEG2 INT_L_X6Y171/IMUX_L28 INT_L_X6Y171/IMUX_L36 INT_L_X6Y171/NR1END2 INT_R_X7Y168/BYP_ALT5 INT_R_X7Y168/BYP_BOUNCE5 INT_R_X7Y168/IMUX13 INT_R_X7Y168/IMUX15 INT_R_X7Y168/IMUX35 INT_R_X7Y168/IMUX37 INT_R_X7Y168/IMUX43 INT_R_X7Y168/LOGIC_OUTS1 INT_R_X7Y168/NN2BEG1 INT_R_X7Y168/WR1BEG2 INT_R_X7Y169/NN2A1 INT_R_X7Y170/BYP_ALT4 INT_R_X7Y170/BYP_BOUNCE4 INT_R_X7Y170/IMUX25 INT_R_X7Y170/IMUX38 INT_R_X7Y170/IMUX41 INT_R_X7Y170/NN2END1 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO36_ADDRBWRADDRL8 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_FIFO36_ADDRBWRADDRU8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX28_1->BRAM_IMUX_ADDRBWRADDRU8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX36_1->BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL8->BRAM_ADDRBWRADDRL8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU8->BRAM_ADDRBWRADDRU8 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X6Y168/INT_L.WR1END2->>NN2BEG2 INT_L_X6Y170/INT_L.NN2END2->>NR1BEG2 INT_L_X6Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X6Y171/INT_L.NR1END2->>IMUX_L36 INT_R_X7Y168/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y168/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X7Y168/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X7Y168/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X7Y168/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X7Y168/INT_R.LOGIC_OUTS1->>IMUX35 INT_R_X7Y168/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X7Y168/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X7Y168/INT_R.LOGIC_OUTS1->>WR1BEG2 INT_R_X7Y170/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y170/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X7Y170/INT_R.NN2END1->>BYP_ALT4 INT_R_X7Y170/INT_R.NN2END1->>IMUX25 INT_R_X7Y170/INT_R.NN2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y170/BRAM_EL1BEG2_1 CLBLM_R_X5Y170/CLBLM_IMUX10 CLBLM_R_X5Y170/CLBLM_L_A4 CLBLM_R_X5Y171/CLBLM_EL1BEG2 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y171/CLBLM_L_BMUX CLBLM_R_X7Y170/CLBLM_IMUX13 CLBLM_R_X7Y170/CLBLM_IMUX36 CLBLM_R_X7Y170/CLBLM_IMUX44 CLBLM_R_X7Y170/CLBLM_L_B6 CLBLM_R_X7Y170/CLBLM_L_D2 CLBLM_R_X7Y170/CLBLM_M_D4 INT_L_X6Y170/SE2A2 INT_L_X6Y171/EL1END2 INT_L_X6Y171/SE2BEG2 INT_R_X5Y170/IMUX10 INT_R_X5Y170/SL1END3 INT_R_X5Y170/SR1BEG_S0 INT_R_X5Y171/EL1BEG2 INT_R_X5Y171/LOGIC_OUTS17 INT_R_X5Y171/SL1BEG3 INT_R_X7Y170/IMUX13 INT_R_X7Y170/IMUX36 INT_R_X7Y170/IMUX44 INT_R_X7Y170/SE2END2 VBRK_X18Y178/VBRK_EL1BEG2 
pips: CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y171/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X6Y171/INT_L.EL1END2->>SE2BEG2 INT_R_X5Y170/INT_R.SL1END3->>SR1BEG_S0 INT_R_X5Y170/INT_R.SR1BEG_S0->>IMUX10 INT_R_X5Y171/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X5Y171/INT_R.LOGIC_OUTS17->>SL1BEG3 INT_R_X7Y170/INT_R.SE2END2->>IMUX13 INT_R_X7Y170/INT_R.SE2END2->>IMUX36 INT_R_X7Y170/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

c_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry - 
wires: CLBLM_L_X10Y169/CLBLM_WL1END0 CLBLM_L_X10Y175/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y175/CLBLM_L_COUT CLBLM_L_X10Y175/CLBLM_L_DMUX CLBLM_L_X8Y169/CLBLM_IMUX5 CLBLM_L_X8Y169/CLBLM_L_A6 DSP_R_X9Y165/DSP_WL1END0_4 HCLK_L_X31Y182/HCLK_SS6A1 INT_INTERFACE_R_X9Y169/INT_INTERFACE_WL1END0 INT_L_X10Y169/SS6END1 INT_L_X10Y169/WL1BEG0 INT_L_X10Y170/SS6E1 INT_L_X10Y171/SS6D1 INT_L_X10Y172/SS6C1 INT_L_X10Y173/SS6B1 INT_L_X10Y174/SS6A1 INT_L_X10Y175/LOGIC_OUTS_L19 INT_L_X10Y175/SS6BEG1 INT_L_X8Y169/IMUX_L5 INT_L_X8Y169/WR1END2 INT_R_X9Y169/WL1END0 INT_R_X9Y169/WR1BEG2 VBRK_X29Y176/VBRK_WL1END0 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X10Y175/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y169/INT_L.SS6END1->>WL1BEG0 INT_L_X10Y175/INT_L.LOGIC_OUTS_L19->>SS6BEG1 INT_L_X8Y169/INT_L.WR1END2->>IMUX_L5 INT_R_X9Y169/INT_R.WL1END0->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

z_i_4_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_IMUX16 CLBLM_L_X8Y169/CLBLM_IMUX9 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y169/CLBLM_L_A5 CLBLM_L_X8Y169/CLBLM_L_B3 CLBLM_L_X8Y169/CLBLM_L_D INT_L_X8Y168/FAN_BOUNCE_S3_2 INT_L_X8Y169/FAN_ALT2 INT_L_X8Y169/FAN_BOUNCE2 INT_L_X8Y169/IMUX_L16 INT_L_X8Y169/IMUX_L9 INT_L_X8Y169/LOGIC_OUTS_L11 INT_L_X8Y169/SR1BEG_S0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y169/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y169/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X8Y169/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y169/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X8Y169/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

carry_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_carry_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

clk25_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

video_cntrl/clk25_reg_n_0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

col0 - 
wires: CLBLM_R_X7Y171/CLBLM_FAN7 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y171/CLBLM_M_A CLBLM_R_X7Y171/CLBLM_M_CE INT_L_X6Y170/WL1END3 INT_L_X6Y171/EL1BEG2 INT_L_X6Y171/NL1BEG_N3 INT_L_X6Y171/WL1END_N1_3 INT_R_X7Y170/WL1BEG3 INT_R_X7Y171/EL1END2 INT_R_X7Y171/FAN7 INT_R_X7Y171/FAN_ALT7 INT_R_X7Y171/LOGIC_OUTS12 INT_R_X7Y171/WL1BEG_N3 
pips: CLBLM_R_X7Y171/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X6Y171/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X6Y171/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X7Y171/INT_R.EL1END2->>FAN_ALT7 INT_R_X7Y171/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y171/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_0_in[1] - 
wires: CLBLM_R_X7Y169/CLBLM_IMUX12 CLBLM_R_X7Y169/CLBLM_IMUX6 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y169/CLBLM_L_A1 CLBLM_R_X7Y169/CLBLM_M_B6 CLBLM_R_X7Y169/CLBLM_M_C CLBLM_R_X7Y169/CLBLM_M_CMUX CLBLM_R_X7Y170/CLBLM_IMUX1 CLBLM_R_X7Y170/CLBLM_IMUX17 CLBLM_R_X7Y170/CLBLM_IMUX32 CLBLM_R_X7Y170/CLBLM_M_A3 CLBLM_R_X7Y170/CLBLM_M_B3 CLBLM_R_X7Y170/CLBLM_M_C1 CLBLM_R_X7Y171/CLBLM_IMUX0 CLBLM_R_X7Y171/CLBLM_IMUX16 CLBLM_R_X7Y171/CLBLM_IMUX8 CLBLM_R_X7Y171/CLBLM_L_A3 CLBLM_R_X7Y171/CLBLM_L_B3 CLBLM_R_X7Y171/CLBLM_M_A5 INT_R_X7Y169/BYP_ALT2 INT_R_X7Y169/BYP_BOUNCE2 INT_R_X7Y169/IMUX12 INT_R_X7Y169/IMUX6 INT_R_X7Y169/LOGIC_OUTS14 INT_R_X7Y169/LOGIC_OUTS22 INT_R_X7Y169/NR1BEG0 INT_R_X7Y170/BYP_BOUNCE_N3_2 INT_R_X7Y170/IMUX1 INT_R_X7Y170/IMUX17 INT_R_X7Y170/IMUX32 INT_R_X7Y170/NR1BEG0 INT_R_X7Y170/NR1END0 INT_R_X7Y171/IMUX0 INT_R_X7Y171/IMUX16 INT_R_X7Y171/IMUX8 INT_R_X7Y171/NR1END0 
pips: CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X7Y169/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y169/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X7Y169/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X7Y169/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X7Y169/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X7Y170/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X7Y170/INT_R.NR1END0->>IMUX1 INT_R_X7Y170/INT_R.NR1END0->>IMUX17 INT_R_X7Y170/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y171/INT_R.NR1END0->>IMUX0 INT_R_X7Y171/INT_R.NR1END0->>IMUX16 INT_R_X7Y171/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_0_in[0] - 
wires: CLBLM_L_X8Y170/CLBLM_NE2A3 CLBLM_L_X8Y171/CLBLM_WR1END0 CLBLM_R_X7Y169/CLBLM_IMUX27 CLBLM_R_X7Y169/CLBLM_IMUX3 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y169/CLBLM_L_A2 CLBLM_R_X7Y169/CLBLM_M_B4 CLBLM_R_X7Y169/CLBLM_M_D CLBLM_R_X7Y169/CLBLM_M_DMUX CLBLM_R_X7Y170/CLBLM_IMUX24 CLBLM_R_X7Y170/CLBLM_IMUX31 CLBLM_R_X7Y170/CLBLM_IMUX8 CLBLM_R_X7Y170/CLBLM_M_A5 CLBLM_R_X7Y170/CLBLM_M_B5 CLBLM_R_X7Y170/CLBLM_M_C5 CLBLM_R_X7Y170/CLBLM_NE2A3 CLBLM_R_X7Y171/CLBLM_IMUX14 CLBLM_R_X7Y171/CLBLM_IMUX7 CLBLM_R_X7Y171/CLBLM_IMUX9 CLBLM_R_X7Y171/CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_L_B1 CLBLM_R_X7Y171/CLBLM_M_A1 CLBLM_R_X7Y171/CLBLM_WR1END0 INT_L_X8Y170/NE2END3 INT_L_X8Y170/WR1BEG_S0 INT_L_X8Y171/WR1BEG0 INT_R_X7Y169/IMUX27 INT_R_X7Y169/IMUX3 INT_R_X7Y169/LOGIC_OUTS15 INT_R_X7Y169/LOGIC_OUTS23 INT_R_X7Y169/NE2BEG3 INT_R_X7Y169/NL1BEG0 INT_R_X7Y169/NL1END_S3_0 INT_R_X7Y169/NN2BEG3 INT_R_X7Y170/IMUX24 INT_R_X7Y170/IMUX31 INT_R_X7Y170/IMUX8 INT_R_X7Y170/NE2A3 INT_R_X7Y170/NL1END0 INT_R_X7Y170/NN2A3 INT_R_X7Y170/WR1END_S1_0 INT_R_X7Y171/IMUX14 INT_R_X7Y171/IMUX7 INT_R_X7Y171/IMUX9 INT_R_X7Y171/NN2END3 INT_R_X7Y171/WR1END0 
pips: CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y170/INT_L.NE2END3->>WR1BEG_S0 INT_R_X7Y169/INT_R.LOGIC_OUTS15->>NE2BEG3 INT_R_X7Y169/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X7Y169/INT_R.LOGIC_OUTS23->>IMUX27 INT_R_X7Y169/INT_R.LOGIC_OUTS23->>IMUX3 INT_R_X7Y169/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X7Y170/INT_R.NL1END0->>IMUX24 INT_R_X7Y170/INT_R.NL1END0->>IMUX8 INT_R_X7Y170/INT_R.WR1END_S1_0->>IMUX31 INT_R_X7Y171/INT_R.NN2END3->>IMUX14 INT_R_X7Y171/INT_R.NN2END3->>IMUX7 INT_R_X7Y171/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

col[6]_i_4_n_0 - 
wires: CLBLM_R_X7Y170/CLBLM_IMUX2 CLBLM_R_X7Y170/CLBLM_IMUX27 CLBLM_R_X7Y170/CLBLM_IMUX29 CLBLM_R_X7Y170/CLBLM_M_A2 CLBLM_R_X7Y170/CLBLM_M_B4 CLBLM_R_X7Y170/CLBLM_M_C2 CLBLM_R_X7Y171/CLBLM_IMUX11 CLBLM_R_X7Y171/CLBLM_IMUX19 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y171/CLBLM_L_B2 CLBLM_R_X7Y171/CLBLM_M_A4 CLBLM_R_X7Y171/CLBLM_M_D CLBLM_R_X7Y171/CLBLM_M_DMUX INT_R_X7Y170/BYP_ALT5 INT_R_X7Y170/BYP_BOUNCE5 INT_R_X7Y170/IMUX2 INT_R_X7Y170/IMUX27 INT_R_X7Y170/IMUX29 INT_R_X7Y170/SL1END1 INT_R_X7Y171/IMUX11 INT_R_X7Y171/IMUX19 INT_R_X7Y171/LOGIC_OUTS23 INT_R_X7Y171/SL1BEG1 
pips: CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X7Y170/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y170/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X7Y170/INT_R.SL1END1->>BYP_ALT5 INT_R_X7Y170/INT_R.SL1END1->>IMUX2 INT_R_X7Y170/INT_R.SL1END1->>IMUX27 INT_R_X7Y171/INT_R.LOGIC_OUTS23->>IMUX11 INT_R_X7Y171/INT_R.LOGIC_OUTS23->>IMUX19 INT_R_X7Y171/INT_R.LOGIC_OUTS23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ram_reg_0_31_0_0_i_14_n_0 - 
wires: CLBLM_L_X10Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y169/CLBLM_M_A CLBLM_L_X10Y169/CLBLM_WW2A0 CLBLM_L_X8Y169/CLBLM_IMUX17 CLBLM_L_X8Y169/CLBLM_IMUX2 CLBLM_L_X8Y169/CLBLM_IMUX29 CLBLM_L_X8Y169/CLBLM_IMUX33 CLBLM_L_X8Y169/CLBLM_IMUX45 CLBLM_L_X8Y169/CLBLM_L_C1 CLBLM_L_X8Y169/CLBLM_M_A2 CLBLM_L_X8Y169/CLBLM_M_B3 CLBLM_L_X8Y169/CLBLM_M_C2 CLBLM_L_X8Y169/CLBLM_M_D2 CLBLM_L_X8Y169/CLBLM_WR1END2 CLBLM_R_X7Y169/CLBLM_IMUX26 CLBLM_R_X7Y169/CLBLM_IMUX28 CLBLM_R_X7Y169/CLBLM_IMUX47 CLBLM_R_X7Y169/CLBLM_L_B4 CLBLM_R_X7Y169/CLBLM_M_C4 CLBLM_R_X7Y169/CLBLM_M_D5 CLBLM_R_X7Y169/CLBLM_WR1END2 DSP_R_X9Y165/DSP_WW2A0_4 INT_INTERFACE_R_X9Y169/INT_INTERFACE_WW2A0 INT_L_X10Y169/LOGIC_OUTS_L12 INT_L_X10Y169/WW2BEG0 INT_L_X8Y169/BYP_ALT1 INT_L_X8Y169/BYP_BOUNCE1 INT_L_X8Y169/IMUX_L17 INT_L_X8Y169/IMUX_L2 INT_L_X8Y169/IMUX_L29 INT_L_X8Y169/IMUX_L33 INT_L_X8Y169/IMUX_L45 INT_L_X8Y169/WR1BEG2 INT_L_X8Y169/WW2END0 INT_R_X7Y169/BYP_ALT5 INT_R_X7Y169/BYP_BOUNCE5 INT_R_X7Y169/FAN_ALT7 INT_R_X7Y169/FAN_BOUNCE7 INT_R_X7Y169/IMUX26 INT_R_X7Y169/IMUX28 INT_R_X7Y169/IMUX47 INT_R_X7Y169/WR1END2 INT_R_X9Y169/WW2A0 VBRK_X29Y176/VBRK_WW2A0 
pips: CLBLM_L_X10Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y169/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_L_X8Y169/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y169/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X8Y169/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X8Y169/INT_L.WW2END0->>BYP_ALT1 INT_L_X8Y169/INT_L.WW2END0->>IMUX_L17 INT_L_X8Y169/INT_L.WW2END0->>IMUX_L2 INT_L_X8Y169/INT_L.WW2END0->>IMUX_L33 INT_L_X8Y169/INT_L.WW2END0->>WR1BEG2 INT_R_X7Y169/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y169/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X7Y169/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y169/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X7Y169/INT_R.WR1END2->>BYP_ALT5 INT_R_X7Y169/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y169/INT_R.WR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

processor/control_unit_i/__0_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_EL1BEG0 CLBLM_L_X8Y169/CLBLM_EL1BEG1 CLBLM_L_X8Y169/CLBLM_IMUX11 CLBLM_L_X8Y169/CLBLM_IMUX24 CLBLM_L_X8Y169/CLBLM_IMUX32 CLBLM_L_X8Y169/CLBLM_IMUX34 CLBLM_L_X8Y169/CLBLM_IMUX40 CLBLM_L_X8Y169/CLBLM_L_C6 CLBLM_L_X8Y169/CLBLM_M_A4 CLBLM_L_X8Y169/CLBLM_M_B5 CLBLM_L_X8Y169/CLBLM_M_C1 CLBLM_L_X8Y169/CLBLM_M_D1 CLBLM_L_X8Y169/CLBLM_NE2A1 CLBLM_R_X7Y167/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y167/CLBLM_L_AMUX CLBLM_R_X7Y169/CLBLM_EL1BEG0 CLBLM_R_X7Y169/CLBLM_EL1BEG1 CLBLM_R_X7Y169/CLBLM_IMUX13 CLBLM_R_X7Y169/CLBLM_IMUX31 CLBLM_R_X7Y169/CLBLM_IMUX44 CLBLM_R_X7Y169/CLBLM_L_B6 CLBLM_R_X7Y169/CLBLM_M_C5 CLBLM_R_X7Y169/CLBLM_M_D4 CLBLM_R_X7Y169/CLBLM_NE2A1 INT_L_X6Y168/NE2BEG2 INT_L_X6Y168/NW2END2 INT_L_X6Y169/NE2A2 INT_L_X8Y168/EL1END_S3_0 INT_L_X8Y169/EL1END0 INT_L_X8Y169/EL1END1 INT_L_X8Y169/IMUX_L11 INT_L_X8Y169/IMUX_L24 INT_L_X8Y169/IMUX_L32 INT_L_X8Y169/IMUX_L34 INT_L_X8Y169/IMUX_L40 INT_L_X8Y169/NE2END1 INT_R_X7Y167/LOGIC_OUTS16 INT_R_X7Y167/NL1BEG1 INT_R_X7Y167/NW2BEG2 INT_R_X7Y168/NE2BEG1 INT_R_X7Y168/NL1END1 INT_R_X7Y168/NR1BEG1 INT_R_X7Y168/NW2A2 INT_R_X7Y169/EL1BEG0 INT_R_X7Y169/EL1BEG1 INT_R_X7Y169/GFAN1 INT_R_X7Y169/IMUX13 INT_R_X7Y169/IMUX31 INT_R_X7Y169/IMUX44 INT_R_X7Y169/NE2A1 INT_R_X7Y169/NE2END2 INT_R_X7Y169/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y167/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X6Y168/INT_L.NW2END2->>NE2BEG2 INT_L_X8Y169/INT_L.EL1END0->>IMUX_L24 INT_L_X8Y169/INT_L.EL1END0->>IMUX_L32 INT_L_X8Y169/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y169/INT_L.EL1END1->>IMUX_L34 INT_L_X8Y169/INT_L.NE2END1->>IMUX_L11 INT_R_X7Y167/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X7Y167/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X7Y168/INT_R.NL1END1->>NE2BEG1 INT_R_X7Y168/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y169/INT_R.GFAN1->>IMUX31 INT_R_X7Y169/INT_R.NE2END2->>EL1BEG1 INT_R_X7Y169/INT_R.NE2END2->>IMUX13 INT_R_X7Y169/INT_R.NE2END2->>IMUX44 INT_R_X7Y169/INT_R.NR1END1->>EL1BEG0 INT_R_X7Y169/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_0_in[2] - 
wires: CLBLM_R_X7Y169/CLBLM_IMUX10 CLBLM_R_X7Y169/CLBLM_IMUX18 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y169/CLBLM_L_A4 CLBLM_R_X7Y169/CLBLM_L_B CLBLM_R_X7Y169/CLBLM_M_B2 CLBLM_R_X7Y171/CLBLM_IMUX3 CLBLM_R_X7Y171/CLBLM_IMUX43 CLBLM_R_X7Y171/CLBLM_L_A2 CLBLM_R_X7Y171/CLBLM_M_D6 INT_R_X7Y169/IMUX10 INT_R_X7Y169/IMUX18 INT_R_X7Y169/LOGIC_OUTS9 INT_R_X7Y169/NN2BEG1 INT_R_X7Y169/NR1BEG1 INT_R_X7Y170/NN2A1 INT_R_X7Y170/NR1BEG1 INT_R_X7Y170/NR1END1 INT_R_X7Y171/IMUX3 INT_R_X7Y171/IMUX43 INT_R_X7Y171/NN2END1 INT_R_X7Y171/NR1END1 
pips: CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X7Y169/INT_R.LOGIC_OUTS9->>IMUX10 INT_R_X7Y169/INT_R.LOGIC_OUTS9->>IMUX18 INT_R_X7Y169/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X7Y169/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X7Y170/INT_R.NR1END1->>NR1BEG1 INT_R_X7Y171/INT_R.NN2END1->>IMUX3 INT_R_X7Y171/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

addr_write[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX11 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX19 BRAM_L_X6Y170/BRAM_ADDRARDADDRL2 BRAM_L_X6Y170/BRAM_ADDRARDADDRU2 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL2 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU2 BRAM_L_X6Y170/BRAM_IMUX11_1 BRAM_L_X6Y170/BRAM_IMUX19_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL2 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y171/CLBLM_M_AQ INT_L_X6Y171/IMUX_L11 INT_L_X6Y171/IMUX_L19 INT_L_X6Y171/WR1END1 INT_R_X7Y171/LOGIC_OUTS4 INT_R_X7Y171/WR1BEG1 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_FIFO36_ADDRARDADDRL2 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_FIFO36_ADDRARDADDRU2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX11_1->BRAM_IMUX_ADDRARDADDRU2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX19_1->BRAM_IMUX_ADDRARDADDRL2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL2->BRAM_ADDRARDADDRL2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU2->BRAM_ADDRARDADDRU2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y171/INT_L.WR1END1->>IMUX_L11 INT_L_X6Y171/INT_L.WR1END1->>IMUX_L19 INT_R_X7Y171/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_0_0_i_1_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_SW2A0 CLBLM_L_X8Y170/CLBLM_BYP6 CLBLM_L_X8Y170/CLBLM_IMUX10 CLBLM_L_X8Y170/CLBLM_L_A4 CLBLM_L_X8Y170/CLBLM_M_DX CLBLM_L_X8Y170/CLBLM_SW2A1 CLBLM_L_X8Y171/CLBLM_WL1END3 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y172/CLBLM_L_A CLBLM_R_X7Y169/CLBLM_IMUX24 CLBLM_R_X7Y169/CLBLM_IMUX5 CLBLM_R_X7Y169/CLBLM_L_A6 CLBLM_R_X7Y169/CLBLM_M_B5 CLBLM_R_X7Y169/CLBLM_SW2A0 CLBLM_R_X7Y170/CLBLM_IMUX35 CLBLM_R_X7Y170/CLBLM_M_C6 CLBLM_R_X7Y170/CLBLM_SW2A1 CLBLM_R_X7Y171/CLBLM_IMUX1 CLBLM_R_X7Y171/CLBLM_IMUX10 CLBLM_R_X7Y171/CLBLM_L_A4 CLBLM_R_X7Y171/CLBLM_M_A3 CLBLM_R_X7Y171/CLBLM_WL1END3 INT_L_X8Y169/SW2A0 INT_L_X8Y170/BYP_ALT6 INT_L_X8Y170/BYP_L6 INT_L_X8Y170/IMUX_L10 INT_L_X8Y170/SR1END2 INT_L_X8Y170/SS2END0 INT_L_X8Y170/SW2A1 INT_L_X8Y170/SW2BEG0 INT_L_X8Y171/SR1BEG2 INT_L_X8Y171/SR1END1 INT_L_X8Y171/SS2A0 INT_L_X8Y171/SW2BEG1 INT_L_X8Y171/WL1BEG3 INT_L_X8Y172/LOGIC_OUTS_L8 INT_L_X8Y172/SR1BEG1 INT_L_X8Y172/SS2BEG0 INT_L_X8Y172/WL1BEG_N3 INT_R_X7Y169/IMUX24 INT_R_X7Y169/IMUX5 INT_R_X7Y169/SR1END2 INT_R_X7Y169/SW2END0 INT_R_X7Y170/IMUX35 INT_R_X7Y170/SR1BEG2 INT_R_X7Y170/SW2END1 INT_R_X7Y171/IMUX1 INT_R_X7Y171/IMUX10 INT_R_X7Y171/SR1BEG_S0 INT_R_X7Y171/WL1END3 INT_R_X7Y172/WL1END_N1_3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X8Y170/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y170/INT_L.SR1END2->>BYP_ALT6 INT_L_X8Y170/INT_L.SS2END0->>IMUX_L10 INT_L_X8Y170/INT_L.SS2END0->>SW2BEG0 INT_L_X8Y171/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y171/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_R_X7Y169/INT_R.SR1END2->>IMUX5 INT_R_X7Y169/INT_R.SW2END0->>IMUX24 INT_R_X7Y170/INT_R.SW2END1->>IMUX35 INT_R_X7Y170/INT_R.SW2END1->>SR1BEG2 INT_R_X7Y171/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y171/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y171/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

addr_write[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX10 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX18 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_NW4END2 BRAM_L_X6Y170/BRAM_ADDRARDADDRL3 BRAM_L_X6Y170/BRAM_ADDRARDADDRU3 BRAM_L_X6Y170/BRAM_EL1BEG1_3 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL3 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU3 BRAM_L_X6Y170/BRAM_IMUX10_3 BRAM_L_X6Y170/BRAM_IMUX18_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU3 BRAM_L_X6Y170/BRAM_NW4END2_3 CLBLM_R_X5Y173/CLBLM_EL1BEG1 CLBLM_R_X5Y173/CLBLM_NW4END2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y171/CLBLM_M_BQ INT_L_X6Y169/NW6A2 INT_L_X6Y170/NW6B2 INT_L_X6Y171/NW6C2 INT_L_X6Y172/NW6D2 INT_L_X6Y173/EL1END1 INT_L_X6Y173/IMUX_L10 INT_L_X6Y173/IMUX_L18 INT_L_X6Y173/NW6E2 INT_R_X5Y173/EL1BEG1 INT_R_X5Y173/NW6END2 INT_R_X7Y169/NW6BEG2 INT_R_X7Y169/SS2END1 INT_R_X7Y170/SS2A1 INT_R_X7Y171/LOGIC_OUTS5 INT_R_X7Y171/SS2BEG1 VBRK_X18Y180/VBRK_EL1BEG1 VBRK_X18Y180/VBRK_NW4END2 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_FIFO36_ADDRARDADDRL3 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_FIFO36_ADDRARDADDRU3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX10_3->BRAM_IMUX_ADDRARDADDRU3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX18_3->BRAM_IMUX_ADDRARDADDRL3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL3->BRAM_ADDRARDADDRL3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU3->BRAM_ADDRARDADDRU3 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y173/INT_L.EL1END1->>IMUX_L10 INT_L_X6Y173/INT_L.EL1END1->>IMUX_L18 INT_R_X5Y173/INT_R.NW6END2->>EL1BEG1 INT_R_X7Y169/INT_R.SS2END1->>NW6BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_1_1_i_1_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_BYP1 CLBLM_L_X8Y170/CLBLM_IMUX9 CLBLM_L_X8Y170/CLBLM_L_A5 CLBLM_L_X8Y170/CLBLM_M_AX CLBLM_L_X8Y170/CLBLM_WL1END1 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y171/CLBLM_L_C CLBLM_L_X8Y171/CLBLM_L_CMUX CLBLM_L_X8Y171/CLBLM_WL1END1 CLBLM_R_X7Y170/CLBLM_IMUX4 CLBLM_R_X7Y170/CLBLM_M_A6 CLBLM_R_X7Y170/CLBLM_WL1END1 CLBLM_R_X7Y171/CLBLM_IMUX12 CLBLM_R_X7Y171/CLBLM_IMUX26 CLBLM_R_X7Y171/CLBLM_L_B4 CLBLM_R_X7Y171/CLBLM_M_B6 CLBLM_R_X7Y171/CLBLM_WL1END1 INT_L_X8Y170/BYP_ALT1 INT_L_X8Y170/BYP_L1 INT_L_X8Y170/IMUX_L9 INT_L_X8Y170/SL1END0 INT_L_X8Y170/SL1END2 INT_L_X8Y170/WL1BEG1 INT_L_X8Y171/LOGIC_OUTS_L10 INT_L_X8Y171/LOGIC_OUTS_L18 INT_L_X8Y171/SL1BEG0 INT_L_X8Y171/SL1BEG2 INT_L_X8Y171/WL1BEG1 INT_R_X7Y170/IMUX4 INT_R_X7Y170/WL1END1 INT_R_X7Y171/IMUX12 INT_R_X7Y171/IMUX26 INT_R_X7Y171/WL1END1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X8Y170/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y170/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y170/INT_L.SL1END0->>IMUX_L9 INT_L_X8Y170/INT_L.SL1END2->>WL1BEG1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_R_X7Y170/INT_R.WL1END1->>IMUX4 INT_R_X7Y171/INT_R.WL1END1->>IMUX12 INT_R_X7Y171/INT_R.WL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr_write[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX21 BRAM_L_X6Y170/BRAM_ADDRARDADDRL4 BRAM_L_X6Y170/BRAM_ADDRARDADDRU4 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL4 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU4 BRAM_L_X6Y170/BRAM_IMUX13_1 BRAM_L_X6Y170/BRAM_IMUX21_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU4 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y171/CLBLM_M_CQ INT_L_X6Y171/BYP_ALT5 INT_L_X6Y171/BYP_BOUNCE5 INT_L_X6Y171/IMUX_L13 INT_L_X6Y171/IMUX_L21 INT_L_X6Y171/WL1END1 INT_R_X7Y171/LOGIC_OUTS6 INT_R_X7Y171/WL1BEG1 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO36_ADDRARDADDRL4 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_FIFO36_ADDRARDADDRU4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX13_1->BRAM_IMUX_ADDRARDADDRU4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX21_1->BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL4->BRAM_ADDRARDADDRL4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU4->BRAM_ADDRARDADDRU4 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X6Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X6Y171/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X6Y171/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X6Y171/INT_L.WL1END1->>BYP_ALT5 INT_R_X7Y171/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_2_2_i_1_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_BYP4 CLBLM_L_X8Y170/CLBLM_M_BX CLBLM_L_X8Y170/CLBLM_WL1END2 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y171/CLBLM_L_D CLBLM_L_X8Y171/CLBLM_WL1END2 CLBLM_L_X8Y172/CLBLM_IMUX11 CLBLM_L_X8Y172/CLBLM_M_A4 CLBLM_R_X7Y170/CLBLM_IMUX12 CLBLM_R_X7Y170/CLBLM_M_B6 CLBLM_R_X7Y170/CLBLM_WL1END2 CLBLM_R_X7Y171/CLBLM_BYP2 CLBLM_R_X7Y171/CLBLM_IMUX35 CLBLM_R_X7Y171/CLBLM_L_CX CLBLM_R_X7Y171/CLBLM_M_C6 CLBLM_R_X7Y171/CLBLM_WL1END2 INT_L_X8Y170/BYP_ALT4 INT_L_X8Y170/BYP_L4 INT_L_X8Y170/SL1END3 INT_L_X8Y170/SR1BEG_S0 INT_L_X8Y170/WL1BEG2 INT_L_X8Y171/LOGIC_OUTS_L11 INT_L_X8Y171/NL1BEG2 INT_L_X8Y171/SL1BEG3 INT_L_X8Y171/WL1BEG2 INT_L_X8Y172/IMUX_L11 INT_L_X8Y172/NL1END2 INT_R_X7Y170/FAN_ALT1 INT_R_X7Y170/FAN_BOUNCE1 INT_R_X7Y170/IMUX12 INT_R_X7Y170/WL1END2 INT_R_X7Y171/BYP2 INT_R_X7Y171/BYP_ALT2 INT_R_X7Y171/FAN_ALT5 INT_R_X7Y171/FAN_BOUNCE5 INT_R_X7Y171/IMUX35 INT_R_X7Y171/WL1END2 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y170/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y170/INT_L.SL1END3->>SR1BEG_S0 INT_L_X8Y170/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y170/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X8Y171/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X8Y171/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X8Y172/INT_L.NL1END2->>IMUX_L11 INT_R_X7Y170/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y170/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X7Y170/INT_R.WL1END2->>FAN_ALT1 INT_R_X7Y171/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y171/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y171/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X7Y171/INT_R.WL1END2->>BYP_ALT2 INT_R_X7Y171/INT_R.WL1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr_write[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_EL1BEG2 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_NW2A3 BRAM_L_X6Y170/BRAM_ADDRARDADDRL5 BRAM_L_X6Y170/BRAM_ADDRARDADDRU5 BRAM_L_X6Y170/BRAM_EL1BEG2_3 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X6Y170/BRAM_IMUX12_3 BRAM_L_X6Y170/BRAM_IMUX20_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU5 BRAM_L_X6Y170/BRAM_NW2A3_3 CLBLM_R_X5Y173/CLBLM_EL1BEG2 CLBLM_R_X5Y173/CLBLM_NW2A3 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y171/CLBLM_M_DQ INT_L_X6Y172/NW2BEG3 INT_L_X6Y172/NW2END3 INT_L_X6Y173/EL1END2 INT_L_X6Y173/IMUX_L12 INT_L_X6Y173/IMUX_L20 INT_L_X6Y173/NW2A3 INT_R_X5Y173/EL1BEG2 INT_R_X5Y173/NW2END3 INT_R_X7Y171/LOGIC_OUTS7 INT_R_X7Y171/NW2BEG3 INT_R_X7Y172/NW2A3 VBRK_X18Y180/VBRK_EL1BEG2 VBRK_X18Y180/VBRK_NW2A3 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX12_3->BRAM_IMUX_ADDRARDADDRU5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX20_3->BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL5->BRAM_ADDRARDADDRL5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU5->BRAM_ADDRARDADDRU5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X6Y172/INT_L.NW2END3->>NW2BEG3 INT_L_X6Y173/INT_L.EL1END2->>IMUX_L12 INT_L_X6Y173/INT_L.EL1END2->>IMUX_L20 INT_R_X5Y173/INT_R.NW2END3->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_3_3_i_1_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_BYP3 CLBLM_L_X8Y170/CLBLM_M_CX CLBLM_L_X8Y170/CLBLM_SE2A2 CLBLM_L_X8Y172/CLBLM_IMUX8 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y172/CLBLM_L_B CLBLM_L_X8Y172/CLBLM_M_A5 CLBLM_L_X8Y172/CLBLM_WR1END2 CLBLM_R_X7Y170/CLBLM_SE2A2 CLBLM_R_X7Y171/CLBLM_BYP6 CLBLM_R_X7Y171/CLBLM_BYP7 CLBLM_R_X7Y171/CLBLM_L_DX CLBLM_R_X7Y171/CLBLM_M_DX CLBLM_R_X7Y172/CLBLM_WR1END2 INT_L_X8Y170/BYP_ALT3 INT_L_X8Y170/BYP_L3 INT_L_X8Y170/SE2END2 INT_L_X8Y171/FAN_BOUNCE_S3_2 INT_L_X8Y172/FAN_ALT2 INT_L_X8Y172/FAN_BOUNCE2 INT_L_X8Y172/IMUX_L8 INT_L_X8Y172/LOGIC_OUTS_L9 INT_L_X8Y172/WR1BEG2 INT_R_X7Y170/SE2A2 INT_R_X7Y171/BYP6 INT_R_X7Y171/BYP7 INT_R_X7Y171/BYP_ALT6 INT_R_X7Y171/BYP_ALT7 INT_R_X7Y171/BYP_BOUNCE6 INT_R_X7Y171/SE2BEG2 INT_R_X7Y171/SR1END2 INT_R_X7Y172/BYP_BOUNCE_N3_6 INT_R_X7Y172/SR1BEG2 INT_R_X7Y172/WR1END2 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X8Y170/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y170/INT_L.SE2END2->>BYP_ALT3 INT_L_X8Y172/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y172/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X8Y172/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X7Y171/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y171/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X7Y171/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y171/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X7Y171/INT_R.SR1END2->>BYP_ALT6 INT_R_X7Y171/INT_R.SR1END2->>SE2BEG2 INT_R_X7Y172/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

addr_write[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX8 BRAM_L_X6Y170/BRAM_ADDRARDADDRL6 BRAM_L_X6Y170/BRAM_ADDRARDADDRU6 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X6Y170/BRAM_IMUX16_3 BRAM_L_X6Y170/BRAM_IMUX8_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU6 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y171/CLBLM_M_AMUX INT_L_X6Y172/BYP_ALT2 INT_L_X6Y172/BYP_BOUNCE2 INT_L_X6Y172/NW2END2 INT_L_X6Y173/BYP_BOUNCE_N3_2 INT_L_X6Y173/IMUX_L16 INT_L_X6Y173/IMUX_L8 INT_R_X7Y171/LOGIC_OUTS20 INT_R_X7Y171/NW2BEG2 INT_R_X7Y172/NW2A2 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX16_3->BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX8_3->BRAM_IMUX_ADDRARDADDRU6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL6->BRAM_ADDRARDADDRL6 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU6->BRAM_ADDRARDADDRU6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y172/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X6Y172/INT_L.NW2END2->>BYP_ALT2 INT_L_X6Y173/INT_L.BYP_BOUNCE_N3_2->>IMUX_L16 INT_L_X6Y173/INT_L.BYP_BOUNCE_N3_2->>IMUX_L8 INT_R_X7Y171/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_4_4_i_1_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_BYP6 CLBLM_L_X8Y171/CLBLM_ER1BEG3 CLBLM_L_X8Y171/CLBLM_M_DX CLBLM_L_X8Y171/CLBLM_SW2A0 CLBLM_L_X8Y171/CLBLM_SW2A2 CLBLM_L_X8Y172/CLBLM_IMUX24 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y172/CLBLM_L_C CLBLM_L_X8Y172/CLBLM_L_CMUX CLBLM_L_X8Y172/CLBLM_M_B5 CLBLM_R_X7Y171/CLBLM_BYP0 CLBLM_R_X7Y171/CLBLM_BYP1 CLBLM_R_X7Y171/CLBLM_ER1BEG3 CLBLM_R_X7Y171/CLBLM_L_AX CLBLM_R_X7Y171/CLBLM_M_AX CLBLM_R_X7Y171/CLBLM_SW2A0 CLBLM_R_X7Y171/CLBLM_SW2A2 INT_L_X8Y171/BYP_ALT6 INT_L_X8Y171/BYP_L6 INT_L_X8Y171/ER1END3 INT_L_X8Y171/SR1END3 INT_L_X8Y171/SW2A0 INT_L_X8Y171/SW2A2 INT_L_X8Y172/ER1END_N3_3 INT_L_X8Y172/IMUX_L24 INT_L_X8Y172/LOGIC_OUTS_L10 INT_L_X8Y172/LOGIC_OUTS_L18 INT_L_X8Y172/SR1BEG3 INT_L_X8Y172/SR1END_N3_3 INT_L_X8Y172/SW2BEG0 INT_L_X8Y172/SW2BEG2 INT_R_X7Y171/BYP0 INT_R_X7Y171/BYP1 INT_R_X7Y171/BYP_ALT0 INT_R_X7Y171/BYP_ALT1 INT_R_X7Y171/ER1BEG3 INT_R_X7Y171/SW2END0 INT_R_X7Y171/SW2END2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y171/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y171/INT_L.ER1END3->>BYP_ALT6 INT_L_X8Y172/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X8Y172/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_L_X8Y172/INT_L.SR1END_N3_3->>IMUX_L24 INT_R_X7Y171/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y171/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y171/INT_R.SW2END0->>BYP_ALT0 INT_R_X7Y171/INT_R.SW2END0->>BYP_ALT1 INT_R_X7Y171/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

addr_write[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX9 BRAM_L_X6Y170/BRAM_ADDRARDADDRL7 BRAM_L_X6Y170/BRAM_ADDRARDADDRU7 BRAM_L_X6Y170/BRAM_ER1BEG0_2 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X6Y170/BRAM_IMUX17_3 BRAM_L_X6Y170/BRAM_IMUX9_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU7 BRAM_L_X6Y170/BRAM_WW2END3_1 CLBLM_R_X5Y171/CLBLM_WW2END3 CLBLM_R_X5Y172/CLBLM_ER1BEG0 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y171/CLBLM_M_BMUX INT_L_X6Y171/WW2A3 INT_L_X6Y172/ER1END0 INT_L_X6Y172/NR1BEG0 INT_L_X6Y173/IMUX_L17 INT_L_X6Y173/IMUX_L9 INT_L_X6Y173/NR1END0 INT_R_X5Y171/ER1BEG_S0 INT_R_X5Y171/WW2END3 INT_R_X5Y172/ER1BEG0 INT_R_X5Y172/WW2END_N0_3 INT_R_X7Y171/LOGIC_OUTS21 INT_R_X7Y171/WW2BEG3 VBRK_X18Y178/VBRK_WW2END3 VBRK_X18Y179/VBRK_ER1BEG0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX17_3->BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX9_3->BRAM_IMUX_ADDRARDADDRU7 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL7->BRAM_ADDRARDADDRL7 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU7->BRAM_ADDRARDADDRU7 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X6Y172/INT_L.ER1END0->>NR1BEG0 INT_L_X6Y173/INT_L.NR1END0->>IMUX_L17 INT_L_X6Y173/INT_L.NR1END0->>IMUX_L9 INT_R_X5Y171/INT_R.WW2END3->>ER1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_5_5_i_1_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_BYP1 CLBLM_L_X8Y171/CLBLM_M_AX CLBLM_L_X8Y171/CLBLM_SW2A1 CLBLM_L_X8Y172/CLBLM_IMUX22 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y172/CLBLM_L_D CLBLM_L_X8Y172/CLBLM_L_DMUX CLBLM_L_X8Y172/CLBLM_M_C3 CLBLM_R_X7Y171/CLBLM_BYP4 CLBLM_R_X7Y171/CLBLM_BYP5 CLBLM_R_X7Y171/CLBLM_L_BX CLBLM_R_X7Y171/CLBLM_M_BX CLBLM_R_X7Y171/CLBLM_SW2A1 INT_L_X8Y171/BYP_ALT1 INT_L_X8Y171/BYP_L1 INT_L_X8Y171/SL1END0 INT_L_X8Y171/SW2A1 INT_L_X8Y172/IMUX_L22 INT_L_X8Y172/LOGIC_OUTS_L11 INT_L_X8Y172/LOGIC_OUTS_L19 INT_L_X8Y172/SL1BEG0 INT_L_X8Y172/SR1BEG_S0 INT_L_X8Y172/SW2BEG1 INT_R_X7Y171/BYP4 INT_R_X7Y171/BYP5 INT_R_X7Y171/BYP_ALT4 INT_R_X7Y171/BYP_ALT5 INT_R_X7Y171/SW2END1 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X8Y171/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y171/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L11->>IMUX_L22 INT_L_X8Y172/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_L_X8Y172/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X7Y171/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y171/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y171/INT_R.SW2END1->>BYP_ALT4 INT_R_X7Y171/INT_R.SW2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

addr_write[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_WW2END0 BRAM_L_X6Y170/BRAM_ADDRARDADDRL8 BRAM_L_X6Y170/BRAM_ADDRARDADDRU8 BRAM_L_X6Y170/BRAM_ER1BEG1_1 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X6Y170/BRAM_IMUX12_1 BRAM_L_X6Y170/BRAM_IMUX20_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU8 BRAM_L_X6Y170/BRAM_WW2END0_1 CLBLM_R_X5Y171/CLBLM_ER1BEG1 CLBLM_R_X5Y171/CLBLM_WW2END0 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y171/CLBLM_M_CMUX INT_L_X6Y171/ER1END1 INT_L_X6Y171/IMUX_L12 INT_L_X6Y171/IMUX_L20 INT_L_X6Y171/WW2A0 INT_R_X5Y171/ER1BEG1 INT_R_X5Y171/WW2END0 INT_R_X7Y171/LOGIC_OUTS22 INT_R_X7Y171/WW2BEG0 VBRK_X18Y178/VBRK_ER1BEG1 VBRK_X18Y178/VBRK_WW2END0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX12_1->BRAM_IMUX_ADDRARDADDRU8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX20_1->BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL8->BRAM_ADDRARDADDRL8 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU8->BRAM_ADDRARDADDRU8 CLBLM_R_X7Y171/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X6Y171/INT_L.ER1END1->>IMUX_L12 INT_L_X6Y171/INT_L.ER1END1->>IMUX_L20 INT_R_X5Y171/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y171/INT_R.LOGIC_OUTS22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_6_6_i_1_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_BYP4 CLBLM_L_X8Y171/CLBLM_ER1BEG1 CLBLM_L_X8Y171/CLBLM_IMUX9 CLBLM_L_X8Y171/CLBLM_L_A5 CLBLM_L_X8Y171/CLBLM_M_BX CLBLM_L_X8Y171/CLBLM_SE2A0 CLBLM_R_X7Y171/CLBLM_BYP3 CLBLM_R_X7Y171/CLBLM_ER1BEG1 CLBLM_R_X7Y171/CLBLM_M_CX CLBLM_R_X7Y171/CLBLM_SE2A0 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y172/CLBLM_M_A CLBLM_R_X7Y172/CLBLM_M_AMUX INT_L_X8Y171/BYP_ALT4 INT_L_X8Y171/BYP_L4 INT_L_X8Y171/ER1END1 INT_L_X8Y171/IMUX_L9 INT_L_X8Y171/SE2END0 INT_R_X7Y171/BYP3 INT_R_X7Y171/BYP_ALT3 INT_R_X7Y171/ER1BEG1 INT_R_X7Y171/SE2A0 INT_R_X7Y171/SL1END0 INT_R_X7Y171/SL1END2 INT_R_X7Y172/LOGIC_OUTS12 INT_R_X7Y172/LOGIC_OUTS20 INT_R_X7Y172/SE2BEG0 INT_R_X7Y172/SL1BEG0 INT_R_X7Y172/SL1BEG2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y171/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y171/INT_L.ER1END1->>BYP_ALT4 INT_L_X8Y171/INT_L.SE2END0->>IMUX_L9 INT_R_X7Y171/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y171/INT_R.SL1END0->>ER1BEG1 INT_R_X7Y171/INT_R.SL1END2->>BYP_ALT3 INT_R_X7Y172/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X7Y172/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X7Y172/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

color[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

color[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX16 BRAM_L_X6Y170/BRAM_FIFO36_DIADIL0 BRAM_L_X6Y170/BRAM_IMUX16_1 CLBLM_R_X7Y170/CLBLM_IMUX28 CLBLM_R_X7Y170/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y170/CLBLM_M_C4 CLBLM_R_X7Y170/CLBLM_M_CQ INT_L_X6Y170/FAN_BOUNCE_S3_2 INT_L_X6Y170/NL1BEG1 INT_L_X6Y170/WL1END1 INT_L_X6Y171/FAN_ALT2 INT_L_X6Y171/FAN_BOUNCE2 INT_L_X6Y171/IMUX_L16 INT_L_X6Y171/NL1END1 INT_R_X7Y169/SR1END3 INT_R_X7Y170/BYP_ALT0 INT_R_X7Y170/BYP_BOUNCE0 INT_R_X7Y170/IMUX28 INT_R_X7Y170/LOGIC_OUTS6 INT_R_X7Y170/SR1BEG3 INT_R_X7Y170/SR1END_N3_3 INT_R_X7Y170/WL1BEG1 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_IMUX16_1->BRAM_FIFO36_DIADIL0 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y170/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X6Y170/INT_L.WL1END1->>NL1BEG1 INT_L_X6Y171/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X6Y171/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X6Y171/INT_L.NL1END1->>FAN_ALT2 INT_R_X7Y170/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y170/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X7Y170/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X7Y170/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X7Y170/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

color[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

color[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX8 BRAM_L_X6Y170/BRAM_FIFO36_DIADIU0 BRAM_L_X6Y170/BRAM_IMUX8_1 CLBLM_R_X7Y170/CLBLM_IMUX7 CLBLM_R_X7Y170/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y170/CLBLM_M_A1 CLBLM_R_X7Y170/CLBLM_M_AQ INT_L_X6Y170/EL1BEG3 INT_L_X6Y170/NW2END_S0_0 INT_L_X6Y171/EL1BEG_N3 INT_L_X6Y171/IMUX_L8 INT_L_X6Y171/NW2END0 INT_R_X7Y170/EL1END3 INT_R_X7Y170/IMUX7 INT_R_X7Y170/LOGIC_OUTS4 INT_R_X7Y170/NW2BEG0 INT_R_X7Y171/NW2A0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_IMUX8_1->BRAM_FIFO36_DIADIU0 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y170/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y171/INT_L.NW2END0->>EL1BEG_N3 INT_L_X6Y171/INT_L.NW2END0->>IMUX_L8 INT_R_X7Y170/INT_R.EL1END3->>IMUX7 INT_R_X7Y170/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

color[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

color[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_BRAM_IMUX26 BRAM_L_X6Y170/BRAM_FIFO36_DIADIL1 BRAM_L_X6Y170/BRAM_IMUX26_0 CLBLM_R_X7Y170/CLBLM_IMUX18 CLBLM_R_X7Y170/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y170/CLBLM_M_B2 CLBLM_R_X7Y170/CLBLM_M_BQ INT_L_X6Y170/BYP_ALT0 INT_L_X6Y170/BYP_BOUNCE0 INT_L_X6Y170/IMUX_L26 INT_L_X6Y170/WL1END0 INT_R_X7Y170/IMUX18 INT_R_X7Y170/LOGIC_OUTS5 INT_R_X7Y170/WL1BEG0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_IMUX26_0->BRAM_FIFO36_DIADIL1 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y170/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X6Y170/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X6Y170/INT_L.WL1END0->>BYP_ALT0 INT_R_X7Y170/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y170/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 119, 

doutb[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X6Y170/BRAM_FIFO36_DOBDOU0 BRAM_L_X6Y170/BRAM_LOGIC_OUTS_B3_2 CLBLM_R_X7Y170/CLBLM_IMUX47 CLBLM_R_X7Y170/CLBLM_M_D5 INT_L_X6Y171/SE2A3 INT_L_X6Y172/LOGIC_OUTS_L3 INT_L_X6Y172/SE2BEG3 INT_R_X7Y170/IMUX47 INT_R_X7Y170/SL1END3 INT_R_X7Y171/SE2END3 INT_R_X7Y171/SL1BEG3 
pips: BRAM_INT_INTERFACE_L_X6Y172/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X6Y170/BRAM_L.BRAM_FIFO36_DOBDOU0->BRAM_LOGIC_OUTS_B3_2 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X6Y172/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X7Y170/INT_R.SL1END3->>IMUX47 INT_R_X7Y171/INT_R.SE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX29 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_NW4END0 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL4 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU4 BRAM_L_X6Y170/BRAM_EL1BEG3_1 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL4 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU4 BRAM_L_X6Y170/BRAM_IMUX29_1 BRAM_L_X6Y170/BRAM_IMUX37_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL4 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU4 BRAM_L_X6Y170/BRAM_NW4END0_2 CLBLM_L_X8Y168/CLBLM_ER1BEG1 CLBLM_L_X8Y168/CLBLM_IMUX11 CLBLM_L_X8Y168/CLBLM_M_A4 CLBLM_R_X5Y171/CLBLM_EL1BEG3 CLBLM_R_X5Y172/CLBLM_NW4END0 CLBLM_R_X7Y168/CLBLM_ER1BEG1 CLBLM_R_X7Y168/CLBLM_IMUX1 CLBLM_R_X7Y168/CLBLM_IMUX17 CLBLM_R_X7Y168/CLBLM_IMUX29 CLBLM_R_X7Y168/CLBLM_IMUX41 CLBLM_R_X7Y168/CLBLM_IMUX45 CLBLM_R_X7Y168/CLBLM_IMUX9 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y168/CLBLM_L_A5 CLBLM_R_X7Y168/CLBLM_L_D1 CLBLM_R_X7Y168/CLBLM_M_A3 CLBLM_R_X7Y168/CLBLM_M_AQ CLBLM_R_X7Y168/CLBLM_M_B3 CLBLM_R_X7Y168/CLBLM_M_C2 CLBLM_R_X7Y168/CLBLM_M_D2 INT_L_X6Y168/NW6A0 INT_L_X6Y169/NW6B0 INT_L_X6Y170/NW6C0 INT_L_X6Y171/EL1END3 INT_L_X6Y171/IMUX_L29 INT_L_X6Y171/IMUX_L37 INT_L_X6Y171/NW6D0 INT_L_X6Y172/NW6E0 INT_L_X8Y168/ER1END1 INT_L_X8Y168/IMUX_L11 INT_R_X5Y171/EL1BEG3 INT_R_X5Y171/NW6END_S0_0 INT_R_X5Y172/EL1BEG_N3 INT_R_X5Y172/NW6END0 INT_R_X7Y168/BYP_ALT1 INT_R_X7Y168/BYP_BOUNCE1 INT_R_X7Y168/ER1BEG1 INT_R_X7Y168/IMUX1 INT_R_X7Y168/IMUX17 INT_R_X7Y168/IMUX29 INT_R_X7Y168/IMUX41 INT_R_X7Y168/IMUX45 INT_R_X7Y168/IMUX9 INT_R_X7Y168/LOGIC_OUTS4 INT_R_X7Y168/NW6BEG0 VBRK_X18Y178/VBRK_EL1BEG3 VBRK_X18Y179/VBRK_NW4END0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_FIFO36_ADDRBWRADDRL4 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_FIFO36_ADDRBWRADDRU4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX29_1->BRAM_IMUX_ADDRBWRADDRU4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX37_1->BRAM_IMUX_ADDRBWRADDRL4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL4->BRAM_ADDRBWRADDRL4 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU4->BRAM_ADDRBWRADDRU4 CLBLM_L_X8Y168/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y171/INT_L.EL1END3->>IMUX_L29 INT_L_X6Y171/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y168/INT_L.ER1END1->>IMUX_L11 INT_R_X5Y172/INT_R.NW6END0->>EL1BEG_N3 INT_R_X7Y168/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y168/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X7Y168/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X7Y168/INT_R.LOGIC_OUTS4->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

addr_read[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_NW4END2 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_NE2A2 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL5 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU5 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL5 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU5 BRAM_L_X6Y170/BRAM_IMUX28_3 BRAM_L_X6Y170/BRAM_IMUX36_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU5 BRAM_L_X6Y170/BRAM_NE2A2_3 BRAM_L_X6Y170/BRAM_NW4END2_2 CLBLM_L_X8Y168/CLBLM_EL1BEG1 CLBLM_L_X8Y168/CLBLM_IMUX2 CLBLM_L_X8Y168/CLBLM_M_A2 CLBLM_R_X5Y172/CLBLM_NW4END2 CLBLM_R_X5Y173/CLBLM_NE2A2 CLBLM_R_X7Y168/CLBLM_EL1BEG1 CLBLM_R_X7Y168/CLBLM_IMUX11 CLBLM_R_X7Y168/CLBLM_IMUX22 CLBLM_R_X7Y168/CLBLM_IMUX27 CLBLM_R_X7Y168/CLBLM_IMUX3 CLBLM_R_X7Y168/CLBLM_IMUX38 CLBLM_R_X7Y168/CLBLM_IMUX46 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y168/CLBLM_L_A2 CLBLM_R_X7Y168/CLBLM_L_D5 CLBLM_R_X7Y168/CLBLM_M_A4 CLBLM_R_X7Y168/CLBLM_M_AMUX CLBLM_R_X7Y168/CLBLM_M_B4 CLBLM_R_X7Y168/CLBLM_M_C3 CLBLM_R_X7Y168/CLBLM_M_D3 INT_L_X6Y168/NW6A2 INT_L_X6Y169/NW6B2 INT_L_X6Y170/NW6C2 INT_L_X6Y171/NW6D2 INT_L_X6Y172/NW6E2 INT_L_X6Y173/IMUX_L28 INT_L_X6Y173/IMUX_L36 INT_L_X6Y173/NE2END2 INT_L_X8Y168/EL1END1 INT_L_X8Y168/IMUX_L2 INT_R_X5Y172/NE2BEG2 INT_R_X5Y172/NW6END2 INT_R_X5Y173/NE2A2 INT_R_X7Y168/BYP_ALT2 INT_R_X7Y168/BYP_ALT3 INT_R_X7Y168/BYP_BOUNCE2 INT_R_X7Y168/BYP_BOUNCE3 INT_R_X7Y168/EL1BEG1 INT_R_X7Y168/FAN_ALT3 INT_R_X7Y168/FAN_BOUNCE3 INT_R_X7Y168/IMUX11 INT_R_X7Y168/IMUX22 INT_R_X7Y168/IMUX27 INT_R_X7Y168/IMUX3 INT_R_X7Y168/IMUX38 INT_R_X7Y168/IMUX46 INT_R_X7Y168/LOGIC_OUTS20 INT_R_X7Y168/NW6BEG2 INT_R_X7Y169/BYP_BOUNCE_N3_2 INT_R_X7Y169/BYP_BOUNCE_N3_3 VBRK_X18Y179/VBRK_NW4END2 VBRK_X18Y180/VBRK_NE2A2 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_FIFO36_ADDRBWRADDRL5 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_FIFO36_ADDRBWRADDRU5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX28_3->BRAM_IMUX_ADDRBWRADDRU5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX36_3->BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL5->BRAM_ADDRBWRADDRL5 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU5->BRAM_ADDRBWRADDRU5 CLBLM_L_X8Y168/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y173/INT_L.NE2END2->>IMUX_L28 INT_L_X6Y173/INT_L.NE2END2->>IMUX_L36 INT_L_X8Y168/INT_L.EL1END1->>IMUX_L2 INT_R_X5Y172/INT_R.NW6END2->>NE2BEG2 INT_R_X7Y168/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y168/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y168/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X7Y168/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X7Y168/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X7Y168/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X7Y168/INT_R.BYP_BOUNCE3->>FAN_ALT3 INT_R_X7Y168/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y168/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y168/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y168/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X7Y168/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X7Y168/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X7Y168/INT_R.LOGIC_OUTS20->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

video_cntrl/hcnt_reg__0[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y169/INT_INTERFACE_NW2A1 BRAM_L_X6Y165/BRAM_NW2A1_4 CLBLM_R_X5Y169/CLBLM_IMUX10 CLBLM_R_X5Y169/CLBLM_IMUX2 CLBLM_R_X5Y169/CLBLM_IMUX26 CLBLM_R_X5Y169/CLBLM_IMUX34 CLBLM_R_X5Y169/CLBLM_L_A4 CLBLM_R_X5Y169/CLBLM_L_B4 CLBLM_R_X5Y169/CLBLM_L_C6 CLBLM_R_X5Y169/CLBLM_M_A2 CLBLM_R_X5Y169/CLBLM_NW2A1 CLBLM_R_X7Y168/CLBLM_IMUX18 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y168/CLBLM_M_B2 CLBLM_R_X7Y168/CLBLM_M_BQ INT_L_X6Y168/NW2BEG1 INT_L_X6Y168/WL1END0 INT_L_X6Y169/NW2A1 INT_R_X5Y169/IMUX10 INT_R_X5Y169/IMUX2 INT_R_X5Y169/IMUX26 INT_R_X5Y169/IMUX34 INT_R_X5Y169/NW2END1 INT_R_X7Y168/IMUX18 INT_R_X7Y168/LOGIC_OUTS5 INT_R_X7Y168/WL1BEG0 VBRK_X18Y176/VBRK_NW2A1 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y168/INT_L.WL1END0->>NW2BEG1 INT_R_X5Y169/INT_R.NW2END1->>IMUX10 INT_R_X5Y169/INT_R.NW2END1->>IMUX2 INT_R_X5Y169/INT_R.NW2END1->>IMUX26 INT_R_X5Y169/INT_R.NW2END1->>IMUX34 INT_R_X7Y168/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y168/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_0_in__1[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hcnt[9]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y169/INT_INTERFACE_WR1END0 BRAM_L_X6Y165/BRAM_WR1END0_4 CLBLM_R_X5Y169/CLBLM_IMUX0 CLBLM_R_X5Y169/CLBLM_IMUX16 CLBLM_R_X5Y169/CLBLM_IMUX8 CLBLM_R_X5Y169/CLBLM_L_A3 CLBLM_R_X5Y169/CLBLM_L_B3 CLBLM_R_X5Y169/CLBLM_M_A5 CLBLM_R_X5Y169/CLBLM_WR1END0 CLBLM_R_X7Y168/CLBLM_IMUX10 CLBLM_R_X7Y168/CLBLM_IMUX2 CLBLM_R_X7Y168/CLBLM_IMUX23 CLBLM_R_X7Y168/CLBLM_IMUX26 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y168/CLBLM_L_A4 CLBLM_R_X7Y168/CLBLM_L_B4 CLBLM_R_X7Y168/CLBLM_L_C3 CLBLM_R_X7Y168/CLBLM_M_A2 CLBLM_R_X7Y168/CLBLM_M_D INT_L_X6Y168/WL1END2 INT_L_X6Y168/WR1BEG_S0 INT_L_X6Y169/WR1BEG0 INT_R_X5Y168/WR1END_S1_0 INT_R_X5Y169/IMUX0 INT_R_X5Y169/IMUX16 INT_R_X5Y169/IMUX8 INT_R_X5Y169/WR1END0 INT_R_X7Y168/IMUX10 INT_R_X7Y168/IMUX2 INT_R_X7Y168/IMUX23 INT_R_X7Y168/IMUX26 INT_R_X7Y168/LOGIC_OUTS15 INT_R_X7Y168/SR1BEG_S0 INT_R_X7Y168/WL1BEG2 VBRK_X18Y176/VBRK_WR1END0 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y168/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X6Y168/INT_L.WL1END2->>WR1BEG_S0 INT_R_X5Y169/INT_R.WR1END0->>IMUX0 INT_R_X5Y169/INT_R.WR1END0->>IMUX16 INT_R_X5Y169/INT_R.WR1END0->>IMUX8 INT_R_X7Y168/INT_R.LOGIC_OUTS15->>IMUX23 INT_R_X7Y168/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X7Y168/INT_R.LOGIC_OUTS15->>WL1BEG2 INT_R_X7Y168/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y168/INT_R.SR1BEG_S0->>IMUX2 INT_R_X7Y168/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

video_cntrl/hcnt_reg__0[1] - 
wires: CLBLM_R_X5Y169/CLBLM_IMUX11 CLBLM_R_X5Y169/CLBLM_IMUX25 CLBLM_R_X5Y169/CLBLM_IMUX33 CLBLM_R_X5Y169/CLBLM_IMUX9 CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y169/CLBLM_L_A5 CLBLM_R_X5Y169/CLBLM_L_B5 CLBLM_R_X5Y169/CLBLM_L_C1 CLBLM_R_X5Y169/CLBLM_M_A4 CLBLM_R_X5Y169/CLBLM_M_AQ INT_R_X5Y169/BYP_ALT1 INT_R_X5Y169/BYP_BOUNCE1 INT_R_X5Y169/IMUX11 INT_R_X5Y169/IMUX25 INT_R_X5Y169/IMUX33 INT_R_X5Y169/IMUX9 INT_R_X5Y169/LOGIC_OUTS4 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y169/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y169/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y169/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X5Y169/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X5Y169/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X5Y169/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X5Y169/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_0_in__1[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

video_cntrl/hcnt_reg__0[2] - 
wires: CLBLM_R_X5Y169/CLBLM_IMUX14 CLBLM_R_X5Y169/CLBLM_IMUX20 CLBLM_R_X5Y169/CLBLM_IMUX6 CLBLM_R_X5Y169/CLBLM_IMUX7 CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y169/CLBLM_L_A1 CLBLM_R_X5Y169/CLBLM_L_B1 CLBLM_R_X5Y169/CLBLM_L_C2 CLBLM_R_X5Y169/CLBLM_M_A1 CLBLM_R_X5Y169/CLBLM_M_AMUX INT_R_X5Y169/BYP_ALT2 INT_R_X5Y169/BYP_ALT3 INT_R_X5Y169/BYP_BOUNCE2 INT_R_X5Y169/BYP_BOUNCE3 INT_R_X5Y169/IMUX14 INT_R_X5Y169/IMUX20 INT_R_X5Y169/IMUX6 INT_R_X5Y169/IMUX7 INT_R_X5Y169/LOGIC_OUTS20 INT_R_X5Y170/BYP_BOUNCE_N3_2 INT_R_X5Y170/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y169/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y169/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y169/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y169/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X5Y169/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X5Y169/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X5Y169/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y169/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X5Y169/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_0_in__1[3] - 
wires: CLBLM_R_X5Y169/CLBLM_BYP0 CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y169/CLBLM_L_AX CLBLM_R_X5Y169/CLBLM_L_BMUX INT_R_X5Y168/FAN_BOUNCE_S3_2 INT_R_X5Y169/BYP0 INT_R_X5Y169/BYP_ALT0 INT_R_X5Y169/FAN_ALT2 INT_R_X5Y169/FAN_BOUNCE2 INT_R_X5Y169/LOGIC_OUTS17 INT_R_X5Y169/SR1BEG_S0 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X5Y169/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y169/INT_R.BYP_ALT0->>BYP0 INT_R_X5Y169/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y169/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X5Y169/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X5Y169/INT_R.SR1BEG_S0->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y169/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX27 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX35 BRAM_L_X6Y165/BRAM_EL1BEG1_4 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL2 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU2 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL2 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU2 BRAM_L_X6Y170/BRAM_IMUX27_1 BRAM_L_X6Y170/BRAM_IMUX35_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL2 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU2 CLBLM_R_X5Y169/CLBLM_EL1BEG1 CLBLM_R_X5Y169/CLBLM_IMUX19 CLBLM_R_X5Y169/CLBLM_IMUX21 CLBLM_R_X5Y169/CLBLM_IMUX3 CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y169/CLBLM_L_A2 CLBLM_R_X5Y169/CLBLM_L_AMUX CLBLM_R_X5Y169/CLBLM_L_B2 CLBLM_R_X5Y169/CLBLM_L_C4 INT_L_X6Y169/EL1END1 INT_L_X6Y169/NR1BEG1 INT_L_X6Y170/NR1BEG1 INT_L_X6Y170/NR1END1 INT_L_X6Y171/IMUX_L27 INT_L_X6Y171/IMUX_L35 INT_L_X6Y171/NR1END1 INT_R_X5Y169/EL1BEG1 INT_R_X5Y169/FAN_ALT5 INT_R_X5Y169/FAN_BOUNCE5 INT_R_X5Y169/IMUX19 INT_R_X5Y169/IMUX21 INT_R_X5Y169/IMUX3 INT_R_X5Y169/LOGIC_OUTS16 VBRK_X18Y176/VBRK_EL1BEG1 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_FIFO36_ADDRBWRADDRL2 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_FIFO36_ADDRBWRADDRU2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX27_1->BRAM_IMUX_ADDRBWRADDRU2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX35_1->BRAM_IMUX_ADDRBWRADDRL2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL2->BRAM_ADDRBWRADDRL2 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU2->BRAM_ADDRBWRADDRU2 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y169/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y169/INT_L.EL1END1->>NR1BEG1 INT_L_X6Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X6Y171/INT_L.NR1END1->>IMUX_L27 INT_L_X6Y171/INT_L.NR1END1->>IMUX_L35 INT_R_X5Y169/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y169/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X5Y169/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y169/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X5Y169/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X5Y169/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_0_in__1[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y168/INT_INTERFACE_SE2A0 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX26 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX34 BRAM_L_X6Y165/BRAM_SE2A0_3 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL3 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU3 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL3 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU3 BRAM_L_X6Y170/BRAM_IMUX26_3 BRAM_L_X6Y170/BRAM_IMUX34_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU3 CLBLM_L_X8Y168/CLBLM_IMUX1 CLBLM_L_X8Y168/CLBLM_M_A3 CLBLM_L_X8Y168/CLBLM_SE2A0 CLBLM_R_X5Y168/CLBLM_SE2A0 CLBLM_R_X5Y169/CLBLM_IMUX5 CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y169/CLBLM_L_A6 CLBLM_R_X5Y169/CLBLM_L_AQ CLBLM_R_X7Y168/CLBLM_IMUX31 CLBLM_R_X7Y168/CLBLM_IMUX39 CLBLM_R_X7Y168/CLBLM_IMUX5 CLBLM_R_X7Y168/CLBLM_IMUX8 CLBLM_R_X7Y168/CLBLM_L_A6 CLBLM_R_X7Y168/CLBLM_L_D3 CLBLM_R_X7Y168/CLBLM_M_A5 CLBLM_R_X7Y168/CLBLM_M_C5 CLBLM_R_X7Y168/CLBLM_SE2A0 INT_L_X6Y168/NE2BEG0 INT_L_X6Y168/NN6BEG0 INT_L_X6Y168/SE2END0 INT_L_X6Y169/NE2A0 INT_L_X6Y169/NN6A0 INT_L_X6Y170/NN6B0 INT_L_X6Y171/NN6C0 INT_L_X6Y172/NN6D0 INT_L_X6Y173/IMUX_L26 INT_L_X6Y173/IMUX_L34 INT_L_X6Y173/NN6E0 INT_L_X6Y173/NN6END_S1_0 INT_L_X6Y173/SR1BEG_S0 INT_L_X6Y174/NN6END0 INT_L_X8Y168/IMUX_L1 INT_L_X8Y168/SE2END0 INT_R_X5Y168/SE2A0 INT_R_X5Y169/IMUX5 INT_R_X5Y169/LOGIC_OUTS0 INT_R_X5Y169/NL1BEG_N3 INT_R_X5Y169/SE2BEG0 INT_R_X7Y168/FAN_BOUNCE_S3_4 INT_R_X7Y168/IMUX31 INT_R_X7Y168/IMUX39 INT_R_X7Y168/IMUX5 INT_R_X7Y168/IMUX8 INT_R_X7Y168/NE2END_S3_0 INT_R_X7Y168/SE2A0 INT_R_X7Y168/SL1END0 INT_R_X7Y169/FAN_ALT4 INT_R_X7Y169/FAN_BOUNCE4 INT_R_X7Y169/NE2END0 INT_R_X7Y169/SE2BEG0 INT_R_X7Y169/SL1BEG0 VBRK_X18Y175/VBRK_SE2A0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_FIFO36_ADDRBWRADDRL3 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_FIFO36_ADDRBWRADDRU3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX26_3->BRAM_IMUX_ADDRBWRADDRU3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX34_3->BRAM_IMUX_ADDRBWRADDRL3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL3->BRAM_ADDRBWRADDRL3 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU3->BRAM_ADDRBWRADDRU3 CLBLM_L_X8Y168/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y169/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X6Y168/INT_L.SE2END0->>NE2BEG0 INT_L_X6Y168/INT_L.SE2END0->>NN6BEG0 INT_L_X6Y173/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X6Y173/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X6Y173/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X8Y168/INT_L.SE2END0->>IMUX_L1 INT_R_X5Y169/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y169/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X5Y169/INT_R.NL1BEG_N3->>IMUX5 INT_R_X7Y168/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X7Y168/INT_R.NE2END_S3_0->>IMUX31 INT_R_X7Y168/INT_R.NE2END_S3_0->>IMUX39 INT_R_X7Y168/INT_R.SL1END0->>IMUX8 INT_R_X7Y169/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y169/INT_R.NE2END0->>FAN_ALT4 INT_R_X7Y169/INT_R.NE2END0->>SE2BEG0 INT_R_X7Y169/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_0_in__1[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hcnt[9]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y169/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y165/BRAM_EL1BEG0_4 CLBLM_R_X5Y169/CLBLM_EL1BEG0 CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y169/CLBLM_L_B CLBLM_R_X7Y168/CLBLM_IMUX14 CLBLM_R_X7Y168/CLBLM_IMUX30 CLBLM_R_X7Y168/CLBLM_IMUX6 CLBLM_R_X7Y168/CLBLM_IMUX7 CLBLM_R_X7Y168/CLBLM_L_A1 CLBLM_R_X7Y168/CLBLM_L_B1 CLBLM_R_X7Y168/CLBLM_L_C5 CLBLM_R_X7Y168/CLBLM_M_A1 INT_L_X6Y168/EL1BEG3 INT_L_X6Y168/EL1END_S3_0 INT_L_X6Y169/EL1BEG_N3 INT_L_X6Y169/EL1END0 INT_R_X5Y169/EL1BEG0 INT_R_X5Y169/LOGIC_OUTS9 INT_R_X7Y168/EL1END3 INT_R_X7Y168/IMUX14 INT_R_X7Y168/IMUX30 INT_R_X7Y168/IMUX6 INT_R_X7Y168/IMUX7 VBRK_X18Y176/VBRK_EL1BEG0 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y169/INT_L.EL1END0->>EL1BEG_N3 INT_R_X5Y169/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X7Y168/INT_R.EL1END3->>IMUX14 INT_R_X7Y168/INT_R.EL1END3->>IMUX30 INT_R_X7Y168/INT_R.EL1END3->>IMUX6 INT_R_X7Y168/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_0_in__1[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hcnt[9]_i_3_n_0 - 
wires: CLBLM_L_X8Y168/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y168/CLBLM_M_A CLBLM_L_X8Y168/CLBLM_WR1END1 CLBLM_R_X7Y168/CLBLM_IMUX25 CLBLM_R_X7Y168/CLBLM_IMUX33 CLBLM_R_X7Y168/CLBLM_L_B5 CLBLM_R_X7Y168/CLBLM_L_C1 CLBLM_R_X7Y168/CLBLM_WR1END1 INT_L_X8Y168/LOGIC_OUTS_L12 INT_L_X8Y168/WR1BEG1 INT_R_X7Y168/IMUX25 INT_R_X7Y168/IMUX33 INT_R_X7Y168/WR1END1 
pips: CLBLM_L_X8Y168/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y168/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y168/INT_R.WR1END1->>IMUX25 INT_R_X7Y168/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_0_in__1[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsync_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mem[0][7]_i_1_n_0 - 
wires: CLBLL_L_X12Y173/CLBLL_CTRL0 CLBLL_L_X12Y173/CLBLL_ER1BEG2 CLBLL_L_X12Y173/CLBLL_L_SR CLBLM_L_X10Y173/CLBLM_CTRL0 CLBLM_L_X10Y173/CLBLM_ER1BEG2 CLBLM_L_X10Y173/CLBLM_L_SR CLBLM_L_X10Y173/CLBLM_SE2A1 CLBLM_L_X10Y174/CLBLM_CTRL0 CLBLM_L_X10Y174/CLBLM_L_SR CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y173/CLBLM_M_B CLBLM_L_X8Y174/CLBLM_CTRL1 CLBLM_L_X8Y174/CLBLM_M_SR CLBLM_R_X11Y173/CLBLM_ER1BEG2 DSP_R_X9Y170/DSP_ER1BEG2_3 DSP_R_X9Y170/DSP_SE2A1_3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_SE2A1 INT_L_X10Y173/CTRL_L0 INT_L_X10Y173/EL1BEG1 INT_L_X10Y173/ER1END2 INT_L_X10Y173/NR1BEG1 INT_L_X10Y173/SE2END1 INT_L_X10Y174/CTRL_L0 INT_L_X10Y174/GFAN0 INT_L_X10Y174/NR1END1 INT_L_X12Y173/CTRL_L0 INT_L_X12Y173/ER1END2 INT_L_X8Y173/LOGIC_OUTS_L13 INT_L_X8Y173/NE2BEG1 INT_L_X8Y174/CTRL_L1 INT_L_X8Y174/NE2A1 INT_L_X8Y174/WR1END2 INT_R_X11Y173/EL1END1 INT_R_X11Y173/ER1BEG2 INT_R_X9Y173/ER1BEG2 INT_R_X9Y173/SE2A1 INT_R_X9Y173/SL1END1 INT_R_X9Y174/NE2END1 INT_R_X9Y174/SE2BEG1 INT_R_X9Y174/SL1BEG1 INT_R_X9Y174/WR1BEG2 VBRK_X29Y180/VBRK_ER1BEG2 VBRK_X29Y180/VBRK_SE2A1 VBRK_X34Y180/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLM_L_X10Y173/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X10Y174/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X8Y173/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y174/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR INT_L_X10Y173/INT_L.ER1END2->>CTRL_L0 INT_L_X10Y173/INT_L.ER1END2->>EL1BEG1 INT_L_X10Y173/INT_L.SE2END1->>NR1BEG1 INT_L_X10Y174/INT_L.GFAN0->>CTRL_L0 INT_L_X10Y174/INT_L.NR1END1->>GFAN0 INT_L_X12Y173/INT_L.ER1END2->>CTRL_L0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X8Y174/INT_L.WR1END2->>CTRL_L1 INT_R_X11Y173/INT_R.EL1END1->>ER1BEG2 INT_R_X9Y173/INT_R.SL1END1->>ER1BEG2 INT_R_X9Y174/INT_R.NE2END1->>SE2BEG1 INT_R_X9Y174/INT_R.NE2END1->>SL1BEG1 INT_R_X9Y174/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

processor/we - 
wires: CLBLM_L_X8Y167/CLBLM_IMUX15 CLBLM_L_X8Y167/CLBLM_IMUX29 CLBLM_L_X8Y167/CLBLM_M_B1 CLBLM_L_X8Y167/CLBLM_M_C2 CLBLM_L_X8Y169/CLBLM_ER1BEG3 CLBLM_L_X8Y169/CLBLM_NE4BEG2 CLBLM_L_X8Y173/CLBLM_IMUX15 CLBLM_L_X8Y173/CLBLM_IMUX29 CLBLM_L_X8Y173/CLBLM_IMUX45 CLBLM_L_X8Y173/CLBLM_M_B1 CLBLM_L_X8Y173/CLBLM_M_C2 CLBLM_L_X8Y173/CLBLM_M_D2 CLBLM_L_X8Y173/CLBLM_WL1END1 CLBLM_L_X8Y174/CLBLM_WR1END0 CLBLM_R_X7Y169/CLBLM_ER1BEG3 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y169/CLBLM_L_C CLBLM_R_X7Y169/CLBLM_NE4BEG2 CLBLM_R_X7Y173/CLBLM_IMUX19 CLBLM_R_X7Y173/CLBLM_IMUX34 CLBLM_R_X7Y173/CLBLM_L_B2 CLBLM_R_X7Y173/CLBLM_L_C6 CLBLM_R_X7Y173/CLBLM_WL1END1 CLBLM_R_X7Y174/CLBLM_IMUX16 CLBLM_R_X7Y174/CLBLM_IMUX34 CLBLM_R_X7Y174/CLBLM_IMUX9 CLBLM_R_X7Y174/CLBLM_L_A5 CLBLM_R_X7Y174/CLBLM_L_B3 CLBLM_R_X7Y174/CLBLM_L_C6 CLBLM_R_X7Y174/CLBLM_WR1END0 INT_L_X8Y167/FAN_ALT3 INT_L_X8Y167/FAN_BOUNCE3 INT_L_X8Y167/IMUX_L15 INT_L_X8Y167/IMUX_L29 INT_L_X8Y167/SS2END3 INT_L_X8Y168/SS2A3 INT_L_X8Y168/SS2END_N0_3 INT_L_X8Y169/ER1END3 INT_L_X8Y169/NE6A2 INT_L_X8Y169/SS2BEG3 INT_L_X8Y170/ER1END_N3_3 INT_L_X8Y170/NE6B2 INT_L_X8Y171/NE6C2 INT_L_X8Y172/NE6D2 INT_L_X8Y173/IMUX_L15 INT_L_X8Y173/IMUX_L29 INT_L_X8Y173/IMUX_L45 INT_L_X8Y173/NE6E2 INT_L_X8Y173/WL1BEG1 INT_L_X8Y173/WR1BEG_S0 INT_L_X8Y173/WR1END3 INT_L_X8Y174/WR1BEG0 INT_R_X7Y169/ER1BEG3 INT_R_X7Y169/LOGIC_OUTS10 INT_R_X7Y169/NE6BEG2 INT_R_X7Y173/IMUX19 INT_R_X7Y173/IMUX34 INT_R_X7Y173/NL1BEG1 INT_R_X7Y173/WL1END1 INT_R_X7Y173/WR1END_S1_0 INT_R_X7Y174/IMUX16 INT_R_X7Y174/IMUX34 INT_R_X7Y174/IMUX9 INT_R_X7Y174/NL1END1 INT_R_X7Y174/WR1END0 INT_R_X9Y173/NE6END2 INT_R_X9Y173/WR1BEG3 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y167/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y167/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y167/INT_L.SS2END3->>FAN_ALT3 INT_L_X8Y167/INT_L.SS2END3->>IMUX_L15 INT_L_X8Y169/INT_L.ER1END3->>SS2BEG3 INT_L_X8Y173/INT_L.WR1END3->>IMUX_L15 INT_L_X8Y173/INT_L.WR1END3->>IMUX_L29 INT_L_X8Y173/INT_L.WR1END3->>IMUX_L45 INT_L_X8Y173/INT_L.WR1END3->>WL1BEG1 INT_L_X8Y173/INT_L.WR1END3->>WR1BEG_S0 INT_R_X7Y169/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X7Y169/INT_R.LOGIC_OUTS10->>NE6BEG2 INT_R_X7Y173/INT_R.WL1END1->>IMUX19 INT_R_X7Y173/INT_R.WL1END1->>IMUX34 INT_R_X7Y173/INT_R.WL1END1->>NL1BEG1 INT_R_X7Y174/INT_R.NL1END1->>IMUX34 INT_R_X7Y174/INT_R.WR1END0->>IMUX16 INT_R_X7Y174/INT_R.WR1END0->>IMUX9 INT_R_X9Y173/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

processor/wa[2] - 
wires: CLBLM_L_X10Y167/CLBLM_EE2A1 CLBLM_L_X10Y173/CLBLM_WW2A0 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y167/CLBLM_M_B CLBLM_L_X8Y167/CLBLM_WW2A1 CLBLM_L_X8Y173/CLBLM_IMUX17 CLBLM_L_X8Y173/CLBLM_IMUX22 CLBLM_L_X8Y173/CLBLM_IMUX38 CLBLM_L_X8Y173/CLBLM_M_B3 CLBLM_L_X8Y173/CLBLM_M_C3 CLBLM_L_X8Y173/CLBLM_M_D3 CLBLM_L_X8Y173/CLBLM_WR1END2 CLBLM_R_X7Y167/CLBLM_WW2A1 CLBLM_R_X7Y173/CLBLM_IMUX20 CLBLM_R_X7Y173/CLBLM_IMUX26 CLBLM_R_X7Y173/CLBLM_L_B4 CLBLM_R_X7Y173/CLBLM_L_C2 CLBLM_R_X7Y173/CLBLM_WR1END2 CLBLM_R_X7Y174/CLBLM_IMUX13 CLBLM_R_X7Y174/CLBLM_IMUX21 CLBLM_R_X7Y174/CLBLM_IMUX5 CLBLM_R_X7Y174/CLBLM_L_A6 CLBLM_R_X7Y174/CLBLM_L_B6 CLBLM_R_X7Y174/CLBLM_L_C4 DSP_R_X9Y165/DSP_EE2A1_2 DSP_R_X9Y170/DSP_WW2A0_3 INT_INTERFACE_R_X9Y167/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X9Y173/INT_INTERFACE_WW2A0 INT_L_X10Y167/EE2END1 INT_L_X10Y167/NN6BEG1 INT_L_X10Y168/NN6A1 INT_L_X10Y169/NN6B1 INT_L_X10Y170/NN6C1 INT_L_X10Y171/NN6D1 INT_L_X10Y172/NN6E1 INT_L_X10Y173/NN6END1 INT_L_X10Y173/WW2BEG0 INT_L_X6Y167/NN6BEG2 INT_L_X6Y167/WW2END1 INT_L_X6Y168/NN6A2 INT_L_X6Y169/NN6B2 INT_L_X6Y170/NN6C2 INT_L_X6Y171/NN6D2 INT_L_X6Y172/NN6E2 INT_L_X6Y173/NE2BEG2 INT_L_X6Y173/NN6END2 INT_L_X6Y174/NE2A2 INT_L_X8Y167/EE2BEG1 INT_L_X8Y167/LOGIC_OUTS_L13 INT_L_X8Y167/WW2BEG1 INT_L_X8Y173/BYP_ALT4 INT_L_X8Y173/BYP_BOUNCE4 INT_L_X8Y173/IMUX_L17 INT_L_X8Y173/IMUX_L22 INT_L_X8Y173/IMUX_L38 INT_L_X8Y173/WR1BEG2 INT_L_X8Y173/WW2END0 INT_R_X7Y167/WW2A1 INT_R_X7Y173/FAN_ALT7 INT_R_X7Y173/FAN_BOUNCE7 INT_R_X7Y173/IMUX20 INT_R_X7Y173/IMUX26 INT_R_X7Y173/WR1END2 INT_R_X7Y174/IMUX13 INT_R_X7Y174/IMUX21 INT_R_X7Y174/IMUX5 INT_R_X7Y174/NE2END2 INT_R_X9Y167/EE2A1 INT_R_X9Y173/WW2A0 VBRK_X29Y174/VBRK_EE2A1 VBRK_X29Y180/VBRK_WW2A0 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y167/INT_L.EE2END1->>NN6BEG1 INT_L_X10Y173/INT_L.NN6END1->>WW2BEG0 INT_L_X6Y167/INT_L.WW2END1->>NN6BEG2 INT_L_X6Y173/INT_L.NN6END2->>NE2BEG2 INT_L_X8Y167/INT_L.LOGIC_OUTS_L13->>EE2BEG1 INT_L_X8Y167/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_L_X8Y173/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y173/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X8Y173/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X8Y173/INT_L.WW2END0->>BYP_ALT4 INT_L_X8Y173/INT_L.WW2END0->>IMUX_L17 INT_L_X8Y173/INT_L.WW2END0->>WR1BEG2 INT_R_X7Y173/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y173/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X7Y173/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y173/INT_R.WR1END2->>IMUX20 INT_R_X7Y174/INT_R.NE2END2->>IMUX13 INT_R_X7Y174/INT_R.NE2END2->>IMUX21 INT_R_X7Y174/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

processor/wa[1] - 
wires: CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y167/CLBLM_M_C CLBLM_L_X8Y172/CLBLM_NW4END2 CLBLM_L_X8Y173/CLBLM_IMUX27 CLBLM_L_X8Y173/CLBLM_IMUX28 CLBLM_L_X8Y173/CLBLM_IMUX44 CLBLM_L_X8Y173/CLBLM_M_B4 CLBLM_L_X8Y173/CLBLM_M_C4 CLBLM_L_X8Y173/CLBLM_M_D4 CLBLM_L_X8Y173/CLBLM_NE2A2 CLBLM_L_X8Y173/CLBLM_WR1END3 CLBLM_R_X7Y172/CLBLM_NW4END2 CLBLM_R_X7Y173/CLBLM_IMUX14 CLBLM_R_X7Y173/CLBLM_IMUX23 CLBLM_R_X7Y173/CLBLM_L_B1 CLBLM_R_X7Y173/CLBLM_L_C3 CLBLM_R_X7Y173/CLBLM_NE2A2 CLBLM_R_X7Y173/CLBLM_WR1END3 CLBLM_R_X7Y174/CLBLM_IMUX19 CLBLM_R_X7Y174/CLBLM_IMUX20 CLBLM_R_X7Y174/CLBLM_IMUX3 CLBLM_R_X7Y174/CLBLM_L_A2 CLBLM_R_X7Y174/CLBLM_L_B2 CLBLM_R_X7Y174/CLBLM_L_C2 INT_L_X8Y167/LOGIC_OUTS_L14 INT_L_X8Y167/NE2BEG2 INT_L_X8Y168/NE2A2 INT_L_X8Y168/NW6A2 INT_L_X8Y169/NW6B2 INT_L_X8Y170/NW6C2 INT_L_X8Y171/NW6D2 INT_L_X8Y172/NW6E2 INT_L_X8Y173/IMUX_L27 INT_L_X8Y173/IMUX_L28 INT_L_X8Y173/IMUX_L44 INT_L_X8Y173/NE2END2 INT_L_X8Y173/WR1BEG3 INT_R_X7Y172/NE2BEG2 INT_R_X7Y172/NW6END2 INT_R_X7Y173/IMUX14 INT_R_X7Y173/IMUX23 INT_R_X7Y173/NE2A2 INT_R_X7Y173/NL1BEG2 INT_R_X7Y173/WR1END3 INT_R_X7Y174/IMUX19 INT_R_X7Y174/IMUX20 INT_R_X7Y174/IMUX3 INT_R_X7Y174/NL1END2 INT_R_X9Y168/NE2END2 INT_R_X9Y168/NW6BEG2 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y173/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y174/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X8Y167/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y173/INT_L.NE2END2->>IMUX_L27 INT_L_X8Y173/INT_L.NE2END2->>IMUX_L28 INT_L_X8Y173/INT_L.NE2END2->>IMUX_L44 INT_L_X8Y173/INT_L.NE2END2->>WR1BEG3 INT_R_X7Y172/INT_R.NW6END2->>NE2BEG2 INT_R_X7Y173/INT_R.WR1END3->>IMUX14 INT_R_X7Y173/INT_R.WR1END3->>IMUX23 INT_R_X7Y173/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y174/INT_R.NL1END2->>IMUX19 INT_R_X7Y174/INT_R.NL1END2->>IMUX20 INT_R_X7Y174/INT_R.NL1END2->>IMUX3 INT_R_X9Y168/INT_R.NE2END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[1][7]_i_1_n_0 - 
wires: CLBLL_L_X12Y172/CLBLL_FAN7 CLBLL_L_X12Y172/CLBLL_LL_CE CLBLL_L_X12Y172/CLBLL_WL1END1 CLBLL_L_X12Y173/CLBLL_EE2A2 CLBLM_L_X10Y173/CLBLM_EL1BEG2 CLBLM_L_X10Y173/CLBLM_FAN7 CLBLM_L_X10Y173/CLBLM_M_CE CLBLM_L_X10Y175/CLBLM_EE2BEG2 CLBLM_L_X8Y173/CLBLM_FAN7 CLBLM_L_X8Y173/CLBLM_M_CE CLBLM_L_X8Y174/CLBLM_EL1BEG2 CLBLM_R_X11Y172/CLBLM_FAN7 CLBLM_R_X11Y172/CLBLM_M_CE CLBLM_R_X11Y172/CLBLM_WL1END1 CLBLM_R_X11Y173/CLBLM_EE2A2 CLBLM_R_X11Y175/CLBLM_FAN7 CLBLM_R_X11Y175/CLBLM_M_CE CLBLM_R_X7Y174/CLBLM_EL1BEG2 CLBLM_R_X7Y174/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y174/CLBLM_L_A CLBLM_R_X7Y175/CLBLM_FAN6 CLBLM_R_X7Y175/CLBLM_L_CE DSP_R_X9Y170/DSP_EL1BEG2_3 DSP_R_X9Y175/DSP_EE2BEG2_0 HCLK_L_X25Y182/HCLK_NE2BEG2 HCLK_R_X22Y182/HCLK_NL1BEG2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X9Y175/INT_INTERFACE_EE2BEG2 INT_L_X10Y173/EE2BEG2 INT_L_X10Y173/EL1END2 INT_L_X10Y173/FAN_ALT7 INT_L_X10Y173/FAN_L7 INT_L_X10Y175/EE2A2 INT_L_X12Y172/FAN_ALT7 INT_L_X12Y172/FAN_L7 INT_L_X12Y172/SL1END2 INT_L_X12Y172/WL1BEG1 INT_L_X12Y173/EE2END2 INT_L_X12Y173/SL1BEG2 INT_L_X8Y173/ER1BEG3 INT_L_X8Y173/FAN_ALT7 INT_L_X8Y173/FAN_L7 INT_L_X8Y173/SL1END2 INT_L_X8Y174/EL1END2 INT_L_X8Y174/NE2BEG2 INT_L_X8Y174/SL1BEG2 INT_L_X8Y175/NE2A2 INT_R_X11Y172/FAN7 INT_R_X11Y172/FAN_ALT7 INT_R_X11Y172/WL1END1 INT_R_X11Y173/EE2A2 INT_R_X11Y175/EE2END2 INT_R_X11Y175/FAN7 INT_R_X11Y175/FAN_ALT7 INT_R_X7Y174/EL1BEG2 INT_R_X7Y174/LOGIC_OUTS8 INT_R_X7Y174/NL1BEG2 INT_R_X7Y174/NL1BEG_N3 INT_R_X7Y175/FAN6 INT_R_X7Y175/FAN_ALT6 INT_R_X7Y175/NL1END2 INT_R_X9Y173/EL1BEG2 INT_R_X9Y173/ER1END3 INT_R_X9Y174/ER1END_N3_3 INT_R_X9Y175/EE2BEG2 INT_R_X9Y175/NE2END2 VBRK_X29Y180/VBRK_EL1BEG2 VBRK_X29Y183/VBRK_EE2BEG2 VBRK_X34Y179/VBRK_WL1END1 VBRK_X34Y180/VBRK_EE2A2 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y173/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y173/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y172/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y175/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y174/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y175/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y173/INT_L.EL1END2->>EE2BEG2 INT_L_X10Y173/INT_L.EL1END2->>FAN_ALT7 INT_L_X10Y173/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y172/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y172/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y172/INT_L.SL1END2->>WL1BEG1 INT_L_X12Y173/INT_L.EE2END2->>SL1BEG2 INT_L_X8Y173/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y173/INT_L.SL1END2->>ER1BEG3 INT_L_X8Y173/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y174/INT_L.EL1END2->>NE2BEG2 INT_L_X8Y174/INT_L.EL1END2->>SL1BEG2 INT_R_X11Y172/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y172/INT_R.WL1END1->>FAN_ALT7 INT_R_X11Y175/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y175/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y174/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X7Y174/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y174/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y175/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y175/INT_R.NL1END2->>FAN_ALT6 INT_R_X9Y173/INT_R.ER1END3->>EL1BEG2 INT_R_X9Y175/INT_R.NE2END2->>EE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[2][7]_i_1_n_0 - 
wires: CLBLL_L_X12Y174/CLBLL_EE2A1 CLBLL_L_X12Y174/CLBLL_FAN6 CLBLL_L_X12Y174/CLBLL_L_CE CLBLM_L_X10Y174/CLBLM_ER1BEG1 CLBLM_L_X10Y174/CLBLM_FAN7 CLBLM_L_X10Y174/CLBLM_M_CE CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y173/CLBLM_M_C CLBLM_L_X8Y174/CLBLM_EL1BEG1 CLBLM_L_X8Y174/CLBLM_FAN6 CLBLM_L_X8Y174/CLBLM_L_CE CLBLM_L_X8Y174/CLBLM_NW2A2 CLBLM_R_X11Y173/CLBLM_FAN6 CLBLM_R_X11Y173/CLBLM_L_CE CLBLM_R_X11Y174/CLBLM_EE2A1 CLBLM_R_X7Y174/CLBLM_EL1BEG1 CLBLM_R_X7Y174/CLBLM_NW2A2 DSP_R_X9Y170/DSP_ER1BEG1_4 INT_INTERFACE_R_X9Y174/INT_INTERFACE_ER1BEG1 INT_L_X10Y173/SE2A1 INT_L_X10Y174/EE2BEG1 INT_L_X10Y174/ER1END1 INT_L_X10Y174/FAN_ALT7 INT_L_X10Y174/FAN_L7 INT_L_X10Y174/SE2BEG1 INT_L_X12Y174/EE2END1 INT_L_X12Y174/FAN_ALT6 INT_L_X12Y174/FAN_L6 INT_L_X8Y173/LOGIC_OUTS_L14 INT_L_X8Y173/NW2BEG2 INT_L_X8Y174/EL1BEG0 INT_L_X8Y174/EL1END1 INT_L_X8Y174/FAN_ALT6 INT_L_X8Y174/FAN_L6 INT_L_X8Y174/NW2A2 INT_R_X11Y173/FAN6 INT_R_X11Y173/FAN_ALT6 INT_R_X11Y173/SE2END1 INT_R_X11Y174/EE2A1 INT_R_X7Y174/EL1BEG1 INT_R_X7Y174/NW2END2 INT_R_X9Y173/EL1END_S3_0 INT_R_X9Y174/EL1END0 INT_R_X9Y174/ER1BEG1 VBRK_X29Y181/VBRK_ER1BEG1 VBRK_X34Y181/VBRK_EE2A1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y174/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y173/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y174/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y173/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y174/INT_L.ER1END1->>EE2BEG1 INT_L_X10Y174/INT_L.ER1END1->>FAN_ALT7 INT_L_X10Y174/INT_L.ER1END1->>SE2BEG1 INT_L_X10Y174/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y174/INT_L.EE2END1->>FAN_ALT6 INT_L_X12Y174/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y173/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X8Y174/INT_L.EL1END1->>EL1BEG0 INT_L_X8Y174/INT_L.EL1END1->>FAN_ALT6 INT_L_X8Y174/INT_L.FAN_ALT6->>FAN_L6 INT_R_X11Y173/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y173/INT_R.SE2END1->>FAN_ALT6 INT_R_X7Y174/INT_R.NW2END2->>EL1BEG1 INT_R_X9Y174/INT_R.EL1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[3][7]_i_1_n_0 - 
wires: CLBLM_L_X10Y175/CLBLM_EL1BEG2 CLBLM_L_X8Y175/CLBLM_EE2BEG3 CLBLM_R_X11Y173/CLBLM_FAN7 CLBLM_R_X11Y173/CLBLM_M_CE CLBLM_R_X11Y174/CLBLM_FAN7 CLBLM_R_X11Y174/CLBLM_M_CE CLBLM_R_X7Y173/CLBLM_FAN6 CLBLM_R_X7Y173/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y173/CLBLM_L_B CLBLM_R_X7Y173/CLBLM_L_BMUX CLBLM_R_X7Y173/CLBLM_L_CE CLBLM_R_X7Y175/CLBLM_EE2BEG3 CLBLM_R_X7Y175/CLBLM_FAN7 CLBLM_R_X7Y175/CLBLM_M_CE DSP_R_X9Y175/DSP_EL1BEG2_0 HCLK_L_X31Y182/HCLK_SE2A2 HCLK_R_X22Y182/HCLK_NN2A3 INT_INTERFACE_R_X9Y175/INT_INTERFACE_EL1BEG2 INT_L_X10Y174/SE2A2 INT_L_X10Y175/EL1END2 INT_L_X10Y175/SE2BEG2 INT_L_X8Y175/EE2A3 INT_R_X11Y173/FAN7 INT_R_X11Y173/FAN_ALT7 INT_R_X11Y173/SL1END2 INT_R_X11Y174/FAN7 INT_R_X11Y174/FAN_ALT7 INT_R_X11Y174/SE2END2 INT_R_X11Y174/SL1BEG2 INT_R_X7Y173/FAN6 INT_R_X7Y173/FAN_ALT1 INT_R_X7Y173/FAN_ALT6 INT_R_X7Y173/FAN_BOUNCE1 INT_R_X7Y173/LOGIC_OUTS17 INT_R_X7Y173/NN2BEG3 INT_R_X7Y174/NN2A3 INT_R_X7Y175/EE2BEG3 INT_R_X7Y175/FAN7 INT_R_X7Y175/FAN_ALT3 INT_R_X7Y175/FAN_ALT7 INT_R_X7Y175/FAN_BOUNCE3 INT_R_X7Y175/NN2END3 INT_R_X9Y175/EE2END3 INT_R_X9Y175/EL1BEG2 VBRK_X29Y183/VBRK_EL1BEG2 
pips: CLBLM_R_X11Y173/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y174/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y173/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y173/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X7Y173/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y175/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X10Y175/INT_L.EL1END2->>SE2BEG2 INT_R_X11Y173/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y173/INT_R.SL1END2->>FAN_ALT7 INT_R_X11Y174/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y174/INT_R.SE2END2->>FAN_ALT7 INT_R_X11Y174/INT_R.SE2END2->>SL1BEG2 INT_R_X7Y173/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y173/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y173/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X7Y173/INT_R.LOGIC_OUTS17->>FAN_ALT1 INT_R_X7Y173/INT_R.LOGIC_OUTS17->>NN2BEG3 INT_R_X7Y175/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y175/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y175/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X7Y175/INT_R.NN2END3->>EE2BEG3 INT_R_X7Y175/INT_R.NN2END3->>FAN_ALT3 INT_R_X9Y175/INT_R.EE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[4][7]_i_1_n_0 - 
wires: CLBLL_L_X12Y172/CLBLL_FAN6 CLBLL_L_X12Y172/CLBLL_L_CE CLBLL_L_X12Y172/CLBLL_SE2A1 CLBLL_L_X12Y175/CLBLL_FAN6 CLBLL_L_X12Y175/CLBLL_L_CE CLBLL_L_X12Y175/CLBLL_NE2A1 CLBLM_L_X10Y174/CLBLM_EE2BEG1 CLBLM_L_X8Y174/CLBLM_EE2BEG1 CLBLM_L_X8Y175/CLBLM_FAN6 CLBLM_L_X8Y175/CLBLM_L_CE CLBLM_L_X8Y175/CLBLM_NE2A1 CLBLM_R_X11Y172/CLBLM_SE2A1 CLBLM_R_X11Y174/CLBLM_FAN6 CLBLM_R_X11Y174/CLBLM_L_CE CLBLM_R_X11Y175/CLBLM_NE2A1 CLBLM_R_X7Y174/CLBLM_EE2BEG1 CLBLM_R_X7Y174/CLBLM_FAN7 CLBLM_R_X7Y174/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y174/CLBLM_L_B CLBLM_R_X7Y174/CLBLM_M_CE CLBLM_R_X7Y175/CLBLM_NE2A1 DSP_R_X9Y170/DSP_EE2BEG1_4 HCLK_R_X22Y182/HCLK_NE2BEG1 HCLK_R_X32Y182/HCLK_NE2BEG1 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2BEG1 INT_L_X10Y174/EE2A1 INT_L_X12Y172/FAN_ALT6 INT_L_X12Y172/FAN_L6 INT_L_X12Y172/SE2END1 INT_L_X12Y175/FAN_ALT6 INT_L_X12Y175/FAN_L6 INT_L_X12Y175/NE2END1 INT_L_X8Y174/EE2A1 INT_L_X8Y175/FAN_ALT6 INT_L_X8Y175/FAN_L6 INT_L_X8Y175/NE2END1 INT_R_X11Y172/SE2A1 INT_R_X11Y173/SE2BEG1 INT_R_X11Y173/SL1END1 INT_R_X11Y174/EE2END1 INT_R_X11Y174/FAN6 INT_R_X11Y174/FAN_ALT6 INT_R_X11Y174/NE2BEG1 INT_R_X11Y174/SL1BEG1 INT_R_X11Y175/NE2A1 INT_R_X7Y174/BYP_ALT4 INT_R_X7Y174/BYP_BOUNCE4 INT_R_X7Y174/EE2BEG1 INT_R_X7Y174/FAN7 INT_R_X7Y174/FAN_ALT7 INT_R_X7Y174/LOGIC_OUTS9 INT_R_X7Y174/NE2BEG1 INT_R_X7Y175/NE2A1 INT_R_X9Y174/EE2BEG1 INT_R_X9Y174/EE2END1 VBRK_X29Y181/VBRK_EE2BEG1 VBRK_X34Y179/VBRK_SE2A1 VBRK_X34Y183/VBRK_NE2A1 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y175/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X8Y175/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y174/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y174/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y174/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X12Y172/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y172/INT_L.SE2END1->>FAN_ALT6 INT_L_X12Y175/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y175/INT_L.NE2END1->>FAN_ALT6 INT_L_X8Y175/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y175/INT_L.NE2END1->>FAN_ALT6 INT_R_X11Y173/INT_R.SL1END1->>SE2BEG1 INT_R_X11Y174/INT_R.EE2END1->>FAN_ALT6 INT_R_X11Y174/INT_R.EE2END1->>NE2BEG1 INT_R_X11Y174/INT_R.EE2END1->>SL1BEG1 INT_R_X11Y174/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y174/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y174/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X7Y174/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y174/INT_R.LOGIC_OUTS9->>BYP_ALT4 INT_R_X7Y174/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X7Y174/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X9Y174/INT_R.EE2END1->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[5][7]_i_1_n_0 - 
wires: CLBLL_L_X12Y175/CLBLL_FAN7 CLBLL_L_X12Y175/CLBLL_LL_CE CLBLL_L_X12Y175/CLBLL_SE2A2 CLBLL_L_X12Y175/CLBLL_SW4A2 CLBLM_L_X10Y171/CLBLM_SE4C2 CLBLM_L_X10Y172/CLBLM_FAN6 CLBLM_L_X10Y172/CLBLM_L_CE CLBLM_L_X10Y175/CLBLM_FAN6 CLBLM_L_X10Y175/CLBLM_L_CE CLBLM_L_X10Y176/CLBLM_EL1BEG1 CLBLM_L_X8Y175/CLBLM_FAN7 CLBLM_L_X8Y175/CLBLM_M_CE CLBLM_L_X8Y175/CLBLM_NE2A2 CLBLM_R_X11Y171/CLBLM_FAN6 CLBLM_R_X11Y171/CLBLM_L_CE CLBLM_R_X11Y175/CLBLM_SE2A2 CLBLM_R_X11Y175/CLBLM_SW4A2 CLBLM_R_X7Y174/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y174/CLBLM_L_C CLBLM_R_X7Y175/CLBLM_NE2A2 DSP_R_X9Y170/DSP_SE4C2_1 DSP_R_X9Y175/DSP_EL1BEG1_1 HCLK_R_X22Y182/HCLK_NE2BEG2 HCLK_R_X26Y182/HCLK_SE6B2 HCLK_R_X32Y182/HCLK_SW6B2 INT_INTERFACE_R_X9Y171/INT_INTERFACE_SE4C2 INT_INTERFACE_R_X9Y176/INT_INTERFACE_EL1BEG1 INT_L_X10Y171/EL1BEG1 INT_L_X10Y171/NL1BEG2 INT_L_X10Y171/SE6END2 INT_L_X10Y171/SW6END2 INT_L_X10Y172/FAN_ALT6 INT_L_X10Y172/FAN_L6 INT_L_X10Y172/NL1END2 INT_L_X10Y175/FAN_ALT6 INT_L_X10Y175/FAN_L6 INT_L_X10Y175/SL1END1 INT_L_X10Y176/EL1END1 INT_L_X10Y176/ER1BEG2 INT_L_X10Y176/SL1BEG1 INT_L_X12Y175/FAN_ALT7 INT_L_X12Y175/FAN_L7 INT_L_X12Y175/SE2END2 INT_L_X12Y175/SW6BEG2 INT_L_X8Y175/FAN_ALT7 INT_L_X8Y175/FAN_L7 INT_L_X8Y175/NE2BEG2 INT_L_X8Y175/NE2END2 INT_L_X8Y175/SE6BEG2 INT_L_X8Y176/NE2A2 INT_R_X11Y171/EL1END1 INT_R_X11Y171/FAN6 INT_R_X11Y171/FAN_ALT6 INT_R_X11Y171/SW6E2 INT_R_X11Y172/SW6D2 INT_R_X11Y173/SW6C2 INT_R_X11Y174/SW6B2 INT_R_X11Y175/SE2A2 INT_R_X11Y175/SW6A2 INT_R_X11Y176/ER1END2 INT_R_X11Y176/SE2BEG2 INT_R_X7Y174/LOGIC_OUTS10 INT_R_X7Y174/NE2BEG2 INT_R_X7Y175/NE2A2 INT_R_X9Y171/SE6E2 INT_R_X9Y172/SE6D2 INT_R_X9Y173/SE6C2 INT_R_X9Y174/SE6B2 INT_R_X9Y175/SE6A2 INT_R_X9Y176/EL1BEG1 INT_R_X9Y176/NE2END2 VBRK_X29Y178/VBRK_SE4C2 VBRK_X29Y184/VBRK_EL1BEG1 VBRK_X34Y183/VBRK_SE2A2 VBRK_X34Y183/VBRK_SW4A2 
pips: CLBLL_L_X12Y175/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y172/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y175/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y175/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y171/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y174/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y171/INT_L.SE6END2->>EL1BEG1 INT_L_X10Y171/INT_L.SW6END2->>NL1BEG2 INT_L_X10Y172/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y172/INT_L.NL1END2->>FAN_ALT6 INT_L_X10Y175/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y175/INT_L.SL1END1->>FAN_ALT6 INT_L_X10Y176/INT_L.EL1END1->>ER1BEG2 INT_L_X10Y176/INT_L.EL1END1->>SL1BEG1 INT_L_X12Y175/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y175/INT_L.SE2END2->>FAN_ALT7 INT_L_X12Y175/INT_L.SE2END2->>SW6BEG2 INT_L_X8Y175/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y175/INT_L.NE2END2->>FAN_ALT7 INT_L_X8Y175/INT_L.NE2END2->>NE2BEG2 INT_L_X8Y175/INT_L.NE2END2->>SE6BEG2 INT_R_X11Y171/INT_R.EL1END1->>FAN_ALT6 INT_R_X11Y171/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y176/INT_R.ER1END2->>SE2BEG2 INT_R_X7Y174/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X9Y176/INT_R.NE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[6][7]_i_1_n_0 - 
wires: CLBLL_L_X12Y173/CLBLL_FAN7 CLBLL_L_X12Y173/CLBLL_LL_CE CLBLL_L_X12Y174/CLBLL_FAN7 CLBLL_L_X12Y174/CLBLL_LL_CE CLBLL_L_X12Y174/CLBLL_SE2A2 CLBLM_L_X10Y176/CLBLM_EE2A2 CLBLM_L_X10Y176/CLBLM_FAN7 CLBLM_L_X10Y176/CLBLM_M_CE CLBLM_L_X8Y176/CLBLM_FAN7 CLBLM_L_X8Y176/CLBLM_M_CE CLBLM_L_X8Y176/CLBLM_NE2A2 CLBLM_R_X11Y174/CLBLM_SE2A2 CLBLM_R_X7Y173/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y173/CLBLM_L_C CLBLM_R_X7Y174/CLBLM_FAN6 CLBLM_R_X7Y174/CLBLM_L_CE CLBLM_R_X7Y176/CLBLM_NE2A2 DSP_R_X9Y175/DSP_EE2A2_1 HCLK_L_X21Y182/HCLK_NE2BEG2 HCLK_R_X32Y182/HCLK_SE2A2 INT_INTERFACE_R_X9Y176/INT_INTERFACE_EE2A2 INT_L_X10Y175/SE2A2 INT_L_X10Y176/EE2END2 INT_L_X10Y176/FAN_ALT7 INT_L_X10Y176/FAN_L7 INT_L_X10Y176/SE2BEG2 INT_L_X12Y173/FAN_ALT7 INT_L_X12Y173/FAN_L7 INT_L_X12Y173/SL1END2 INT_L_X12Y174/FAN_ALT7 INT_L_X12Y174/FAN_L7 INT_L_X12Y174/SE2END2 INT_L_X12Y174/SL1BEG2 INT_L_X6Y174/EL1BEG1 INT_L_X6Y174/NE2BEG2 INT_L_X6Y174/NW2END2 INT_L_X6Y175/NE2A2 INT_L_X8Y176/EE2BEG2 INT_L_X8Y176/FAN_ALT7 INT_L_X8Y176/FAN_L7 INT_L_X8Y176/NE2END2 INT_R_X11Y174/SE2A2 INT_R_X11Y175/SE2BEG2 INT_R_X11Y175/SE2END2 INT_R_X7Y173/LOGIC_OUTS10 INT_R_X7Y173/NW2BEG2 INT_R_X7Y174/EL1END1 INT_R_X7Y174/FAN6 INT_R_X7Y174/FAN_ALT6 INT_R_X7Y174/NW2A2 INT_R_X7Y175/NE2BEG2 INT_R_X7Y175/NE2END2 INT_R_X7Y176/NE2A2 INT_R_X9Y176/EE2A2 VBRK_X29Y184/VBRK_EE2A2 VBRK_X34Y181/VBRK_SE2A2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y174/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y176/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y176/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y173/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y174/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y176/INT_L.EE2END2->>FAN_ALT7 INT_L_X10Y176/INT_L.EE2END2->>SE2BEG2 INT_L_X10Y176/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y173/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y173/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y174/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y174/INT_L.SE2END2->>FAN_ALT7 INT_L_X12Y174/INT_L.SE2END2->>SL1BEG2 INT_L_X6Y174/INT_L.NW2END2->>EL1BEG1 INT_L_X6Y174/INT_L.NW2END2->>NE2BEG2 INT_L_X8Y176/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y176/INT_L.NE2END2->>EE2BEG2 INT_L_X8Y176/INT_L.NE2END2->>FAN_ALT7 INT_R_X11Y175/INT_R.SE2END2->>SE2BEG2 INT_R_X7Y173/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X7Y174/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y174/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y175/INT_R.NE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regmux[0] - 
wires: CLBLL_L_X12Y170/CLBLL_EE4C2 CLBLL_L_X12Y173/CLBLL_BYP1 CLBLL_L_X12Y173/CLBLL_LL_AX CLBLM_L_X10Y170/CLBLM_EE4A2 CLBLM_L_X10Y171/CLBLM_ER1BEG0 CLBLM_L_X10Y172/CLBLM_BYP0 CLBLM_L_X10Y172/CLBLM_EL1BEG0 CLBLM_L_X10Y172/CLBLM_L_AX CLBLM_L_X10Y174/CLBLM_BYP1 CLBLM_L_X10Y174/CLBLM_IMUX3 CLBLM_L_X10Y174/CLBLM_L_A2 CLBLM_L_X10Y174/CLBLM_M_AX CLBLM_L_X10Y174/CLBLM_NE2A1 CLBLM_L_X10Y174/CLBLM_NE4C2 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y170/CLBLM_L_AMUX CLBLM_R_X11Y170/CLBLM_EE4C2 CLBLM_R_X11Y172/CLBLM_BYP0 CLBLM_R_X11Y172/CLBLM_L_AX CLBLM_R_X11Y174/CLBLM_BYP0 CLBLM_R_X11Y174/CLBLM_BYP1 CLBLM_R_X11Y174/CLBLM_L_AX CLBLM_R_X11Y174/CLBLM_M_AX CLBLM_R_X11Y175/CLBLM_BYP1 CLBLM_R_X11Y175/CLBLM_M_AX DSP_R_X9Y170/DSP_EE4A2_0 DSP_R_X9Y170/DSP_EL1BEG0_2 DSP_R_X9Y170/DSP_ER1BEG0_1 DSP_R_X9Y170/DSP_NE2A1_4 DSP_R_X9Y170/DSP_NE4C2_4 HCLK_L_X31Y182/HCLK_NE2BEG2 INT_INTERFACE_R_X9Y170/INT_INTERFACE_EE4A2 INT_INTERFACE_R_X9Y171/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NE4C2 INT_L_X10Y170/EE4B2 INT_L_X10Y171/EL1END_S3_0 INT_L_X10Y171/ER1END0 INT_L_X10Y171/NE2BEG0 INT_L_X10Y172/BYP_ALT0 INT_L_X10Y172/BYP_L0 INT_L_X10Y172/EL1END0 INT_L_X10Y172/NE2A0 INT_L_X10Y174/BYP_ALT1 INT_L_X10Y174/BYP_L1 INT_L_X10Y174/EL1BEG1 INT_L_X10Y174/IMUX_L3 INT_L_X10Y174/NE2BEG2 INT_L_X10Y174/NE2END1 INT_L_X10Y174/NE6END2 INT_L_X10Y175/NE2A2 INT_L_X12Y170/EE4END2 INT_L_X12Y170/NN2BEG2 INT_L_X12Y171/NN2A2 INT_L_X12Y172/NL1BEG1 INT_L_X12Y172/NN2END2 INT_L_X12Y173/BYP_ALT1 INT_L_X12Y173/BYP_L1 INT_L_X12Y173/NL1END1 INT_L_X8Y170/EE4BEG2 INT_L_X8Y170/ER1BEG3 INT_L_X8Y170/LOGIC_OUTS_L16 INT_L_X8Y170/NE2BEG2 INT_L_X8Y170/NE6BEG2 INT_L_X8Y171/NE2A2 INT_R_X11Y170/EE4C2 INT_R_X11Y171/NE2END_S3_0 INT_R_X11Y172/BYP0 INT_R_X11Y172/BYP_ALT0 INT_R_X11Y172/NE2END0 INT_R_X11Y173/FAN_BOUNCE_S3_2 INT_R_X11Y174/BYP0 INT_R_X11Y174/BYP1 INT_R_X11Y174/BYP_ALT0 INT_R_X11Y174/BYP_ALT1 INT_R_X11Y174/EL1END1 INT_R_X11Y174/FAN_ALT2 INT_R_X11Y174/FAN_BOUNCE2 INT_R_X11Y175/BYP1 INT_R_X11Y175/BYP_ALT1 INT_R_X11Y175/FAN_ALT5 INT_R_X11Y175/FAN_BOUNCE5 INT_R_X11Y175/NE2END2 INT_R_X9Y170/EE4A2 INT_R_X9Y170/ER1BEG_S0 INT_R_X9Y170/ER1END3 INT_R_X9Y170/NE6A2 INT_R_X9Y171/ER1BEG0 INT_R_X9Y171/ER1END_N3_3 INT_R_X9Y171/NE2END2 INT_R_X9Y171/NE6B2 INT_R_X9Y171/NL1BEG1 INT_R_X9Y172/EL1BEG0 INT_R_X9Y172/NE6C2 INT_R_X9Y172/NL1END1 INT_R_X9Y172/NR1BEG1 INT_R_X9Y173/NE2BEG1 INT_R_X9Y173/NE6D2 INT_R_X9Y173/NR1END1 INT_R_X9Y174/NE2A1 INT_R_X9Y174/NE6E2 VBRK_X29Y177/VBRK_EE4A2 VBRK_X29Y178/VBRK_ER1BEG0 VBRK_X29Y179/VBRK_EL1BEG0 VBRK_X29Y181/VBRK_NE2A1 VBRK_X29Y181/VBRK_NE4C2 VBRK_X34Y177/VBRK_EE4C2 
pips: CLBLL_L_X12Y173/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X10Y172/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y174/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y172/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X11Y175/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X10Y171/INT_L.ER1END0->>NE2BEG0 INT_L_X10Y172/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y172/INT_L.EL1END0->>BYP_ALT0 INT_L_X10Y174/INT_L.BYP_ALT1->>BYP_L1 INT_L_X10Y174/INT_L.NE2END1->>BYP_ALT1 INT_L_X10Y174/INT_L.NE2END1->>IMUX_L3 INT_L_X10Y174/INT_L.NE6END2->>EL1BEG1 INT_L_X10Y174/INT_L.NE6END2->>NE2BEG2 INT_L_X12Y170/INT_L.EE4END2->>NN2BEG2 INT_L_X12Y172/INT_L.NN2END2->>NL1BEG1 INT_L_X12Y173/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y173/INT_L.NL1END1->>BYP_ALT1 INT_L_X8Y170/INT_L.LOGIC_OUTS_L16->>EE4BEG2 INT_L_X8Y170/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X8Y170/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X8Y170/INT_L.LOGIC_OUTS_L16->>NE6BEG2 INT_R_X11Y172/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y172/INT_R.NE2END0->>BYP_ALT0 INT_R_X11Y174/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y174/INT_R.BYP_ALT1->>BYP1 INT_R_X11Y174/INT_R.EL1END1->>BYP_ALT1 INT_R_X11Y174/INT_R.EL1END1->>FAN_ALT2 INT_R_X11Y174/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y174/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X11Y175/INT_R.BYP_ALT1->>BYP1 INT_R_X11Y175/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y175/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X11Y175/INT_R.NE2END2->>FAN_ALT5 INT_R_X9Y170/INT_R.ER1END3->>ER1BEG_S0 INT_R_X9Y171/INT_R.NE2END2->>NL1BEG1 INT_R_X9Y172/INT_R.NL1END1->>EL1BEG0 INT_R_X9Y172/INT_R.NL1END1->>NR1BEG1 INT_R_X9Y173/INT_R.NR1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[7][0]_i_2_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX0 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L_A3 CLBLM_L_X8Y170/CLBLM_L_C INT_L_X8Y169/SR1END3 INT_L_X8Y170/IMUX_L0 INT_L_X8Y170/LOGIC_OUTS_L10 INT_L_X8Y170/SR1BEG3 INT_L_X8Y170/SR1END_N3_3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y170/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X8Y170/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/insel - 
wires: CLBLM_L_X8Y170/CLBLM_EL1BEG1 CLBLM_L_X8Y170/CLBLM_ER1BEG3 CLBLM_L_X8Y170/CLBLM_IMUX3 CLBLM_L_X8Y170/CLBLM_IMUX33 CLBLM_L_X8Y170/CLBLM_IMUX41 CLBLM_L_X8Y170/CLBLM_L_A2 CLBLM_L_X8Y170/CLBLM_L_C1 CLBLM_L_X8Y170/CLBLM_L_D1 CLBLM_L_X8Y171/CLBLM_IMUX0 CLBLM_L_X8Y171/CLBLM_L_A3 CLBLM_L_X8Y172/CLBLM_EE2BEG2 CLBLM_L_X8Y172/CLBLM_IMUX15 CLBLM_L_X8Y172/CLBLM_IMUX29 CLBLM_L_X8Y172/CLBLM_IMUX38 CLBLM_L_X8Y172/CLBLM_IMUX7 CLBLM_L_X8Y172/CLBLM_M_A1 CLBLM_L_X8Y172/CLBLM_M_B1 CLBLM_L_X8Y172/CLBLM_M_C2 CLBLM_L_X8Y172/CLBLM_M_D3 CLBLM_R_X7Y170/CLBLM_EL1BEG1 CLBLM_R_X7Y170/CLBLM_ER1BEG3 CLBLM_R_X7Y170/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y170/CLBLM_L_C CLBLM_R_X7Y172/CLBLM_EE2BEG2 CLBLM_R_X7Y172/CLBLM_IMUX21 CLBLM_R_X7Y172/CLBLM_IMUX36 CLBLM_R_X7Y172/CLBLM_L_C4 CLBLM_R_X7Y172/CLBLM_L_D2 INT_L_X8Y170/EL1END1 INT_L_X8Y170/ER1END3 INT_L_X8Y170/IMUX_L3 INT_L_X8Y170/IMUX_L33 INT_L_X8Y170/IMUX_L41 INT_L_X8Y171/ER1END_N3_3 INT_L_X8Y171/IMUX_L0 INT_L_X8Y172/EE2A2 INT_L_X8Y172/IMUX_L15 INT_L_X8Y172/IMUX_L29 INT_L_X8Y172/IMUX_L38 INT_L_X8Y172/IMUX_L7 INT_L_X8Y172/WR1END3 INT_R_X7Y170/EL1BEG1 INT_R_X7Y170/ER1BEG3 INT_R_X7Y170/LOGIC_OUTS10 INT_R_X7Y170/NN2BEG2 INT_R_X7Y171/NN2A2 INT_R_X7Y172/EE2BEG2 INT_R_X7Y172/IMUX21 INT_R_X7Y172/IMUX36 INT_R_X7Y172/NN2END2 INT_R_X9Y172/EE2END2 INT_R_X9Y172/WR1BEG3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y170/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X8Y170/INT_L.EL1END1->>IMUX_L3 INT_L_X8Y170/INT_L.EL1END1->>IMUX_L33 INT_L_X8Y170/INT_L.EL1END1->>IMUX_L41 INT_L_X8Y171/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X8Y172/INT_L.WR1END3->>IMUX_L15 INT_L_X8Y172/INT_L.WR1END3->>IMUX_L29 INT_L_X8Y172/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y172/INT_L.WR1END3->>IMUX_L7 INT_R_X7Y170/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X7Y170/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X7Y170/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X7Y172/INT_R.NN2END2->>EE2BEG2 INT_R_X7Y172/INT_R.NN2END2->>IMUX21 INT_R_X7Y172/INT_R.NN2END2->>IMUX36 INT_R_X9Y172/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

sw[0] - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX13 CLBLM_L_X8Y170/CLBLM_IMUX21 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y170/CLBLM_L_B6 CLBLM_L_X8Y170/CLBLM_L_BQ CLBLM_L_X8Y170/CLBLM_L_C4 INT_L_X8Y170/BYP_ALT5 INT_L_X8Y170/BYP_BOUNCE5 INT_L_X8Y170/IMUX_L13 INT_L_X8Y170/IMUX_L21 INT_L_X8Y170/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y170/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y170/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X8Y170/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X8Y170/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ram_memory/ram_reg_0_31_0_0_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX23 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y170/CLBLM_L_C3 CLBLM_L_X8Y170/CLBLM_M_D INT_L_X8Y170/IMUX_L23 INT_L_X8Y170/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y170/INT_L.LOGIC_OUTS_L15->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/selk - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX20 CLBLM_L_X8Y170/CLBLM_IMUX36 CLBLM_L_X8Y170/CLBLM_L_C2 CLBLM_L_X8Y170/CLBLM_L_D2 CLBLM_L_X8Y171/CLBLM_IMUX5 CLBLM_L_X8Y171/CLBLM_L_A6 CLBLM_L_X8Y172/CLBLM_IMUX17 CLBLM_L_X8Y172/CLBLM_IMUX28 CLBLM_L_X8Y172/CLBLM_IMUX44 CLBLM_L_X8Y172/CLBLM_M_B3 CLBLM_L_X8Y172/CLBLM_M_C4 CLBLM_L_X8Y172/CLBLM_M_D4 CLBLM_L_X8Y172/CLBLM_WL1END3 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y173/CLBLM_M_A CLBLM_R_X7Y172/CLBLM_IMUX23 CLBLM_R_X7Y172/CLBLM_IMUX46 CLBLM_R_X7Y172/CLBLM_L_C3 CLBLM_R_X7Y172/CLBLM_L_D5 CLBLM_R_X7Y172/CLBLM_WL1END3 INT_L_X8Y170/IMUX_L20 INT_L_X8Y170/IMUX_L36 INT_L_X8Y170/SR1END1 INT_L_X8Y171/IMUX_L5 INT_L_X8Y171/SR1BEG1 INT_L_X8Y171/SR1END2 INT_L_X8Y171/SS2END0 INT_L_X8Y172/IMUX_L17 INT_L_X8Y172/IMUX_L28 INT_L_X8Y172/IMUX_L44 INT_L_X8Y172/SL1END0 INT_L_X8Y172/SR1BEG2 INT_L_X8Y172/SR1END1 INT_L_X8Y172/SS2A0 INT_L_X8Y172/WL1BEG3 INT_L_X8Y173/LOGIC_OUTS_L12 INT_L_X8Y173/SL1BEG0 INT_L_X8Y173/SR1BEG1 INT_L_X8Y173/SS2BEG0 INT_L_X8Y173/WL1BEG_N3 INT_R_X7Y172/IMUX23 INT_R_X7Y172/IMUX46 INT_R_X7Y172/WL1END3 INT_R_X7Y173/WL1END_N1_3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y173/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X8Y170/INT_L.SR1END1->>IMUX_L20 INT_L_X8Y170/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y171/INT_L.SR1END2->>IMUX_L5 INT_L_X8Y171/INT_L.SS2END0->>SR1BEG1 INT_L_X8Y172/INT_L.SL1END0->>IMUX_L17 INT_L_X8Y172/INT_L.SR1END1->>IMUX_L28 INT_L_X8Y172/INT_L.SR1END1->>IMUX_L44 INT_L_X8Y172/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y173/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X8Y173/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X8Y173/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X7Y172/INT_R.WL1END3->>IMUX23 INT_R_X7Y172/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[7][7]_i_10_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_EL1BEG3 CLBLM_L_X8Y170/CLBLM_IMUX30 CLBLM_L_X8Y170/CLBLM_IMUX46 CLBLM_L_X8Y170/CLBLM_L_C5 CLBLM_L_X8Y170/CLBLM_L_D5 CLBLM_L_X8Y171/CLBLM_EE2BEG0 CLBLM_L_X8Y171/CLBLM_IMUX26 CLBLM_L_X8Y171/CLBLM_L_B4 CLBLM_R_X7Y170/CLBLM_EL1BEG3 CLBLM_R_X7Y171/CLBLM_EE2BEG0 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y171/CLBLM_L_A CLBLM_R_X7Y172/CLBLM_IMUX34 CLBLM_R_X7Y172/CLBLM_IMUX39 CLBLM_R_X7Y172/CLBLM_L_C6 CLBLM_R_X7Y172/CLBLM_L_D3 INT_L_X8Y170/EL1END3 INT_L_X8Y170/IMUX_L30 INT_L_X8Y170/IMUX_L46 INT_L_X8Y171/EE2A0 INT_L_X8Y171/IMUX_L26 INT_L_X8Y171/WR1END1 INT_R_X7Y170/EL1BEG3 INT_R_X7Y171/EE2BEG0 INT_R_X7Y171/EL1BEG_N3 INT_R_X7Y171/LOGIC_OUTS8 INT_R_X7Y171/NN2BEG0 INT_R_X7Y172/IMUX34 INT_R_X7Y172/IMUX39 INT_R_X7Y172/NN2A0 INT_R_X7Y172/NN2END_S2_0 INT_R_X7Y172/SR1BEG_S0 INT_R_X7Y173/NN2END0 INT_R_X9Y171/EE2END0 INT_R_X9Y171/WR1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y170/INT_L.EL1END3->>IMUX_L30 INT_L_X8Y170/INT_L.EL1END3->>IMUX_L46 INT_L_X8Y171/INT_L.WR1END1->>IMUX_L26 INT_R_X7Y171/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X7Y171/INT_R.LOGIC_OUTS8->>EL1BEG_N3 INT_R_X7Y171/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X7Y172/INT_R.NN2END_S2_0->>IMUX39 INT_R_X7Y172/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X7Y172/INT_R.SR1BEG_S0->>IMUX34 INT_R_X9Y171/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regmux[1] - 
wires: CLBLL_L_X12Y170/CLBLL_EE4C0 CLBLL_L_X12Y171/CLBLL_NE2A1 CLBLL_L_X12Y172/CLBLL_BYP0 CLBLL_L_X12Y172/CLBLL_L_AX CLBLL_L_X12Y173/CLBLL_BYP4 CLBLL_L_X12Y173/CLBLL_LL_BX CLBLM_L_X10Y170/CLBLM_EE2A0 CLBLM_L_X10Y170/CLBLM_EE4A0 CLBLM_L_X10Y173/CLBLM_IMUX26 CLBLM_L_X10Y173/CLBLM_L_B4 CLBLM_L_X10Y174/CLBLM_NE4C0 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y170/CLBLM_L_A CLBLM_R_X11Y170/CLBLM_EE4C0 CLBLM_R_X11Y171/CLBLM_BYP0 CLBLM_R_X11Y171/CLBLM_L_AX CLBLM_R_X11Y171/CLBLM_NE2A1 CLBLM_R_X11Y172/CLBLM_BYP1 CLBLM_R_X11Y172/CLBLM_BYP5 CLBLM_R_X11Y172/CLBLM_L_BX CLBLM_R_X11Y172/CLBLM_M_AX CLBLM_R_X11Y173/CLBLM_BYP0 CLBLM_R_X11Y173/CLBLM_BYP1 CLBLM_R_X11Y173/CLBLM_L_AX CLBLM_R_X11Y173/CLBLM_M_AX DSP_R_X9Y170/DSP_EE2A0_0 DSP_R_X9Y170/DSP_EE4A0_0 DSP_R_X9Y170/DSP_NE4C0_4 INT_INTERFACE_R_X9Y170/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X9Y170/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NE4C0 INT_L_X10Y170/EE2END0 INT_L_X10Y170/EE4B0 INT_L_X10Y170/ER1BEG1 INT_L_X10Y170/NE2BEG0 INT_L_X10Y171/NE2A0 INT_L_X10Y172/SE2A0 INT_L_X10Y173/IMUX_L26 INT_L_X10Y173/NW2END1 INT_L_X10Y173/SE2A0 INT_L_X10Y173/SE2BEG0 INT_L_X10Y173/SL1END0 INT_L_X10Y174/NE6END0 INT_L_X10Y174/SE2BEG0 INT_L_X10Y174/SL1BEG0 INT_L_X12Y170/EE4END0 INT_L_X12Y170/NN2BEG0 INT_L_X12Y171/NE2END1 INT_L_X12Y171/NN2A0 INT_L_X12Y171/NN2BEG1 INT_L_X12Y171/NN2END_S2_0 INT_L_X12Y172/BYP_ALT0 INT_L_X12Y172/BYP_L0 INT_L_X12Y172/NN2A1 INT_L_X12Y172/NN2END0 INT_L_X12Y173/BYP_ALT4 INT_L_X12Y173/BYP_L4 INT_L_X12Y173/NN2END1 INT_L_X8Y170/EE2BEG0 INT_L_X8Y170/EE4BEG0 INT_L_X8Y170/LOGIC_OUTS_L8 INT_L_X8Y170/NE6BEG0 INT_R_X11Y170/EE4C0 INT_R_X11Y170/ER1END1 INT_R_X11Y170/NE2BEG1 INT_R_X11Y170/NE2END_S3_0 INT_R_X11Y170/NR1BEG1 INT_R_X11Y171/BYP0 INT_R_X11Y171/BYP_ALT0 INT_R_X11Y171/NE2A1 INT_R_X11Y171/NE2END0 INT_R_X11Y171/NN2BEG0 INT_R_X11Y171/NR1BEG1 INT_R_X11Y171/NR1END1 INT_R_X11Y172/BYP1 INT_R_X11Y172/BYP5 INT_R_X11Y172/BYP_ALT1 INT_R_X11Y172/BYP_ALT5 INT_R_X11Y172/NN2A0 INT_R_X11Y172/NN2END_S2_0 INT_R_X11Y172/NR1END1 INT_R_X11Y172/NW2BEG1 INT_R_X11Y172/SE2END0 INT_R_X11Y173/BYP0 INT_R_X11Y173/BYP1 INT_R_X11Y173/BYP_ALT0 INT_R_X11Y173/BYP_ALT1 INT_R_X11Y173/NN2END0 INT_R_X11Y173/NW2A1 INT_R_X11Y173/SE2END0 INT_R_X9Y170/EE2A0 INT_R_X9Y170/EE4A0 INT_R_X9Y170/NE6A0 INT_R_X9Y171/NE6B0 INT_R_X9Y172/NE6C0 INT_R_X9Y173/NE6D0 INT_R_X9Y174/NE6E0 VBRK_X29Y177/VBRK_EE2A0 VBRK_X29Y177/VBRK_EE4A0 VBRK_X29Y181/VBRK_NE4C0 VBRK_X34Y177/VBRK_EE4C0 VBRK_X34Y178/VBRK_NE2A1 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y173/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y171/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y172/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X11Y172/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X11Y173/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y173/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X10Y170/INT_L.EE2END0->>ER1BEG1 INT_L_X10Y170/INT_L.EE2END0->>NE2BEG0 INT_L_X10Y173/INT_L.NW2END1->>IMUX_L26 INT_L_X10Y173/INT_L.SL1END0->>SE2BEG0 INT_L_X10Y174/INT_L.NE6END0->>SE2BEG0 INT_L_X10Y174/INT_L.NE6END0->>SL1BEG0 INT_L_X12Y170/INT_L.EE4END0->>NN2BEG0 INT_L_X12Y171/INT_L.NE2END1->>NN2BEG1 INT_L_X12Y172/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y172/INT_L.NN2END0->>BYP_ALT0 INT_L_X12Y173/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y173/INT_L.NN2END1->>BYP_ALT4 INT_L_X8Y170/INT_L.LOGIC_OUTS_L8->>EE2BEG0 INT_L_X8Y170/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X8Y170/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_R_X11Y170/INT_R.ER1END1->>NE2BEG1 INT_R_X11Y170/INT_R.ER1END1->>NR1BEG1 INT_R_X11Y171/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y171/INT_R.NE2END0->>BYP_ALT0 INT_R_X11Y171/INT_R.NE2END0->>NN2BEG0 INT_R_X11Y171/INT_R.NR1END1->>NR1BEG1 INT_R_X11Y172/INT_R.BYP_ALT1->>BYP1 INT_R_X11Y172/INT_R.BYP_ALT5->>BYP5 INT_R_X11Y172/INT_R.NR1END1->>BYP_ALT5 INT_R_X11Y172/INT_R.NR1END1->>NW2BEG1 INT_R_X11Y172/INT_R.SE2END0->>BYP_ALT1 INT_R_X11Y173/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y173/INT_R.BYP_ALT1->>BYP1 INT_R_X11Y173/INT_R.NN2END0->>BYP_ALT0 INT_R_X11Y173/INT_R.SE2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[7][1]_i_2_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX6 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y170/CLBLM_L_A1 CLBLM_L_X8Y170/CLBLM_L_D INT_L_X8Y170/IMUX_L6 INT_L_X8Y170/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sw[1] - 
wires: CLBLM_L_X8Y170/CLBLM_ER1BEG1 CLBLM_L_X8Y170/CLBLM_IMUX42 CLBLM_L_X8Y170/CLBLM_L_D6 CLBLM_R_X7Y170/CLBLM_ER1BEG1 CLBLM_R_X7Y170/CLBLM_IMUX0 CLBLM_R_X7Y170/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y170/CLBLM_L_A3 CLBLM_R_X7Y170/CLBLM_L_AQ INT_L_X8Y170/ER1END1 INT_L_X8Y170/IMUX_L42 INT_R_X7Y170/ER1BEG1 INT_R_X7Y170/IMUX0 INT_R_X7Y170/LOGIC_OUTS0 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y170/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y170/INT_L.ER1END1->>IMUX_L42 INT_R_X7Y170/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y170/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ram_memory/ram_reg_0_31_1_1_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX37 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L_D4 CLBLM_L_X8Y170/CLBLM_M_A INT_L_X8Y170/IMUX_L37 INT_L_X8Y170/LOGIC_OUTS_L12 INT_L_X8Y170/NL1BEG_N3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y170/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y170/INT_L.NL1BEG_N3->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regmux[2] - 
wires: CLBLL_L_X12Y172/CLBLL_BYP1 CLBLL_L_X12Y172/CLBLL_EE2A0 CLBLL_L_X12Y172/CLBLL_EE4C0 CLBLL_L_X12Y172/CLBLL_LL_AX CLBLL_L_X12Y173/CLBLL_BYP0 CLBLL_L_X12Y173/CLBLL_L_AX CLBLL_L_X12Y174/CLBLL_BYP0 CLBLL_L_X12Y174/CLBLL_BYP1 CLBLL_L_X12Y174/CLBLL_LL_AX CLBLL_L_X12Y174/CLBLL_L_AX CLBLL_L_X12Y174/CLBLL_WR1END1 CLBLL_L_X12Y175/CLBLL_BYP0 CLBLL_L_X12Y175/CLBLL_BYP1 CLBLL_L_X12Y175/CLBLL_LL_AX CLBLL_L_X12Y175/CLBLL_L_AX CLBLL_L_X12Y176/CLBLL_EE2A0 CLBLM_L_X10Y172/CLBLM_EE2A0 CLBLM_L_X10Y172/CLBLM_EE4A0 CLBLM_L_X10Y176/CLBLM_NE4C0 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y172/CLBLM_M_A CLBLM_R_X11Y172/CLBLM_EE2A0 CLBLM_R_X11Y172/CLBLM_EE4C0 CLBLM_R_X11Y174/CLBLM_BYP4 CLBLM_R_X11Y174/CLBLM_M_BX CLBLM_R_X11Y174/CLBLM_WR1END1 CLBLM_R_X11Y175/CLBLM_BYP0 CLBLM_R_X11Y175/CLBLM_L_AX CLBLM_R_X11Y176/CLBLM_EE2A0 DSP_R_X9Y170/DSP_EE2A0_2 DSP_R_X9Y170/DSP_EE4A0_2 DSP_R_X9Y175/DSP_NE4C0_1 HCLK_R_X26Y182/HCLK_NE6C0 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X9Y176/INT_INTERFACE_NE4C0 INT_L_X10Y172/EE2BEG0 INT_L_X10Y172/EE2END0 INT_L_X10Y172/EE4B0 INT_L_X10Y175/SE2A0 INT_L_X10Y176/EE2BEG0 INT_L_X10Y176/NE6END0 INT_L_X10Y176/SE2BEG0 INT_L_X12Y172/BYP_ALT1 INT_L_X12Y172/BYP_L1 INT_L_X12Y172/EE2END0 INT_L_X12Y172/EE4END0 INT_L_X12Y172/NN2BEG0 INT_L_X12Y172/NR1BEG0 INT_L_X12Y173/BYP_ALT0 INT_L_X12Y173/BYP_L0 INT_L_X12Y173/NN2A0 INT_L_X12Y173/NN2END_S2_0 INT_L_X12Y173/NR1END0 INT_L_X12Y174/BYP_ALT0 INT_L_X12Y174/BYP_ALT1 INT_L_X12Y174/BYP_BOUNCE0 INT_L_X12Y174/BYP_L0 INT_L_X12Y174/BYP_L1 INT_L_X12Y174/NN2END0 INT_L_X12Y174/WR1BEG1 INT_L_X12Y175/BYP_ALT0 INT_L_X12Y175/BYP_ALT1 INT_L_X12Y175/BYP_L0 INT_L_X12Y175/BYP_L1 INT_L_X12Y175/SL1END0 INT_L_X12Y176/EE2END0 INT_L_X12Y176/SL1BEG0 INT_L_X8Y172/EE2BEG0 INT_L_X8Y172/EE4BEG0 INT_L_X8Y172/LOGIC_OUTS_L12 INT_L_X8Y172/NE6BEG0 INT_R_X11Y172/EE2A0 INT_R_X11Y172/EE4C0 INT_R_X11Y174/BYP4 INT_R_X11Y174/BYP_ALT4 INT_R_X11Y174/WR1END1 INT_R_X11Y175/BYP0 INT_R_X11Y175/BYP_ALT0 INT_R_X11Y175/SE2END0 INT_R_X11Y176/EE2A0 INT_R_X9Y172/EE2A0 INT_R_X9Y172/EE4A0 INT_R_X9Y172/NE6A0 INT_R_X9Y173/NE6B0 INT_R_X9Y174/NE6C0 INT_R_X9Y175/NE6D0 INT_R_X9Y176/NE6E0 VBRK_X29Y179/VBRK_EE2A0 VBRK_X29Y179/VBRK_EE4A0 VBRK_X29Y184/VBRK_NE4C0 VBRK_X34Y179/VBRK_EE2A0 VBRK_X34Y179/VBRK_EE4C0 VBRK_X34Y181/VBRK_WR1END1 VBRK_X34Y184/VBRK_EE2A0 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X12Y173/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y174/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y174/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X12Y175/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y175/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X8Y172/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X11Y175/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X10Y172/INT_L.EE2END0->>EE2BEG0 INT_L_X10Y176/INT_L.NE6END0->>EE2BEG0 INT_L_X10Y176/INT_L.NE6END0->>SE2BEG0 INT_L_X12Y172/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y172/INT_L.EE2END0->>BYP_ALT1 INT_L_X12Y172/INT_L.EE4END0->>NN2BEG0 INT_L_X12Y172/INT_L.EE4END0->>NR1BEG0 INT_L_X12Y173/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y173/INT_L.NR1END0->>BYP_ALT0 INT_L_X12Y174/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y174/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y174/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y174/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X12Y174/INT_L.NN2END0->>BYP_ALT0 INT_L_X12Y174/INT_L.NN2END0->>WR1BEG1 INT_L_X12Y175/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y175/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y175/INT_L.SL1END0->>BYP_ALT0 INT_L_X12Y175/INT_L.SL1END0->>BYP_ALT1 INT_L_X12Y176/INT_L.EE2END0->>SL1BEG0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L12->>EE2BEG0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L12->>EE4BEG0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L12->>NE6BEG0 INT_R_X11Y174/INT_R.BYP_ALT4->>BYP4 INT_R_X11Y174/INT_R.WR1END1->>BYP_ALT4 INT_R_X11Y175/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y175/INT_R.SE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[7][2]_i_2_n_0 - 
wires: CLBLM_L_X8Y172/CLBLM_EL1BEG1 CLBLM_L_X8Y172/CLBLM_IMUX2 CLBLM_L_X8Y172/CLBLM_M_A2 CLBLM_R_X7Y172/CLBLM_EL1BEG1 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y172/CLBLM_L_C INT_L_X8Y172/EL1END1 INT_L_X8Y172/IMUX_L2 INT_R_X7Y172/EL1BEG1 INT_R_X7Y172/LOGIC_OUTS10 
pips: CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y172/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y172/INT_L.EL1END1->>IMUX_L2 INT_R_X7Y172/INT_R.LOGIC_OUTS10->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sw[2] - 
wires: CLBLM_R_X7Y172/CLBLM_IMUX0 CLBLM_R_X7Y172/CLBLM_IMUX20 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y172/CLBLM_L_A3 CLBLM_R_X7Y172/CLBLM_L_AQ CLBLM_R_X7Y172/CLBLM_L_C2 INT_R_X7Y172/BYP_ALT0 INT_R_X7Y172/BYP_BOUNCE0 INT_R_X7Y172/IMUX0 INT_R_X7Y172/IMUX20 INT_R_X7Y172/LOGIC_OUTS0 
pips: CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y172/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y172/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y172/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y172/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X7Y172/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ram_memory/ram_reg_0_31_2_2_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_WL1END0 CLBLM_R_X7Y170/CLBLM_WL1END0 CLBLM_R_X7Y172/CLBLM_IMUX33 CLBLM_R_X7Y172/CLBLM_L_C1 INT_L_X8Y170/LOGIC_OUTS_L13 INT_L_X8Y170/WL1BEG0 INT_R_X7Y170/NN2BEG1 INT_R_X7Y170/WL1END0 INT_R_X7Y171/NN2A1 INT_R_X7Y172/IMUX33 INT_R_X7Y172/NN2END1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y170/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X7Y170/INT_R.WL1END0->>NN2BEG1 INT_R_X7Y172/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regmux[3] - 
wires: CLBLL_L_X12Y172/CLBLL_BYP4 CLBLL_L_X12Y172/CLBLL_EE4C2 CLBLL_L_X12Y172/CLBLL_LL_BX CLBLL_L_X12Y173/CLBLL_BYP3 CLBLL_L_X12Y173/CLBLL_BYP5 CLBLL_L_X12Y173/CLBLL_LL_CX CLBLL_L_X12Y173/CLBLL_L_BX CLBLL_L_X12Y173/CLBLL_NE2A1 CLBLM_L_X10Y172/CLBLM_BYP5 CLBLM_L_X10Y172/CLBLM_EE2A2 CLBLM_L_X10Y172/CLBLM_EE2BEG3 CLBLM_L_X10Y172/CLBLM_EE4A2 CLBLM_L_X10Y172/CLBLM_EL1BEG2 CLBLM_L_X10Y172/CLBLM_L_BX CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y172/CLBLM_M_AMUX CLBLM_R_X11Y172/CLBLM_BYP2 CLBLM_R_X11Y172/CLBLM_EE4C2 CLBLM_R_X11Y172/CLBLM_L_CX CLBLM_R_X11Y173/CLBLM_BYP4 CLBLM_R_X11Y173/CLBLM_BYP5 CLBLM_R_X11Y173/CLBLM_L_BX CLBLM_R_X11Y173/CLBLM_M_BX CLBLM_R_X11Y173/CLBLM_NE2A1 CLBLM_R_X11Y174/CLBLM_BYP5 CLBLM_R_X11Y174/CLBLM_L_BX DSP_R_X9Y170/DSP_EE2A2_2 DSP_R_X9Y170/DSP_EE2BEG3_2 DSP_R_X9Y170/DSP_EE4A2_2 DSP_R_X9Y170/DSP_EL1BEG2_2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE2BEG3 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE4A2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EL1BEG2 INT_L_X10Y172/BYP_ALT5 INT_L_X10Y172/BYP_L5 INT_L_X10Y172/EE2A3 INT_L_X10Y172/EE2END2 INT_L_X10Y172/EE4B2 INT_L_X10Y172/EL1BEG1 INT_L_X10Y172/EL1END2 INT_L_X12Y172/BYP_ALT4 INT_L_X12Y172/BYP_L4 INT_L_X12Y172/EE4END2 INT_L_X12Y172/NR1BEG2 INT_L_X12Y172/SL1END1 INT_L_X12Y173/BYP_ALT3 INT_L_X12Y173/BYP_ALT5 INT_L_X12Y173/BYP_L3 INT_L_X12Y173/BYP_L5 INT_L_X12Y173/FAN_ALT5 INT_L_X12Y173/FAN_BOUNCE5 INT_L_X12Y173/NE2END1 INT_L_X12Y173/NR1END2 INT_L_X12Y173/SL1BEG1 INT_L_X8Y172/EE2BEG2 INT_L_X8Y172/EE4BEG2 INT_L_X8Y172/ER1BEG3 INT_L_X8Y172/LOGIC_OUTS_L20 INT_R_X11Y172/BYP2 INT_R_X11Y172/BYP_ALT2 INT_R_X11Y172/EE2END3 INT_R_X11Y172/EE4C2 INT_R_X11Y172/EL1END1 INT_R_X11Y172/FAN_ALT1 INT_R_X11Y172/FAN_BOUNCE1 INT_R_X11Y172/NE2BEG1 INT_R_X11Y172/NR1BEG1 INT_R_X11Y173/BYP4 INT_R_X11Y173/BYP5 INT_R_X11Y173/BYP_ALT4 INT_R_X11Y173/BYP_ALT5 INT_R_X11Y173/NE2A1 INT_R_X11Y173/NR1BEG1 INT_R_X11Y173/NR1END1 INT_R_X11Y174/BYP5 INT_R_X11Y174/BYP_ALT5 INT_R_X11Y174/NR1END1 INT_R_X9Y172/EE2A2 INT_R_X9Y172/EE2BEG3 INT_R_X9Y172/EE4A2 INT_R_X9Y172/EL1BEG2 INT_R_X9Y172/ER1END3 INT_R_X9Y173/ER1END_N3_3 VBRK_X29Y179/VBRK_EE2A2 VBRK_X29Y179/VBRK_EE2BEG3 VBRK_X29Y179/VBRK_EE4A2 VBRK_X29Y179/VBRK_EL1BEG2 VBRK_X34Y179/VBRK_EE4C2 VBRK_X34Y180/VBRK_NE2A1 
pips: CLBLL_L_X12Y172/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X12Y173/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X12Y173/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X10Y172/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X8Y172/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y172/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X11Y173/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X11Y173/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X10Y172/INT_L.BYP_ALT5->>BYP_L5 INT_L_X10Y172/INT_L.EE2END2->>EL1BEG1 INT_L_X10Y172/INT_L.EL1END2->>BYP_ALT5 INT_L_X12Y172/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y172/INT_L.EE4END2->>NR1BEG2 INT_L_X12Y172/INT_L.SL1END1->>BYP_ALT4 INT_L_X12Y173/INT_L.BYP_ALT3->>BYP_L3 INT_L_X12Y173/INT_L.BYP_ALT5->>BYP_L5 INT_L_X12Y173/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y173/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X12Y173/INT_L.NE2END1->>SL1BEG1 INT_L_X12Y173/INT_L.NR1END2->>BYP_ALT3 INT_L_X12Y173/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y172/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L20->>EE4BEG2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X11Y172/INT_R.BYP_ALT2->>BYP2 INT_R_X11Y172/INT_R.EE2END3->>FAN_ALT1 INT_R_X11Y172/INT_R.EL1END1->>NE2BEG1 INT_R_X11Y172/INT_R.EL1END1->>NR1BEG1 INT_R_X11Y172/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y172/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X11Y173/INT_R.BYP_ALT4->>BYP4 INT_R_X11Y173/INT_R.BYP_ALT5->>BYP5 INT_R_X11Y173/INT_R.NR1END1->>BYP_ALT4 INT_R_X11Y173/INT_R.NR1END1->>BYP_ALT5 INT_R_X11Y173/INT_R.NR1END1->>NR1BEG1 INT_R_X11Y174/INT_R.BYP_ALT5->>BYP5 INT_R_X11Y174/INT_R.NR1END1->>BYP_ALT5 INT_R_X9Y172/INT_R.ER1END3->>EE2BEG3 INT_R_X9Y172/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[7][3]_i_2_n_0 - 
wires: CLBLM_L_X8Y172/CLBLM_ER1BEG0 CLBLM_L_X8Y172/CLBLM_IMUX1 CLBLM_L_X8Y172/CLBLM_M_A3 CLBLM_R_X7Y172/CLBLM_ER1BEG0 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y172/CLBLM_L_D INT_L_X8Y172/ER1END0 INT_L_X8Y172/IMUX_L1 INT_R_X7Y171/ER1BEG_S0 INT_R_X7Y171/SL1END3 INT_R_X7Y172/ER1BEG0 INT_R_X7Y172/LOGIC_OUTS11 INT_R_X7Y172/SL1BEG3 
pips: CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y172/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y172/INT_L.ER1END0->>IMUX_L1 INT_R_X7Y171/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y172/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sw[3] - 
wires: CLBLM_R_X7Y172/CLBLM_IMUX13 CLBLM_R_X7Y172/CLBLM_IMUX37 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y172/CLBLM_L_B6 CLBLM_R_X7Y172/CLBLM_L_BQ CLBLM_R_X7Y172/CLBLM_L_D4 INT_R_X7Y172/BYP_ALT5 INT_R_X7Y172/BYP_BOUNCE5 INT_R_X7Y172/IMUX13 INT_R_X7Y172/IMUX37 INT_R_X7Y172/LOGIC_OUTS1 
pips: CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y172/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y172/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y172/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X7Y172/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X7Y172/INT_R.LOGIC_OUTS1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ram_memory/ram_reg_0_31_3_3_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_M_C CLBLM_L_X8Y172/CLBLM_NW2A1 CLBLM_R_X7Y172/CLBLM_IMUX41 CLBLM_R_X7Y172/CLBLM_L_D1 CLBLM_R_X7Y172/CLBLM_NW2A1 INT_L_X8Y170/LOGIC_OUTS_L14 INT_L_X8Y170/NL1BEG1 INT_L_X8Y171/NL1END1 INT_L_X8Y171/NW2BEG1 INT_L_X8Y172/NW2A1 INT_R_X7Y172/IMUX41 INT_R_X7Y172/NW2END1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y170/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y171/INT_L.NL1END1->>NW2BEG1 INT_R_X7Y172/INT_R.NW2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regmux[4] - 
wires: CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y172/CLBLM_M_B CLBLM_L_X8Y173/CLBLM_BYP0 CLBLM_L_X8Y173/CLBLM_L_AX CLBLM_L_X8Y174/CLBLM_BYP0 CLBLM_L_X8Y174/CLBLM_BYP4 CLBLM_L_X8Y174/CLBLM_L_AX CLBLM_L_X8Y174/CLBLM_M_BX CLBLM_L_X8Y174/CLBLM_NW2A0 CLBLM_L_X8Y174/CLBLM_NW2A1 CLBLM_L_X8Y175/CLBLM_BYP1 CLBLM_L_X8Y175/CLBLM_M_AX CLBLM_L_X8Y175/CLBLM_NW2A1 CLBLM_R_X7Y174/CLBLM_BYP0 CLBLM_R_X7Y174/CLBLM_BYP1 CLBLM_R_X7Y174/CLBLM_L_AX CLBLM_R_X7Y174/CLBLM_M_AX CLBLM_R_X7Y174/CLBLM_NW2A0 CLBLM_R_X7Y174/CLBLM_NW2A1 CLBLM_R_X7Y175/CLBLM_BYP0 CLBLM_R_X7Y175/CLBLM_BYP1 CLBLM_R_X7Y175/CLBLM_L_AX CLBLM_R_X7Y175/CLBLM_M_AX CLBLM_R_X7Y175/CLBLM_NW2A1 HCLK_L_X25Y182/HCLK_NN2A1 HCLK_L_X25Y182/HCLK_NW2A1 HCLK_R_X22Y182/HCLK_NL1BEG0 HCLK_R_X22Y182/HCLK_NL1END_S3_0 INT_L_X8Y172/LOGIC_OUTS_L13 INT_L_X8Y172/NL1BEG0 INT_L_X8Y172/NL1END_S3_0 INT_L_X8Y172/NN2BEG1 INT_L_X8Y172/NR1BEG1 INT_L_X8Y173/BYP_ALT0 INT_L_X8Y173/BYP_L0 INT_L_X8Y173/FAN_BOUNCE_S3_2 INT_L_X8Y173/NL1END0 INT_L_X8Y173/NN2A1 INT_L_X8Y173/NN2BEG1 INT_L_X8Y173/NR1END1 INT_L_X8Y173/NW2BEG0 INT_L_X8Y173/NW2BEG1 INT_L_X8Y174/BYP_ALT0 INT_L_X8Y174/BYP_ALT4 INT_L_X8Y174/BYP_L0 INT_L_X8Y174/BYP_L4 INT_L_X8Y174/FAN_ALT2 INT_L_X8Y174/FAN_BOUNCE2 INT_L_X8Y174/NN2A1 INT_L_X8Y174/NN2END1 INT_L_X8Y174/NW2A0 INT_L_X8Y174/NW2A1 INT_L_X8Y174/NW2BEG1 INT_L_X8Y175/BYP_ALT1 INT_L_X8Y175/BYP_L1 INT_L_X8Y175/NN2END1 INT_L_X8Y175/NW2A1 INT_R_X7Y173/NW2END_S0_0 INT_R_X7Y174/BYP0 INT_R_X7Y174/BYP1 INT_R_X7Y174/BYP_ALT0 INT_R_X7Y174/BYP_ALT1 INT_R_X7Y174/NL1BEG0 INT_R_X7Y174/NL1END_S3_0 INT_R_X7Y174/NW2END0 INT_R_X7Y174/NW2END1 INT_R_X7Y175/BYP0 INT_R_X7Y175/BYP1 INT_R_X7Y175/BYP_ALT0 INT_R_X7Y175/BYP_ALT1 INT_R_X7Y175/NL1END0 INT_R_X7Y175/NW2END1 
pips: CLBLM_L_X8Y172/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y173/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X8Y174/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X8Y174/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X8Y175/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y174/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y174/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y175/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y175/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y172/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y173/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y173/INT_L.NL1END0->>BYP_ALT0 INT_L_X8Y173/INT_L.NL1END0->>NW2BEG0 INT_L_X8Y173/INT_L.NR1END1->>NN2BEG1 INT_L_X8Y173/INT_L.NR1END1->>NW2BEG1 INT_L_X8Y174/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y174/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y174/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y174/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X8Y174/INT_L.NN2END1->>BYP_ALT4 INT_L_X8Y174/INT_L.NN2END1->>FAN_ALT2 INT_L_X8Y174/INT_L.NN2END1->>NW2BEG1 INT_L_X8Y175/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y175/INT_L.NN2END1->>BYP_ALT1 INT_R_X7Y174/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y174/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y174/INT_R.NW2END0->>BYP_ALT0 INT_R_X7Y174/INT_R.NW2END1->>BYP_ALT1 INT_R_X7Y174/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y175/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y175/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y175/INT_R.NL1END0->>BYP_ALT0 INT_R_X7Y175/INT_R.NW2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

mem[7][7]_i_6_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_IMUX10 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y171/CLBLM_L_A4 CLBLM_L_X8Y171/CLBLM_L_B CLBLM_L_X8Y172/CLBLM_IMUX27 CLBLM_L_X8Y172/CLBLM_IMUX31 CLBLM_L_X8Y172/CLBLM_IMUX40 CLBLM_L_X8Y172/CLBLM_M_B4 CLBLM_L_X8Y172/CLBLM_M_C5 CLBLM_L_X8Y172/CLBLM_M_D1 INT_L_X8Y171/IMUX_L10 INT_L_X8Y171/LOGIC_OUTS_L9 INT_L_X8Y171/NL1BEG0 INT_L_X8Y171/NL1END_S3_0 INT_L_X8Y171/NR1BEG1 INT_L_X8Y172/GFAN1 INT_L_X8Y172/IMUX_L27 INT_L_X8Y172/IMUX_L31 INT_L_X8Y172/IMUX_L40 INT_L_X8Y172/NL1END0 INT_L_X8Y172/NR1END1 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L9->>IMUX_L10 INT_L_X8Y171/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X8Y171/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X8Y172/INT_L.GFAN1->>IMUX_L31 INT_L_X8Y172/INT_L.NL1END0->>IMUX_L40 INT_L_X8Y172/INT_L.NR1END1->>GFAN1 INT_L_X8Y172/INT_L.NR1END1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ram_memory/ram_reg_0_31_4_4_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y171/CLBLM_M_D CLBLM_L_X8Y172/CLBLM_IMUX18 CLBLM_L_X8Y172/CLBLM_M_B2 INT_L_X8Y171/LOGIC_OUTS_L15 INT_L_X8Y171/NR1BEG3 INT_L_X8Y172/FAN_ALT1 INT_L_X8Y172/FAN_BOUNCE1 INT_L_X8Y172/IMUX_L18 INT_L_X8Y172/NR1END3 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y172/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y172/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y172/INT_L.NR1END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regmux[5] - 
wires: CLBLL_L_X12Y174/CLBLL_BYP4 CLBLL_L_X12Y174/CLBLL_EL1BEG1 CLBLL_L_X12Y174/CLBLL_LL_BX CLBLL_L_X12Y175/CLBLL_BYP4 CLBLL_L_X12Y175/CLBLL_EL1BEG1 CLBLL_L_X12Y175/CLBLL_LL_BX CLBLM_L_X10Y173/CLBLM_EE2BEG2 CLBLM_L_X10Y174/CLBLM_BYP4 CLBLM_L_X10Y174/CLBLM_EE2BEG2 CLBLM_L_X10Y174/CLBLM_EL1BEG1 CLBLM_L_X10Y174/CLBLM_IMUX19 CLBLM_L_X10Y174/CLBLM_L_B2 CLBLM_L_X10Y174/CLBLM_M_BX CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y172/CLBLM_M_C CLBLM_R_X11Y174/CLBLM_BYP2 CLBLM_R_X11Y174/CLBLM_BYP3 CLBLM_R_X11Y174/CLBLM_EL1BEG1 CLBLM_R_X11Y174/CLBLM_L_CX CLBLM_R_X11Y174/CLBLM_M_CX CLBLM_R_X11Y175/CLBLM_BYP4 CLBLM_R_X11Y175/CLBLM_BYP5 CLBLM_R_X11Y175/CLBLM_EL1BEG1 CLBLM_R_X11Y175/CLBLM_L_BX CLBLM_R_X11Y175/CLBLM_M_BX DSP_R_X9Y170/DSP_EE2BEG2_3 DSP_R_X9Y170/DSP_EE2BEG2_4 DSP_R_X9Y170/DSP_EL1BEG1_4 HCLK_L_X31Y182/HCLK_NE2BEG1 HCLK_R_X32Y182/HCLK_NN2A2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y174/INT_INTERFACE_EL1BEG1 INT_L_X10Y173/EE2A2 INT_L_X10Y174/BYP_ALT4 INT_L_X10Y174/BYP_L4 INT_L_X10Y174/EE2A2 INT_L_X10Y174/EL1END1 INT_L_X10Y174/IMUX_L19 INT_L_X10Y174/NE2BEG1 INT_L_X10Y175/NE2A1 INT_L_X12Y174/BYP_ALT4 INT_L_X12Y174/BYP_L4 INT_L_X12Y174/EL1END1 INT_L_X12Y175/BYP_ALT4 INT_L_X12Y175/BYP_L4 INT_L_X12Y175/EL1END1 INT_L_X8Y172/LOGIC_OUTS_L14 INT_L_X8Y172/NE2BEG2 INT_L_X8Y173/NE2A2 INT_R_X11Y173/EE2END2 INT_R_X11Y173/NN2BEG2 INT_R_X11Y174/BYP2 INT_R_X11Y174/BYP3 INT_R_X11Y174/BYP_ALT2 INT_R_X11Y174/BYP_ALT3 INT_R_X11Y174/EE2END2 INT_R_X11Y174/EL1BEG1 INT_R_X11Y174/NN2A2 INT_R_X11Y175/BYP4 INT_R_X11Y175/BYP5 INT_R_X11Y175/BYP_ALT4 INT_R_X11Y175/BYP_ALT5 INT_R_X11Y175/EL1BEG1 INT_R_X11Y175/NE2END1 INT_R_X11Y175/NN2END2 INT_R_X9Y173/EE2BEG2 INT_R_X9Y173/NE2END2 INT_R_X9Y173/NR1BEG2 INT_R_X9Y174/EE2BEG2 INT_R_X9Y174/EL1BEG1 INT_R_X9Y174/NR1END2 VBRK_X29Y180/VBRK_EE2BEG2 VBRK_X29Y181/VBRK_EE2BEG2 VBRK_X29Y181/VBRK_EL1BEG1 VBRK_X34Y181/VBRK_EL1BEG1 VBRK_X34Y183/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y174/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X12Y175/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X10Y174/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y172/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X11Y175/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X11Y175/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X10Y174/INT_L.BYP_ALT4->>BYP_L4 INT_L_X10Y174/INT_L.EL1END1->>BYP_ALT4 INT_L_X10Y174/INT_L.EL1END1->>IMUX_L19 INT_L_X10Y174/INT_L.EL1END1->>NE2BEG1 INT_L_X12Y174/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y174/INT_L.EL1END1->>BYP_ALT4 INT_L_X12Y175/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y175/INT_L.EL1END1->>BYP_ALT4 INT_L_X8Y172/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_R_X11Y173/INT_R.EE2END2->>NN2BEG2 INT_R_X11Y174/INT_R.BYP_ALT2->>BYP2 INT_R_X11Y174/INT_R.BYP_ALT3->>BYP3 INT_R_X11Y174/INT_R.EE2END2->>BYP_ALT2 INT_R_X11Y174/INT_R.EE2END2->>BYP_ALT3 INT_R_X11Y174/INT_R.EE2END2->>EL1BEG1 INT_R_X11Y175/INT_R.BYP_ALT4->>BYP4 INT_R_X11Y175/INT_R.BYP_ALT5->>BYP5 INT_R_X11Y175/INT_R.NE2END1->>BYP_ALT4 INT_R_X11Y175/INT_R.NN2END2->>BYP_ALT5 INT_R_X11Y175/INT_R.NN2END2->>EL1BEG1 INT_R_X9Y173/INT_R.NE2END2->>EE2BEG2 INT_R_X9Y173/INT_R.NE2END2->>NR1BEG2 INT_R_X9Y174/INT_R.NR1END2->>EE2BEG2 INT_R_X9Y174/INT_R.NR1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_memory/ram_reg_0_31_5_5_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y171/CLBLM_M_A CLBLM_L_X8Y172/CLBLM_IMUX32 CLBLM_L_X8Y172/CLBLM_M_C1 INT_L_X8Y171/LOGIC_OUTS_L12 INT_L_X8Y171/NR1BEG0 INT_L_X8Y172/IMUX_L32 INT_L_X8Y172/NR1END0 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y172/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regmux[6] - 
wires: CLBLM_L_X10Y173/CLBLM_BYP1 CLBLM_L_X10Y173/CLBLM_EE2A0 CLBLM_L_X10Y173/CLBLM_M_AX CLBLM_L_X10Y174/CLBLM_BYP3 CLBLM_L_X10Y174/CLBLM_IMUX33 CLBLM_L_X10Y174/CLBLM_L_C1 CLBLM_L_X10Y174/CLBLM_M_CX CLBLM_L_X10Y175/CLBLM_BYP0 CLBLM_L_X10Y175/CLBLM_BYP1 CLBLM_L_X10Y175/CLBLM_EE2A0 CLBLM_L_X10Y175/CLBLM_L_AX CLBLM_L_X10Y175/CLBLM_M_AX CLBLM_L_X10Y175/CLBLM_NE4C0 CLBLM_L_X10Y176/CLBLM_BYP1 CLBLM_L_X10Y176/CLBLM_M_AX CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y171/CLBLM_L_A CLBLM_L_X8Y175/CLBLM_BYP0 CLBLM_L_X8Y175/CLBLM_L_AX CLBLM_R_X11Y174/CLBLM_BYP6 CLBLM_R_X11Y174/CLBLM_M_DX DSP_R_X9Y170/DSP_EE2A0_3 DSP_R_X9Y175/DSP_EE2A0_0 DSP_R_X9Y175/DSP_NE4C0_0 HCLK_L_X25Y182/HCLK_NN2A0 HCLK_L_X25Y182/HCLK_NN2END_S2_0 HCLK_L_X31Y182/HCLK_EL1BEG3 HCLK_L_X31Y182/HCLK_SL1END0 HCLK_R_X26Y182/HCLK_NE6D0 INT_INTERFACE_R_X9Y173/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X9Y175/INT_INTERFACE_NE4C0 INT_L_X10Y173/BYP_ALT1 INT_L_X10Y173/BYP_L1 INT_L_X10Y173/EE2END0 INT_L_X10Y173/NR1BEG0 INT_L_X10Y174/BYP_ALT3 INT_L_X10Y174/BYP_L3 INT_L_X10Y174/EL1BEG3 INT_L_X10Y174/IMUX_L33 INT_L_X10Y174/NL1BEG_N3 INT_L_X10Y174/NR1END0 INT_L_X10Y174/SL1END0 INT_L_X10Y175/BYP_ALT0 INT_L_X10Y175/BYP_ALT1 INT_L_X10Y175/BYP_L0 INT_L_X10Y175/BYP_L1 INT_L_X10Y175/EE2END0 INT_L_X10Y175/EL1BEG_N3 INT_L_X10Y175/NE6END0 INT_L_X10Y175/NR1BEG0 INT_L_X10Y175/SL1BEG0 INT_L_X10Y176/BYP_ALT1 INT_L_X10Y176/BYP_L1 INT_L_X10Y176/NR1END0 INT_L_X8Y171/LOGIC_OUTS_L8 INT_L_X8Y171/NE6BEG0 INT_L_X8Y171/NN2BEG0 INT_L_X8Y172/NN2A0 INT_L_X8Y172/NN2END_S2_0 INT_L_X8Y173/EE2BEG0 INT_L_X8Y173/NN2BEG0 INT_L_X8Y173/NN2END0 INT_L_X8Y174/NN2A0 INT_L_X8Y174/NN2END_S2_0 INT_L_X8Y175/BYP_ALT0 INT_L_X8Y175/BYP_L0 INT_L_X8Y175/EE2BEG0 INT_L_X8Y175/NN2END0 INT_R_X11Y174/BYP6 INT_R_X11Y174/BYP_ALT6 INT_R_X11Y174/EL1END3 INT_R_X9Y171/NE6A0 INT_R_X9Y172/NE6B0 INT_R_X9Y173/EE2A0 INT_R_X9Y173/NE6C0 INT_R_X9Y174/NE6D0 INT_R_X9Y175/EE2A0 INT_R_X9Y175/NE6E0 VBRK_X29Y180/VBRK_EE2A0 VBRK_X29Y183/VBRK_EE2A0 VBRK_X29Y183/VBRK_NE4C0 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X10Y174/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y175/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y175/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X10Y176/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y175/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y174/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X10Y173/INT_L.BYP_ALT1->>BYP_L1 INT_L_X10Y173/INT_L.EE2END0->>BYP_ALT1 INT_L_X10Y173/INT_L.EE2END0->>NR1BEG0 INT_L_X10Y174/INT_L.BYP_ALT3->>BYP_L3 INT_L_X10Y174/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X10Y174/INT_L.NR1END0->>NL1BEG_N3 INT_L_X10Y174/INT_L.SL1END0->>IMUX_L33 INT_L_X10Y175/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y175/INT_L.BYP_ALT1->>BYP_L1 INT_L_X10Y175/INT_L.EE2END0->>BYP_ALT0 INT_L_X10Y175/INT_L.EE2END0->>BYP_ALT1 INT_L_X10Y175/INT_L.NE6END0->>EL1BEG_N3 INT_L_X10Y175/INT_L.NE6END0->>NR1BEG0 INT_L_X10Y175/INT_L.NE6END0->>SL1BEG0 INT_L_X10Y176/INT_L.BYP_ALT1->>BYP_L1 INT_L_X10Y176/INT_L.NR1END0->>BYP_ALT1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X8Y171/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X8Y173/INT_L.NN2END0->>EE2BEG0 INT_L_X8Y173/INT_L.NN2END0->>NN2BEG0 INT_L_X8Y175/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y175/INT_L.NN2END0->>BYP_ALT0 INT_L_X8Y175/INT_L.NN2END0->>EE2BEG0 INT_R_X11Y174/INT_R.BYP_ALT6->>BYP6 INT_R_X11Y174/INT_R.EL1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_memory/ram_reg_0_31_6_6_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_IMUX3 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y171/CLBLM_L_A2 CLBLM_L_X8Y171/CLBLM_M_B INT_L_X8Y171/IMUX_L3 INT_L_X8Y171/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y171/INT_L.LOGIC_OUTS_L13->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/data_path_i/registros/mem - 
wires: CLBLL_L_X12Y175/CLBLL_WW2A1 CLBLL_L_X12Y176/CLBLL_NE2A1 CLBLM_L_X10Y172/CLBLM_EE2BEG1 CLBLM_L_X10Y175/CLBLM_FAN7 CLBLM_L_X10Y175/CLBLM_M_CE CLBLM_L_X8Y173/CLBLM_FAN6 CLBLM_L_X8Y173/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y173/CLBLM_L_CE CLBLM_L_X8Y173/CLBLM_M_D CLBLM_L_X8Y173/CLBLM_M_DMUX CLBLM_R_X11Y172/CLBLM_FAN6 CLBLM_R_X11Y172/CLBLM_L_CE CLBLM_R_X11Y175/CLBLM_FAN6 CLBLM_R_X11Y175/CLBLM_L_CE CLBLM_R_X11Y175/CLBLM_WW2A1 CLBLM_R_X11Y176/CLBLM_NE2A1 DSP_R_X9Y170/DSP_EE2BEG1_2 HCLK_R_X32Y182/HCLK_NR1BEG1 INT_INTERFACE_R_X9Y172/INT_INTERFACE_EE2BEG1 INT_L_X10Y172/EE2A1 INT_L_X10Y175/FAN_ALT7 INT_L_X10Y175/FAN_L7 INT_L_X10Y175/WW2END1 INT_L_X12Y175/SL1END1 INT_L_X12Y175/WW2BEG1 INT_L_X12Y176/NE2END1 INT_L_X12Y176/SL1BEG1 INT_L_X8Y172/SE2A1 INT_L_X8Y173/FAN_ALT6 INT_L_X8Y173/FAN_L6 INT_L_X8Y173/LOGIC_OUTS_L23 INT_L_X8Y173/SE2BEG1 INT_R_X11Y172/EE2END1 INT_R_X11Y172/FAN6 INT_R_X11Y172/FAN_ALT6 INT_R_X11Y172/NN2BEG1 INT_R_X11Y173/NN2A1 INT_R_X11Y174/NN2END1 INT_R_X11Y174/NR1BEG1 INT_R_X11Y175/FAN6 INT_R_X11Y175/FAN_ALT6 INT_R_X11Y175/NE2BEG1 INT_R_X11Y175/NR1END1 INT_R_X11Y175/WW2A1 INT_R_X11Y176/NE2A1 INT_R_X9Y172/EE2BEG1 INT_R_X9Y172/SE2END1 VBRK_X29Y179/VBRK_EE2BEG1 VBRK_X34Y183/VBRK_WW2A1 VBRK_X34Y184/VBRK_NE2A1 
pips: CLBLM_L_X10Y175/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y173/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y173/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y173/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X11Y172/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y175/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y175/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y175/INT_L.WW2END1->>FAN_ALT7 INT_L_X12Y175/INT_L.SL1END1->>WW2BEG1 INT_L_X12Y176/INT_L.NE2END1->>SL1BEG1 INT_L_X8Y173/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y173/INT_L.LOGIC_OUTS_L23->>FAN_ALT6 INT_L_X8Y173/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_R_X11Y172/INT_R.EE2END1->>FAN_ALT6 INT_R_X11Y172/INT_R.EE2END1->>NN2BEG1 INT_R_X11Y172/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y174/INT_R.NN2END1->>NR1BEG1 INT_R_X11Y175/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y175/INT_R.NR1END1->>FAN_ALT6 INT_R_X11Y175/INT_R.NR1END1->>NE2BEG1 INT_R_X9Y172/INT_R.SE2END1->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regmux[7] - 
wires: CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y172/CLBLM_M_D CLBLM_L_X8Y173/CLBLM_BYP1 CLBLM_L_X8Y173/CLBLM_BYP5 CLBLM_L_X8Y173/CLBLM_L_BX CLBLM_L_X8Y173/CLBLM_M_AX CLBLM_L_X8Y173/CLBLM_WR1END0 CLBLM_L_X8Y174/CLBLM_BYP3 CLBLM_L_X8Y174/CLBLM_BYP5 CLBLM_L_X8Y174/CLBLM_L_BX CLBLM_L_X8Y174/CLBLM_M_CX CLBLM_L_X8Y175/CLBLM_BYP4 CLBLM_L_X8Y175/CLBLM_BYP5 CLBLM_L_X8Y175/CLBLM_L_BX CLBLM_L_X8Y175/CLBLM_M_BX CLBLM_L_X8Y176/CLBLM_BYP1 CLBLM_L_X8Y176/CLBLM_M_AX CLBLM_R_X7Y173/CLBLM_BYP0 CLBLM_R_X7Y173/CLBLM_L_AX CLBLM_R_X7Y173/CLBLM_WR1END0 HCLK_L_X25Y182/HCLK_NL1BEG2 HCLK_R_X26Y182/HCLK_NW2A1 INT_L_X8Y172/LOGIC_OUTS_L15 INT_L_X8Y172/NL1BEG2 INT_L_X8Y172/NN2BEG3 INT_L_X8Y172/WR1BEG_S0 INT_L_X8Y173/BYP_ALT1 INT_L_X8Y173/BYP_ALT5 INT_L_X8Y173/BYP_L1 INT_L_X8Y173/BYP_L5 INT_L_X8Y173/EL1BEG1 INT_L_X8Y173/NL1END2 INT_L_X8Y173/NN2A3 INT_L_X8Y173/SR1BEG_S0 INT_L_X8Y173/SR1END3 INT_L_X8Y173/WR1BEG0 INT_L_X8Y174/BYP_ALT3 INT_L_X8Y174/BYP_ALT5 INT_L_X8Y174/BYP_L3 INT_L_X8Y174/BYP_L5 INT_L_X8Y174/FAN_ALT3 INT_L_X8Y174/FAN_BOUNCE3 INT_L_X8Y174/NL1BEG2 INT_L_X8Y174/NN2END3 INT_L_X8Y174/SR1BEG3 INT_L_X8Y174/SR1END_N3_3 INT_L_X8Y175/BYP_ALT4 INT_L_X8Y175/BYP_ALT5 INT_L_X8Y175/BYP_L4 INT_L_X8Y175/BYP_L5 INT_L_X8Y175/NL1BEG1 INT_L_X8Y175/NL1END2 INT_L_X8Y175/NW2END1 INT_L_X8Y176/BYP_ALT1 INT_L_X8Y176/BYP_L1 INT_L_X8Y176/NL1END1 INT_R_X7Y172/WR1END_S1_0 INT_R_X7Y173/BYP0 INT_R_X7Y173/BYP_ALT0 INT_R_X7Y173/WR1END0 INT_R_X9Y173/EL1END1 INT_R_X9Y173/NR1BEG1 INT_R_X9Y174/NR1END1 INT_R_X9Y174/NW2BEG1 INT_R_X9Y175/NW2A1 
pips: CLBLM_L_X8Y172/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y173/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y173/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X8Y174/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y174/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X8Y175/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X8Y175/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X8Y176/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y173/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X8Y172/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X8Y172/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_L_X8Y173/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y173/INT_L.BYP_ALT5->>BYP_L5 INT_L_X8Y173/INT_L.NL1END2->>BYP_ALT5 INT_L_X8Y173/INT_L.NL1END2->>EL1BEG1 INT_L_X8Y173/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X8Y173/INT_L.SR1END3->>SR1BEG_S0 INT_L_X8Y174/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y174/INT_L.BYP_ALT5->>BYP_L5 INT_L_X8Y174/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y174/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X8Y174/INT_L.NN2END3->>BYP_ALT3 INT_L_X8Y174/INT_L.NN2END3->>FAN_ALT3 INT_L_X8Y174/INT_L.NN2END3->>NL1BEG2 INT_L_X8Y174/INT_L.NN2END3->>SR1BEG3 INT_L_X8Y175/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y175/INT_L.BYP_ALT5->>BYP_L5 INT_L_X8Y175/INT_L.NL1END2->>BYP_ALT5 INT_L_X8Y175/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y175/INT_L.NW2END1->>BYP_ALT4 INT_L_X8Y176/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y176/INT_L.NL1END1->>BYP_ALT1 INT_R_X7Y173/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y173/INT_R.WR1END0->>BYP_ALT0 INT_R_X9Y173/INT_R.EL1END1->>NR1BEG1 INT_R_X9Y174/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_memory/ram_reg_0_31_7_7_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y171/CLBLM_M_C CLBLM_L_X8Y172/CLBLM_IMUX45 CLBLM_L_X8Y172/CLBLM_M_D2 INT_L_X8Y171/LOGIC_OUTS_L14 INT_L_X8Y171/NR1BEG2 INT_L_X8Y172/IMUX_L45 INT_L_X8Y172/NR1END2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X8Y172/INT_L.NR1END2->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_31_7_7_i_1_n_0 - 
wires: CLBLM_L_X8Y171/CLBLM_BYP3 CLBLM_L_X8Y171/CLBLM_M_CX CLBLM_L_X8Y172/CLBLM_ER1BEG2 CLBLM_L_X8Y172/CLBLM_IMUX43 CLBLM_L_X8Y172/CLBLM_M_D6 CLBLM_R_X7Y172/CLBLM_ER1BEG2 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y172/CLBLM_M_B INT_L_X8Y171/BYP_ALT3 INT_L_X8Y171/BYP_L3 INT_L_X8Y171/SL1END2 INT_L_X8Y172/ER1END2 INT_L_X8Y172/FAN_ALT5 INT_L_X8Y172/FAN_BOUNCE5 INT_L_X8Y172/IMUX_L43 INT_L_X8Y172/SL1BEG2 INT_R_X7Y172/ER1BEG2 INT_R_X7Y172/LOGIC_OUTS13 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y171/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y171/INT_L.SL1END2->>BYP_ALT3 INT_L_X8Y172/INT_L.ER1END2->>FAN_ALT5 INT_L_X8Y172/INT_L.ER1END2->>SL1BEG2 INT_L_X8Y172/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y172/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_R_X7Y172/INT_R.LOGIC_OUTS13->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mem[7][7]_i_9_n_0 - 
wires: CLBLM_L_X8Y167/CLBLM_IMUX24 CLBLM_L_X8Y167/CLBLM_IMUX32 CLBLM_L_X8Y167/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y167/CLBLM_M_A CLBLM_L_X8Y167/CLBLM_M_B5 CLBLM_L_X8Y167/CLBLM_M_C1 INT_L_X8Y167/IMUX_L24 INT_L_X8Y167/IMUX_L32 INT_L_X8Y167/LOGIC_OUTS_L12 
pips: CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y167/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y167/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y167/INT_L.LOGIC_OUTS_L12->>IMUX_L24 INT_L_X8Y167/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/O - 
wires: CLBLM_L_X10Y161/CLBLM_EE2A3 CLBLM_L_X10Y161/CLBLM_EL1BEG1 CLBLM_L_X10Y161/CLBLM_ER1BEG3 CLBLM_L_X10Y161/CLBLM_IMUX14 CLBLM_L_X10Y161/CLBLM_IMUX3 CLBLM_L_X10Y161/CLBLM_IMUX38 CLBLM_L_X10Y161/CLBLM_L_A2 CLBLM_L_X10Y161/CLBLM_L_B1 CLBLM_L_X10Y161/CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_IMUX26 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y161/CLBLM_L_B4 CLBLM_L_X8Y161/CLBLM_M_D CLBLM_L_X8Y162/CLBLM_IMUX20 CLBLM_L_X8Y162/CLBLM_IMUX36 CLBLM_L_X8Y162/CLBLM_L_C2 CLBLM_L_X8Y162/CLBLM_L_D2 DSP_R_X9Y160/DSP_EE2A3_1 DSP_R_X9Y160/DSP_EL1BEG1_1 DSP_R_X9Y160/DSP_ER1BEG3_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EE2A3 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_ER1BEG3 INT_L_X10Y161/EE2END3 INT_L_X10Y161/EL1END1 INT_L_X10Y161/ER1END3 INT_L_X10Y161/IMUX_L14 INT_L_X10Y161/IMUX_L3 INT_L_X10Y161/IMUX_L38 INT_L_X10Y162/ER1END_N3_3 INT_L_X8Y161/EE2BEG3 INT_L_X8Y161/EL1BEG2 INT_L_X8Y161/IMUX_L26 INT_L_X8Y161/LOGIC_OUTS_L15 INT_L_X8Y161/NL1BEG2 INT_L_X8Y161/SR1BEG_S0 INT_L_X8Y162/IMUX_L20 INT_L_X8Y162/IMUX_L36 INT_L_X8Y162/NL1END2 INT_R_X9Y161/EE2A3 INT_R_X9Y161/EL1BEG1 INT_R_X9Y161/EL1END2 INT_R_X9Y161/ER1BEG3 VBRK_X29Y168/VBRK_EE2A3 VBRK_X29Y168/VBRK_EL1BEG1 VBRK_X29Y168/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y161/INT_L.EE2END3->>IMUX_L14 INT_L_X10Y161/INT_L.EL1END1->>IMUX_L3 INT_L_X10Y161/INT_L.ER1END3->>IMUX_L38 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X8Y161/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y161/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X8Y162/INT_L.NL1END2->>IMUX_L20 INT_L_X8Y162/INT_L.NL1END2->>IMUX_L36 INT_R_X9Y161/INT_R.EL1END2->>EL1BEG1 INT_R_X9Y161/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/D - 
wires: CLBLM_L_X10Y161/CLBLM_ER1BEG0 CLBLM_L_X10Y161/CLBLM_IMUX35 CLBLM_L_X10Y161/CLBLM_M_C6 CLBLM_L_X10Y162/CLBLM_WR1END1 CLBLM_L_X8Y160/CLBLM_IMUX31 CLBLM_L_X8Y160/CLBLM_IMUX47 CLBLM_L_X8Y160/CLBLM_IMUX8 CLBLM_L_X8Y160/CLBLM_M_A5 CLBLM_L_X8Y160/CLBLM_M_C5 CLBLM_L_X8Y160/CLBLM_M_D5 CLBLM_L_X8Y161/CLBLM_BYP6 CLBLM_L_X8Y161/CLBLM_EL1BEG0 CLBLM_L_X8Y161/CLBLM_M_DX CLBLM_L_X8Y162/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_EL1BEG0 CLBLM_R_X7Y161/CLBLM_IMUX19 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y161/CLBLM_L_B2 CLBLM_R_X7Y161/CLBLM_L_BQ CLBLM_R_X7Y162/CLBLM_IMUX19 CLBLM_R_X7Y162/CLBLM_IMUX42 CLBLM_R_X7Y162/CLBLM_L_B2 CLBLM_R_X7Y162/CLBLM_L_D6 CLBLM_R_X7Y162/CLBLM_WR1END1 DSP_R_X9Y160/DSP_ER1BEG0_1 DSP_R_X9Y160/DSP_WR1END1_2 INT_INTERFACE_R_X9Y161/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X9Y162/INT_INTERFACE_WR1END1 INT_L_X10Y161/BYP_ALT1 INT_L_X10Y161/BYP_BOUNCE1 INT_L_X10Y161/ER1END0 INT_L_X10Y161/IMUX_L35 INT_L_X10Y161/NR1BEG0 INT_L_X10Y162/NR1END0 INT_L_X10Y162/WR1BEG1 INT_L_X8Y160/EL1BEG3 INT_L_X8Y160/EL1END_S3_0 INT_L_X8Y160/IMUX_L31 INT_L_X8Y160/IMUX_L47 INT_L_X8Y160/IMUX_L8 INT_L_X8Y160/SL1END0 INT_L_X8Y161/BYP_ALT6 INT_L_X8Y161/BYP_L6 INT_L_X8Y161/EL1BEG_N3 INT_L_X8Y161/EL1END0 INT_L_X8Y161/SL1BEG0 INT_L_X8Y161/WL1END3 INT_L_X8Y162/WL1END_N1_3 INT_L_X8Y162/WR1BEG1 INT_R_X7Y161/EL1BEG0 INT_R_X7Y161/IMUX19 INT_R_X7Y161/LOGIC_OUTS1 INT_R_X7Y162/IMUX19 INT_R_X7Y162/IMUX42 INT_R_X7Y162/WR1END1 INT_R_X9Y160/EL1END3 INT_R_X9Y160/ER1BEG_S0 INT_R_X9Y161/ER1BEG0 INT_R_X9Y161/WL1BEG3 INT_R_X9Y162/WL1BEG_N3 INT_R_X9Y162/WR1END1 VBRK_X29Y168/VBRK_ER1BEG0 VBRK_X29Y169/VBRK_WR1END1 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y161/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y161/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X10Y161/INT_L.ER1END0->>BYP_ALT1 INT_L_X10Y161/INT_L.ER1END0->>NR1BEG0 INT_L_X10Y162/INT_L.NR1END0->>WR1BEG1 INT_L_X8Y160/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X8Y160/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X8Y160/INT_L.SL1END0->>IMUX_L8 INT_L_X8Y161/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y161/INT_L.EL1END0->>EL1BEG_N3 INT_L_X8Y161/INT_L.EL1END0->>SL1BEG0 INT_L_X8Y161/INT_L.WL1END3->>BYP_ALT6 INT_L_X8Y162/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X7Y161/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X7Y161/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y162/INT_R.WR1END1->>IMUX19 INT_R_X7Y162/INT_R.WR1END1->>IMUX42 INT_R_X9Y160/INT_R.EL1END3->>ER1BEG_S0 INT_R_X9Y162/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_0_0/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/O - 
wires: CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y161/CLBLM_M_A CLBLM_L_X8Y161/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_IMUX31 CLBLM_R_X7Y161/CLBLM_M_C5 CLBLM_R_X7Y161/CLBLM_WR1END1 INT_L_X8Y161/LOGIC_OUTS_L12 INT_L_X8Y161/WR1BEG1 INT_R_X7Y161/IMUX31 INT_R_X7Y161/NL1BEG0 INT_R_X7Y161/NL1END_S3_0 INT_R_X7Y161/WR1END1 INT_R_X7Y162/NL1END0 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X8Y161/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y161/INT_R.NL1END_S3_0->>IMUX31 INT_R_X7Y161/INT_R.WR1END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/D - 
wires: CLBLM_L_X8Y161/CLBLM_BYP1 CLBLM_L_X8Y161/CLBLM_ER1BEG0 CLBLM_L_X8Y161/CLBLM_M_AX CLBLM_R_X7Y161/CLBLM_ER1BEG0 CLBLM_R_X7Y162/CLBLM_IMUX18 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y162/CLBLM_M_B2 CLBLM_R_X7Y162/CLBLM_M_BQ INT_L_X8Y161/BYP_ALT1 INT_L_X8Y161/BYP_L1 INT_L_X8Y161/ER1END0 INT_R_X7Y160/ER1BEG_S0 INT_R_X7Y160/SR1END3 INT_R_X7Y161/ER1BEG0 INT_R_X7Y161/SR1BEG3 INT_R_X7Y161/SR1END2 INT_R_X7Y161/SR1END_N3_3 INT_R_X7Y162/IMUX18 INT_R_X7Y162/LOGIC_OUTS5 INT_R_X7Y162/SR1BEG2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y161/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y161/INT_L.ER1END0->>BYP_ALT1 INT_R_X7Y160/INT_R.SR1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SR1END2->>SR1BEG3 INT_R_X7Y162/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y162/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_10_10/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/O - 
wires: CLBLM_L_X10Y161/CLBLM_EE2A1 CLBLM_L_X10Y161/CLBLM_IMUX10 CLBLM_L_X10Y161/CLBLM_IMUX43 CLBLM_L_X10Y161/CLBLM_L_A4 CLBLM_L_X10Y161/CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_IMUX19 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y161/CLBLM_L_B2 CLBLM_L_X8Y161/CLBLM_M_B CLBLM_L_X8Y162/CLBLM_IMUX34 CLBLM_L_X8Y162/CLBLM_IMUX42 CLBLM_L_X8Y162/CLBLM_L_C6 CLBLM_L_X8Y162/CLBLM_L_D6 DSP_R_X9Y160/DSP_EE2A1_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_EE2A1 INT_L_X10Y161/EE2END1 INT_L_X10Y161/IMUX_L10 INT_L_X10Y161/IMUX_L43 INT_L_X8Y161/EE2BEG1 INT_L_X8Y161/IMUX_L19 INT_L_X8Y161/LOGIC_OUTS_L13 INT_L_X8Y161/NR1BEG1 INT_L_X8Y162/IMUX_L34 INT_L_X8Y162/IMUX_L42 INT_L_X8Y162/NR1END1 INT_R_X9Y161/EE2A1 VBRK_X29Y168/VBRK_EE2A1 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y161/INT_L.EE2END1->>IMUX_L10 INT_L_X10Y161/INT_L.EE2END1->>IMUX_L43 INT_L_X8Y161/INT_L.LOGIC_OUTS_L13->>EE2BEG1 INT_L_X8Y161/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X8Y161/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y162/INT_L.NR1END1->>IMUX_L34 INT_L_X8Y162/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/D - 
wires: CLBLM_L_X8Y160/CLBLM_ER1BEG1 CLBLM_L_X8Y160/CLBLM_IMUX35 CLBLM_L_X8Y160/CLBLM_IMUX4 CLBLM_L_X8Y160/CLBLM_IMUX43 CLBLM_L_X8Y160/CLBLM_M_A6 CLBLM_L_X8Y160/CLBLM_M_C6 CLBLM_L_X8Y160/CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_BYP4 CLBLM_L_X8Y161/CLBLM_M_BX CLBLM_R_X7Y160/CLBLM_ER1BEG1 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y160/CLBLM_L_AQ CLBLM_R_X7Y161/CLBLM_IMUX25 CLBLM_R_X7Y161/CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_IMUX16 CLBLM_R_X7Y162/CLBLM_IMUX41 CLBLM_R_X7Y162/CLBLM_L_B3 CLBLM_R_X7Y162/CLBLM_L_D1 INT_L_X8Y160/ER1END1 INT_L_X8Y160/IMUX_L35 INT_L_X8Y160/IMUX_L4 INT_L_X8Y160/IMUX_L43 INT_L_X8Y160/NR1BEG1 INT_L_X8Y161/BYP_ALT4 INT_L_X8Y161/BYP_L4 INT_L_X8Y161/NR1END1 INT_R_X7Y160/ER1BEG1 INT_R_X7Y160/LOGIC_OUTS0 INT_R_X7Y160/NR1BEG0 INT_R_X7Y161/IMUX25 INT_R_X7Y161/NR1BEG0 INT_R_X7Y161/NR1END0 INT_R_X7Y162/IMUX16 INT_R_X7Y162/IMUX41 INT_R_X7Y162/NR1END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y160/INT_L.ER1END1->>IMUX_L35 INT_L_X8Y160/INT_L.ER1END1->>IMUX_L4 INT_L_X8Y160/INT_L.ER1END1->>IMUX_L43 INT_L_X8Y160/INT_L.ER1END1->>NR1BEG1 INT_L_X8Y161/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y161/INT_L.NR1END1->>BYP_ALT4 INT_R_X7Y160/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y161/INT_R.NR1END0->>IMUX25 INT_R_X7Y161/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y162/INT_R.NR1END0->>IMUX16 INT_R_X7Y162/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_1_1/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/O - 
wires: CLBLM_L_X10Y161/CLBLM_ER1BEG2 CLBLM_L_X10Y161/CLBLM_IMUX6 CLBLM_L_X10Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_IMUX14 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y161/CLBLM_L_B1 CLBLM_L_X8Y161/CLBLM_M_C CLBLM_L_X8Y161/CLBLM_M_CMUX CLBLM_L_X8Y162/CLBLM_IMUX33 CLBLM_L_X8Y162/CLBLM_IMUX41 CLBLM_L_X8Y162/CLBLM_L_C1 CLBLM_L_X8Y162/CLBLM_L_D1 DSP_R_X9Y160/DSP_ER1BEG2_1 INT_INTERFACE_R_X9Y161/INT_INTERFACE_ER1BEG2 INT_L_X10Y161/ER1END2 INT_L_X10Y161/IMUX_L6 INT_L_X8Y161/ER1BEG1 INT_L_X8Y161/IMUX_L14 INT_L_X8Y161/LOGIC_OUTS_L22 INT_L_X8Y161/NL1BEG_N3 INT_L_X8Y161/NR1BEG0 INT_L_X8Y162/IMUX_L33 INT_L_X8Y162/IMUX_L41 INT_L_X8Y162/NR1END0 INT_R_X9Y161/ER1BEG2 INT_R_X9Y161/ER1END1 VBRK_X29Y168/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y161/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y161/INT_L.ER1END2->>IMUX_L6 INT_L_X8Y161/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X8Y161/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X8Y161/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X8Y162/INT_L.NR1END0->>IMUX_L33 INT_L_X8Y162/INT_L.NR1END0->>IMUX_L41 INT_R_X9Y161/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/D - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX1 CLBLM_L_X8Y160/CLBLM_IMUX29 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y160/CLBLM_M_A3 CLBLM_L_X8Y160/CLBLM_M_AQ CLBLM_L_X8Y160/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_BYP3 CLBLM_L_X8Y161/CLBLM_M_CX CLBLM_L_X8Y161/CLBLM_NW2A3 CLBLM_L_X8Y162/CLBLM_NW2A3 CLBLM_R_X7Y161/CLBLM_IMUX13 CLBLM_R_X7Y161/CLBLM_L_B6 CLBLM_R_X7Y161/CLBLM_NW2A3 CLBLM_R_X7Y162/CLBLM_IMUX13 CLBLM_R_X7Y162/CLBLM_IMUX46 CLBLM_R_X7Y162/CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_L_D5 CLBLM_R_X7Y162/CLBLM_NW2A3 INT_L_X8Y160/IMUX_L1 INT_L_X8Y160/IMUX_L29 INT_L_X8Y160/LOGIC_OUTS_L4 INT_L_X8Y160/NL1BEG_N3 INT_L_X8Y160/NR1BEG3 INT_L_X8Y160/NW2BEG3 INT_L_X8Y161/BYP_ALT3 INT_L_X8Y161/BYP_L3 INT_L_X8Y161/FAN_ALT3 INT_L_X8Y161/FAN_BOUNCE3 INT_L_X8Y161/NR1END3 INT_L_X8Y161/NW2A3 INT_L_X8Y161/NW2BEG3 INT_L_X8Y162/NW2A3 INT_R_X7Y161/IMUX13 INT_R_X7Y161/NW2END3 INT_R_X7Y162/IMUX13 INT_R_X7Y162/IMUX46 INT_R_X7Y162/NW2END3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X8Y160/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y160/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y160/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X8Y160/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y160/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y161/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y161/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y161/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X8Y161/INT_L.NR1END3->>FAN_ALT3 INT_L_X8Y161/INT_L.NR1END3->>NW2BEG3 INT_R_X7Y161/INT_R.NW2END3->>IMUX13 INT_R_X7Y162/INT_R.NW2END3->>IMUX13 INT_R_X7Y162/INT_R.NW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_2_2/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/O - 
wires: CLBLM_L_X10Y161/CLBLM_IMUX0 CLBLM_L_X10Y161/CLBLM_L_A3 CLBLM_L_X10Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y161/CLBLM_IMUX13 CLBLM_L_X8Y161/CLBLM_L_B6 CLBLM_L_X8Y162/CLBLM_IMUX23 CLBLM_L_X8Y162/CLBLM_IMUX39 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y162/CLBLM_L_C3 CLBLM_L_X8Y162/CLBLM_L_D3 CLBLM_L_X8Y162/CLBLM_M_D DSP_R_X9Y160/DSP_ER1BEG0_2 INT_INTERFACE_R_X9Y162/INT_INTERFACE_ER1BEG0 INT_L_X10Y161/IMUX_L0 INT_L_X10Y161/SL1END0 INT_L_X10Y162/ER1END0 INT_L_X10Y162/SL1BEG0 INT_L_X8Y161/IMUX_L13 INT_L_X8Y161/SE2A3 INT_L_X8Y161/WL1END2 INT_L_X8Y162/IMUX_L23 INT_L_X8Y162/IMUX_L39 INT_L_X8Y162/LOGIC_OUTS_L15 INT_L_X8Y162/SE2BEG3 INT_R_X9Y161/ER1BEG_S0 INT_R_X9Y161/SE2END3 INT_R_X9Y161/WL1BEG2 INT_R_X9Y162/ER1BEG0 VBRK_X29Y169/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y161/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y162/INT_L.ER1END0->>SL1BEG0 INT_L_X8Y161/INT_L.WL1END2->>IMUX_L13 INT_L_X8Y162/INT_L.LOGIC_OUTS_L15->>IMUX_L23 INT_L_X8Y162/INT_L.LOGIC_OUTS_L15->>IMUX_L39 INT_L_X8Y162/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_R_X9Y161/INT_R.SE2END3->>ER1BEG_S0 INT_R_X9Y161/INT_R.SE2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/D - 
wires: CLBLM_L_X8Y160/CLBLM_ER1BEG2 CLBLM_L_X8Y160/CLBLM_IMUX28 CLBLM_L_X8Y160/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_NE2A1 CLBLM_L_X8Y162/CLBLM_BYP6 CLBLM_L_X8Y162/CLBLM_EL1BEG3 CLBLM_L_X8Y162/CLBLM_M_DX CLBLM_L_X8Y162/CLBLM_NW2A1 CLBLM_R_X7Y160/CLBLM_ER1BEG2 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y160/CLBLM_L_BQ CLBLM_R_X7Y161/CLBLM_IMUX26 CLBLM_R_X7Y161/CLBLM_L_B4 CLBLM_R_X7Y161/CLBLM_NE2A1 CLBLM_R_X7Y162/CLBLM_EL1BEG3 CLBLM_R_X7Y162/CLBLM_IMUX26 CLBLM_R_X7Y162/CLBLM_IMUX39 CLBLM_R_X7Y162/CLBLM_L_B4 CLBLM_R_X7Y162/CLBLM_L_D3 CLBLM_R_X7Y162/CLBLM_NW2A1 INT_L_X8Y160/ER1END2 INT_L_X8Y160/IMUX_L28 INT_L_X8Y161/NE2END1 INT_L_X8Y161/NW2BEG1 INT_L_X8Y162/BYP_ALT6 INT_L_X8Y162/BYP_L6 INT_L_X8Y162/EL1END3 INT_L_X8Y162/NW2A1 INT_R_X7Y160/ER1BEG2 INT_R_X7Y160/LOGIC_OUTS1 INT_R_X7Y160/NE2BEG1 INT_R_X7Y160/NR1BEG1 INT_R_X7Y161/IMUX26 INT_R_X7Y161/NE2A1 INT_R_X7Y161/NR1END1 INT_R_X7Y162/EL1BEG3 INT_R_X7Y162/IMUX26 INT_R_X7Y162/IMUX39 INT_R_X7Y162/NL1BEG0 INT_R_X7Y162/NL1END_S3_0 INT_R_X7Y162/NW2END1 INT_R_X7Y163/EL1BEG_N3 INT_R_X7Y163/NL1END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y160/INT_L.ER1END2->>IMUX_L28 INT_L_X8Y161/INT_L.NE2END1->>NW2BEG1 INT_L_X8Y162/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y162/INT_L.EL1END3->>BYP_ALT6 INT_R_X7Y160/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X7Y160/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y161/INT_R.NR1END1->>IMUX26 INT_R_X7Y162/INT_R.NL1END_S3_0->>IMUX39 INT_R_X7Y162/INT_R.NW2END1->>IMUX26 INT_R_X7Y162/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y163/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_3_3/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/O - 
wires: CLBLM_L_X8Y161/CLBLM_IMUX16 CLBLM_L_X8Y161/CLBLM_L_B3 CLBLM_L_X8Y162/CLBLM_IMUX30 CLBLM_L_X8Y162/CLBLM_IMUX46 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y162/CLBLM_L_C5 CLBLM_L_X8Y162/CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_M_A INT_L_X8Y161/IMUX_L16 INT_L_X8Y161/SL1END0 INT_L_X8Y162/IMUX_L30 INT_L_X8Y162/IMUX_L46 INT_L_X8Y162/LOGIC_OUTS_L12 INT_L_X8Y162/NL1BEG_N3 INT_L_X8Y162/SL1BEG0 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y161/INT_L.SL1END0->>IMUX_L16 INT_L_X8Y162/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y162/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X8Y162/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y162/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/D - 
wires: CLBLM_L_X8Y162/CLBLM_BYP1 CLBLM_L_X8Y162/CLBLM_M_AX CLBLM_L_X8Y162/CLBLM_WR1END2 CLBLM_L_X8Y163/CLBLM_NE2A1 CLBLM_R_X7Y161/CLBLM_IMUX14 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y161/CLBLM_L_B1 CLBLM_R_X7Y161/CLBLM_L_CQ CLBLM_R_X7Y162/CLBLM_IMUX25 CLBLM_R_X7Y162/CLBLM_IMUX36 CLBLM_R_X7Y162/CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_L_D2 CLBLM_R_X7Y162/CLBLM_WR1END2 CLBLM_R_X7Y163/CLBLM_NE2A1 INT_L_X8Y162/BYP_ALT1 INT_L_X8Y162/BYP_L1 INT_L_X8Y162/SE2A1 INT_L_X8Y162/WL1END0 INT_L_X8Y162/WR1BEG2 INT_L_X8Y163/NE2END1 INT_L_X8Y163/SE2BEG1 INT_R_X7Y161/FAN_BOUNCE_S3_2 INT_R_X7Y161/IMUX14 INT_R_X7Y161/LOGIC_OUTS2 INT_R_X7Y161/NL1BEG1 INT_R_X7Y162/FAN_ALT2 INT_R_X7Y162/FAN_BOUNCE2 INT_R_X7Y162/IMUX25 INT_R_X7Y162/IMUX36 INT_R_X7Y162/NE2BEG1 INT_R_X7Y162/NL1END1 INT_R_X7Y162/WR1END2 INT_R_X7Y163/NE2A1 INT_R_X9Y162/SE2END1 INT_R_X9Y162/WL1BEG0 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X8Y162/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y162/INT_L.WL1END0->>BYP_ALT1 INT_L_X8Y162/INT_L.WL1END0->>WR1BEG2 INT_L_X8Y163/INT_L.NE2END1->>SE2BEG1 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X7Y161/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X7Y162/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y162/INT_R.NL1END1->>FAN_ALT2 INT_R_X7Y162/INT_R.NL1END1->>IMUX25 INT_R_X7Y162/INT_R.NL1END1->>NE2BEG1 INT_R_X7Y162/INT_R.WR1END2->>IMUX36 INT_R_X9Y162/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_4_4/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/O - 
wires: CLBLM_L_X8Y162/CLBLM_IMUX21 CLBLM_L_X8Y162/CLBLM_IMUX37 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y162/CLBLM_L_C4 CLBLM_L_X8Y162/CLBLM_L_D4 CLBLM_L_X8Y162/CLBLM_M_B INT_L_X8Y162/BYP_ALT5 INT_L_X8Y162/BYP_BOUNCE5 INT_L_X8Y162/IMUX_L21 INT_L_X8Y162/IMUX_L37 INT_L_X8Y162/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y162/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y162/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X8Y162/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X8Y162/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/D - 
wires: CLBLM_L_X8Y162/CLBLM_BYP4 CLBLM_L_X8Y162/CLBLM_ER1BEG1 CLBLM_L_X8Y162/CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_ER1BEG1 CLBLM_R_X7Y162/CLBLM_IMUX14 CLBLM_R_X7Y162/CLBLM_IMUX21 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y162/CLBLM_L_AQ CLBLM_R_X7Y162/CLBLM_L_B1 CLBLM_R_X7Y162/CLBLM_L_C4 INT_L_X8Y162/BYP_ALT4 INT_L_X8Y162/BYP_L4 INT_L_X8Y162/ER1END1 INT_R_X7Y162/ER1BEG1 INT_R_X7Y162/IMUX14 INT_R_X7Y162/IMUX21 INT_R_X7Y162/LOGIC_OUTS0 INT_R_X7Y162/NL1BEG_N3 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y162/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y162/INT_L.ER1END1->>BYP_ALT4 INT_R_X7Y162/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y162/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y162/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y162/INT_R.NL1BEG_N3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_5_5/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/O - 
wires: CLBLM_L_X8Y161/CLBLM_IMUX23 CLBLM_L_X8Y161/CLBLM_L_C3 CLBLM_L_X8Y161/CLBLM_WL1END2 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y162/CLBLM_M_C CLBLM_R_X7Y161/CLBLM_IMUX21 CLBLM_R_X7Y161/CLBLM_IMUX37 CLBLM_R_X7Y161/CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_L_D4 CLBLM_R_X7Y161/CLBLM_WL1END2 INT_L_X8Y161/IMUX_L23 INT_L_X8Y161/SR1END3 INT_L_X8Y161/WL1BEG2 INT_L_X8Y162/LOGIC_OUTS_L14 INT_L_X8Y162/SR1BEG3 INT_L_X8Y162/SR1END_N3_3 INT_R_X7Y161/IMUX21 INT_R_X7Y161/IMUX37 INT_R_X7Y161/WL1END2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X8Y161/INT_L.SR1END3->>IMUX_L23 INT_L_X8Y161/INT_L.SR1END3->>WL1BEG2 INT_L_X8Y162/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_R_X7Y161/INT_R.WL1END2->>IMUX21 INT_R_X7Y161/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/D - 
wires: CLBLM_L_X8Y162/CLBLM_BYP3 CLBLM_L_X8Y162/CLBLM_ER1BEG2 CLBLM_L_X8Y162/CLBLM_M_CX CLBLM_R_X7Y162/CLBLM_ER1BEG2 CLBLM_R_X7Y162/CLBLM_IMUX3 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y162/CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_L_BQ INT_L_X8Y162/BYP_ALT3 INT_L_X8Y162/BYP_L3 INT_L_X8Y162/ER1END2 INT_R_X7Y162/ER1BEG2 INT_R_X7Y162/IMUX3 INT_R_X7Y162/LOGIC_OUTS1 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y162/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y162/INT_L.ER1END2->>BYP_ALT3 INT_R_X7Y162/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X7Y162/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_6_6/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/O - 
wires: CLBLM_L_X8Y161/CLBLM_EL1BEG2 CLBLM_L_X8Y161/CLBLM_IMUX21 CLBLM_L_X8Y161/CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_EL1BEG2 CLBLM_R_X7Y161/CLBLM_IMUX23 CLBLM_R_X7Y161/CLBLM_IMUX39 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y161/CLBLM_L_C3 CLBLM_R_X7Y161/CLBLM_L_D3 CLBLM_R_X7Y161/CLBLM_M_D INT_L_X8Y161/EL1END2 INT_L_X8Y161/IMUX_L21 INT_R_X7Y161/EL1BEG2 INT_R_X7Y161/IMUX23 INT_R_X7Y161/IMUX39 INT_R_X7Y161/LOGIC_OUTS15 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y161/INT_L.EL1END2->>IMUX_L21 INT_R_X7Y161/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X7Y161/INT_R.LOGIC_OUTS15->>IMUX23 INT_R_X7Y161/INT_R.LOGIC_OUTS15->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/D - 
wires: CLBLM_L_X8Y160/CLBLM_NE2A0 CLBLM_L_X8Y160/CLBLM_WR1END1 CLBLM_R_X7Y159/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y159/CLBLM_M_AQ CLBLM_R_X7Y160/CLBLM_IMUX29 CLBLM_R_X7Y160/CLBLM_IMUX3 CLBLM_R_X7Y160/CLBLM_IMUX34 CLBLM_R_X7Y160/CLBLM_L_A2 CLBLM_R_X7Y160/CLBLM_L_C6 CLBLM_R_X7Y160/CLBLM_M_C2 CLBLM_R_X7Y160/CLBLM_NE2A0 CLBLM_R_X7Y160/CLBLM_WR1END1 CLBLM_R_X7Y161/CLBLM_BYP6 CLBLM_R_X7Y161/CLBLM_M_DX CLBLM_R_X7Y162/CLBLM_IMUX24 CLBLM_R_X7Y162/CLBLM_M_B5 INT_L_X8Y159/NE2END_S3_0 INT_L_X8Y160/NE2END0 INT_L_X8Y160/WR1BEG1 INT_R_X7Y159/LOGIC_OUTS4 INT_R_X7Y159/NE2BEG0 INT_R_X7Y159/NN2BEG0 INT_R_X7Y159/NR1BEG0 INT_R_X7Y160/FAN_BOUNCE_S3_4 INT_R_X7Y160/IMUX29 INT_R_X7Y160/IMUX3 INT_R_X7Y160/IMUX34 INT_R_X7Y160/NE2A0 INT_R_X7Y160/NN2A0 INT_R_X7Y160/NN2BEG0 INT_R_X7Y160/NN2END_S2_0 INT_R_X7Y160/NR1END0 INT_R_X7Y160/WR1END1 INT_R_X7Y161/BYP6 INT_R_X7Y161/BYP_ALT6 INT_R_X7Y161/FAN_ALT4 INT_R_X7Y161/FAN_BOUNCE4 INT_R_X7Y161/NL1BEG_N3 INT_R_X7Y161/NN2A0 INT_R_X7Y161/NN2END0 INT_R_X7Y161/NN2END_S2_0 INT_R_X7Y162/IMUX24 INT_R_X7Y162/NN2END0 
pips: CLBLM_R_X7Y159/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X8Y160/INT_L.NE2END0->>WR1BEG1 INT_R_X7Y159/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X7Y159/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X7Y159/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y160/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X7Y160/INT_R.NR1END0->>NN2BEG0 INT_R_X7Y160/INT_R.WR1END1->>IMUX3 INT_R_X7Y160/INT_R.WR1END1->>IMUX34 INT_R_X7Y161/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y161/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y161/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X7Y161/INT_R.NN2END0->>FAN_ALT4 INT_R_X7Y161/INT_R.NN2END0->>NL1BEG_N3 INT_R_X7Y162/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_7_7/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/O - 
wires: CLBLM_L_X8Y161/CLBLM_EL1BEG1 CLBLM_L_X8Y161/CLBLM_IMUX34 CLBLM_L_X8Y161/CLBLM_L_C6 CLBLM_R_X7Y161/CLBLM_EL1BEG1 CLBLM_R_X7Y161/CLBLM_IMUX20 CLBLM_R_X7Y161/CLBLM_IMUX36 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y161/CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_L_D2 CLBLM_R_X7Y161/CLBLM_M_A CLBLM_R_X7Y161/CLBLM_M_AMUX INT_L_X8Y161/EL1END1 INT_L_X8Y161/IMUX_L34 INT_R_X7Y161/EL1BEG1 INT_R_X7Y161/IMUX20 INT_R_X7Y161/IMUX36 INT_R_X7Y161/LOGIC_OUTS20 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y161/INT_L.EL1END1->>IMUX_L34 INT_R_X7Y161/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X7Y161/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X7Y161/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/D - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX0 CLBLM_R_X7Y160/CLBLM_IMUX20 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y160/CLBLM_L_A3 CLBLM_R_X7Y160/CLBLM_L_C2 CLBLM_R_X7Y160/CLBLM_L_CQ CLBLM_R_X7Y161/CLBLM_BYP1 CLBLM_R_X7Y161/CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_IMUX27 CLBLM_R_X7Y162/CLBLM_M_B4 INT_R_X7Y159/SR1END3 INT_R_X7Y160/IMUX0 INT_R_X7Y160/IMUX20 INT_R_X7Y160/LOGIC_OUTS2 INT_R_X7Y160/NL1BEG1 INT_R_X7Y160/SR1BEG3 INT_R_X7Y160/SR1END_N3_3 INT_R_X7Y161/BYP1 INT_R_X7Y161/BYP_ALT1 INT_R_X7Y161/NL1END1 INT_R_X7Y161/NR1BEG1 INT_R_X7Y162/IMUX27 INT_R_X7Y162/NR1END1 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X7Y160/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X7Y160/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X7Y160/INT_R.SR1END_N3_3->>IMUX0 INT_R_X7Y161/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y161/INT_R.NL1END1->>BYP_ALT1 INT_R_X7Y161/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y162/INT_R.NR1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_8_8/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/O - 
wires: CLBLM_L_X8Y161/CLBLM_EE2BEG1 CLBLM_L_X8Y161/CLBLM_IMUX20 CLBLM_L_X8Y161/CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_EE2BEG1 CLBLM_R_X7Y161/CLBLM_IMUX35 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y161/CLBLM_M_B CLBLM_R_X7Y161/CLBLM_M_C6 INT_L_X8Y161/EE2A1 INT_L_X8Y161/IMUX_L20 INT_L_X8Y161/WR1END2 INT_R_X7Y161/EE2BEG1 INT_R_X7Y161/IMUX35 INT_R_X7Y161/LOGIC_OUTS13 INT_R_X9Y161/EE2END1 INT_R_X9Y161/WR1BEG2 
pips: CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y161/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y161/INT_L.WR1END2->>IMUX_L20 INT_R_X7Y161/INT_R.LOGIC_OUTS13->>EE2BEG1 INT_R_X7Y161/INT_R.LOGIC_OUTS13->>IMUX35 INT_R_X9Y161/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A0 - 
wires: CLBLM_L_X8Y159/CLBLM_IMUX0 CLBLM_L_X8Y159/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y159/CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_IMUX25 CLBLM_L_X8Y160/CLBLM_IMUX9 CLBLM_L_X8Y160/CLBLM_L_A5 CLBLM_L_X8Y160/CLBLM_L_B5 CLBLM_L_X8Y161/CLBLM_IMUX15 CLBLM_L_X8Y161/CLBLM_IMUX32 CLBLM_L_X8Y161/CLBLM_IMUX39 CLBLM_L_X8Y161/CLBLM_IMUX40 CLBLM_L_X8Y161/CLBLM_IMUX5 CLBLM_L_X8Y161/CLBLM_IMUX7 CLBLM_L_X8Y161/CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_M_A1 CLBLM_L_X8Y161/CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_NW2A0 CLBLM_L_X8Y162/CLBLM_IMUX15 CLBLM_L_X8Y162/CLBLM_IMUX32 CLBLM_L_X8Y162/CLBLM_IMUX40 CLBLM_L_X8Y162/CLBLM_IMUX7 CLBLM_L_X8Y162/CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_NE2A0 CLBLM_L_X8Y162/CLBLM_NE2A3 CLBLM_R_X7Y161/CLBLM_IMUX15 CLBLM_R_X7Y161/CLBLM_IMUX40 CLBLM_R_X7Y161/CLBLM_IMUX7 CLBLM_R_X7Y161/CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_NW2A0 CLBLM_R_X7Y162/CLBLM_NE2A0 CLBLM_R_X7Y162/CLBLM_NE2A3 INT_L_X6Y161/EL1BEG3 INT_L_X6Y161/NW2END_S0_0 INT_L_X6Y162/EL1BEG_N3 INT_L_X6Y162/NW2END0 INT_L_X8Y159/IMUX_L0 INT_L_X8Y159/LOGIC_OUTS_L0 INT_L_X8Y159/NN2BEG0 INT_L_X8Y159/NR1BEG0 INT_L_X8Y160/IMUX_L25 INT_L_X8Y160/IMUX_L9 INT_L_X8Y160/NN2A0 INT_L_X8Y160/NN2END_S2_0 INT_L_X8Y160/NR1END0 INT_L_X8Y160/NW2BEG0 INT_L_X8Y161/FAN_BOUNCE_S3_4 INT_L_X8Y161/IMUX_L15 INT_L_X8Y161/IMUX_L32 INT_L_X8Y161/IMUX_L39 INT_L_X8Y161/IMUX_L40 INT_L_X8Y161/IMUX_L5 INT_L_X8Y161/IMUX_L7 INT_L_X8Y161/NE2END_S3_0 INT_L_X8Y161/NN2END0 INT_L_X8Y161/NW2A0 INT_L_X8Y162/FAN_ALT4 INT_L_X8Y162/FAN_BOUNCE4 INT_L_X8Y162/IMUX_L15 INT_L_X8Y162/IMUX_L32 INT_L_X8Y162/IMUX_L40 INT_L_X8Y162/IMUX_L7 INT_L_X8Y162/NE2END0 INT_L_X8Y162/NE2END3 INT_R_X7Y160/NW2END_S0_0 INT_R_X7Y161/EL1END3 INT_R_X7Y161/IMUX15 INT_R_X7Y161/IMUX40 INT_R_X7Y161/IMUX7 INT_R_X7Y161/NE2BEG0 INT_R_X7Y161/NE2BEG3 INT_R_X7Y161/NW2BEG0 INT_R_X7Y161/NW2END0 INT_R_X7Y162/NE2A0 INT_R_X7Y162/NE2A3 INT_R_X7Y162/NW2A0 
pips: CLBLM_L_X8Y159/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y159/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y162/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y159/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L25 INT_L_X8Y160/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y160/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y161/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y162/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y162/INT_L.NE2END0->>FAN_ALT4 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y162/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y162/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y161/INT_R.EL1END3->>IMUX15 INT_R_X7Y161/INT_R.EL1END3->>IMUX7 INT_R_X7Y161/INT_R.EL1END3->>NE2BEG3 INT_R_X7Y161/INT_R.NW2END0->>IMUX40 INT_R_X7Y161/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y161/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A1 - 
wires: BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y160/INT_INTERFACE_WW2END0 BRAM_L_X6Y160/BRAM_ER1BEG1_0 BRAM_L_X6Y160/BRAM_WW2END0_0 CLBLM_L_X8Y159/CLBLM_WL1END2 CLBLM_L_X8Y160/CLBLM_IMUX14 CLBLM_L_X8Y160/CLBLM_IMUX6 CLBLM_L_X8Y160/CLBLM_L_A1 CLBLM_L_X8Y160/CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_SW2A0 CLBLM_L_X8Y161/CLBLM_EL1BEG3 CLBLM_L_X8Y161/CLBLM_IMUX18 CLBLM_L_X8Y161/CLBLM_IMUX2 CLBLM_L_X8Y161/CLBLM_IMUX29 CLBLM_L_X8Y161/CLBLM_IMUX37 CLBLM_L_X8Y161/CLBLM_IMUX45 CLBLM_L_X8Y161/CLBLM_IMUX6 CLBLM_L_X8Y161/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L_AQ CLBLM_L_X8Y161/CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_IMUX18 CLBLM_L_X8Y162/CLBLM_IMUX2 CLBLM_L_X8Y162/CLBLM_IMUX29 CLBLM_L_X8Y162/CLBLM_IMUX45 CLBLM_L_X8Y162/CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_M_D2 CLBLM_L_X8Y162/CLBLM_NW2A0 CLBLM_R_X5Y160/CLBLM_ER1BEG1 CLBLM_R_X5Y160/CLBLM_WW2END0 CLBLM_R_X7Y159/CLBLM_WL1END2 CLBLM_R_X7Y160/CLBLM_SW2A0 CLBLM_R_X7Y161/CLBLM_EL1BEG3 CLBLM_R_X7Y161/CLBLM_IMUX18 CLBLM_R_X7Y161/CLBLM_IMUX2 CLBLM_R_X7Y161/CLBLM_IMUX45 CLBLM_R_X7Y161/CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_M_D2 CLBLM_R_X7Y162/CLBLM_NW2A0 INT_L_X6Y160/ER1END1 INT_L_X6Y160/NE2BEG1 INT_L_X6Y160/WW2A0 INT_L_X6Y161/NE2A1 INT_L_X8Y159/SL1END3 INT_L_X8Y159/WL1BEG2 INT_L_X8Y160/BYP_ALT7 INT_L_X8Y160/BYP_BOUNCE7 INT_L_X8Y160/IMUX_L14 INT_L_X8Y160/IMUX_L6 INT_L_X8Y160/SL1BEG3 INT_L_X8Y160/SL1END3 INT_L_X8Y160/SW2A0 INT_L_X8Y161/BYP_ALT0 INT_L_X8Y161/BYP_ALT5 INT_L_X8Y161/BYP_BOUNCE0 INT_L_X8Y161/BYP_BOUNCE5 INT_L_X8Y161/BYP_BOUNCE_N3_7 INT_L_X8Y161/EL1END3 INT_L_X8Y161/IMUX_L18 INT_L_X8Y161/IMUX_L2 INT_L_X8Y161/IMUX_L29 INT_L_X8Y161/IMUX_L37 INT_L_X8Y161/IMUX_L45 INT_L_X8Y161/IMUX_L6 INT_L_X8Y161/LOGIC_OUTS_L0 INT_L_X8Y161/NE2BEG0 INT_L_X8Y161/NW2BEG0 INT_L_X8Y161/SL1BEG3 INT_L_X8Y161/SW2BEG0 INT_L_X8Y162/FAN_ALT3 INT_L_X8Y162/FAN_BOUNCE3 INT_L_X8Y162/IMUX_L18 INT_L_X8Y162/IMUX_L2 INT_L_X8Y162/IMUX_L29 INT_L_X8Y162/IMUX_L45 INT_L_X8Y162/NE2A0 INT_L_X8Y162/NL1BEG0 INT_L_X8Y162/NL1END_S3_0 INT_L_X8Y162/NW2A0 INT_L_X8Y162/WR1END1 INT_L_X8Y163/NL1END0 INT_R_X5Y160/ER1BEG1 INT_R_X5Y160/WW2END0 INT_R_X7Y159/NN2BEG3 INT_R_X7Y159/WL1END2 INT_R_X7Y160/NN2A3 INT_R_X7Y160/SW2END0 INT_R_X7Y160/WW2BEG0 INT_R_X7Y161/EL1BEG3 INT_R_X7Y161/IMUX18 INT_R_X7Y161/IMUX2 INT_R_X7Y161/IMUX45 INT_R_X7Y161/NE2END1 INT_R_X7Y161/NN2END3 INT_R_X7Y161/NW2END_S0_0 INT_R_X7Y162/EL1BEG_N3 INT_R_X7Y162/NW2END0 INT_R_X9Y161/NE2END_S3_0 INT_R_X9Y162/NE2END0 INT_R_X9Y162/WR1BEG1 VBRK_X18Y167/VBRK_ER1BEG1 VBRK_X18Y167/VBRK_WW2END0 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y160/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y159/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y160/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y160/INT_L.SL1END3->>BYP_ALT7 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y160/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y160/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y161/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y161/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y161/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y161/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y161/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y161/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y161/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X8Y162/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y162/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y162/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y162/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y162/INT_L.WR1END1->>NL1BEG0 INT_R_X5Y160/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y159/INT_R.WL1END2->>NN2BEG3 INT_R_X7Y160/INT_R.SW2END0->>WW2BEG0 INT_R_X7Y161/INT_R.NE2END1->>IMUX18 INT_R_X7Y161/INT_R.NE2END1->>IMUX2 INT_R_X7Y161/INT_R.NN2END3->>IMUX45 INT_R_X7Y162/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y162/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A2 - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_SW2A3 BRAM_L_X6Y160/BRAM_SE2A3_1 BRAM_L_X6Y160/BRAM_SW2A3_2 CLBLM_L_X8Y160/CLBLM_IMUX0 CLBLM_L_X8Y160/CLBLM_IMUX16 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y160/CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L_AQ CLBLM_L_X8Y160/CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_NW4A0 CLBLM_L_X8Y161/CLBLM_EE2A3 CLBLM_L_X8Y161/CLBLM_IMUX0 CLBLM_L_X8Y161/CLBLM_IMUX1 CLBLM_L_X8Y161/CLBLM_IMUX17 CLBLM_L_X8Y161/CLBLM_IMUX22 CLBLM_L_X8Y161/CLBLM_IMUX38 CLBLM_L_X8Y161/CLBLM_IMUX41 CLBLM_L_X8Y161/CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L_D1 CLBLM_L_X8Y161/CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_M_D3 CLBLM_L_X8Y162/CLBLM_EE2A3 CLBLM_L_X8Y162/CLBLM_ER1BEG0 CLBLM_L_X8Y162/CLBLM_IMUX1 CLBLM_L_X8Y162/CLBLM_IMUX17 CLBLM_L_X8Y162/CLBLM_IMUX22 CLBLM_L_X8Y162/CLBLM_IMUX38 CLBLM_L_X8Y162/CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_M_D3 CLBLM_R_X5Y161/CLBLM_SE2A3 CLBLM_R_X5Y162/CLBLM_SW2A3 CLBLM_R_X7Y160/CLBLM_NW4A0 CLBLM_R_X7Y161/CLBLM_EE2A3 CLBLM_R_X7Y161/CLBLM_IMUX1 CLBLM_R_X7Y161/CLBLM_IMUX17 CLBLM_R_X7Y161/CLBLM_IMUX38 CLBLM_R_X7Y161/CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_M_D3 CLBLM_R_X7Y162/CLBLM_EE2A3 CLBLM_R_X7Y162/CLBLM_ER1BEG0 INT_L_X6Y161/EE2BEG3 INT_L_X6Y161/NE2BEG3 INT_L_X6Y161/NR1BEG3 INT_L_X6Y161/SE2END3 INT_L_X6Y162/EE2BEG3 INT_L_X6Y162/NE2A3 INT_L_X6Y162/NR1END3 INT_L_X6Y162/SW2A3 INT_L_X6Y163/NW6END_S0_0 INT_L_X6Y163/SW2BEG3 INT_L_X6Y164/NW6END0 INT_L_X8Y160/IMUX_L0 INT_L_X8Y160/IMUX_L16 INT_L_X8Y160/LOGIC_OUTS_L0 INT_L_X8Y160/NR1BEG0 INT_L_X8Y160/NW6BEG0 INT_L_X8Y161/EE2END3 INT_L_X8Y161/IMUX_L0 INT_L_X8Y161/IMUX_L1 INT_L_X8Y161/IMUX_L17 INT_L_X8Y161/IMUX_L22 INT_L_X8Y161/IMUX_L38 INT_L_X8Y161/IMUX_L41 INT_L_X8Y161/NR1END0 INT_L_X8Y162/EE2END3 INT_L_X8Y162/ER1END0 INT_L_X8Y162/IMUX_L1 INT_L_X8Y162/IMUX_L17 INT_L_X8Y162/IMUX_L22 INT_L_X8Y162/IMUX_L38 INT_R_X5Y161/SE2A3 INT_R_X5Y162/SE2BEG3 INT_R_X5Y162/SW2END3 INT_R_X5Y163/SW2END_N0_3 INT_R_X7Y160/NW6A0 INT_R_X7Y161/EE2A3 INT_R_X7Y161/ER1BEG_S0 INT_R_X7Y161/IMUX1 INT_R_X7Y161/IMUX17 INT_R_X7Y161/IMUX38 INT_R_X7Y161/NW6B0 INT_R_X7Y161/SL1END3 INT_R_X7Y161/SR1BEG_S0 INT_R_X7Y162/EE2A3 INT_R_X7Y162/ER1BEG0 INT_R_X7Y162/NE2END3 INT_R_X7Y162/NW6C0 INT_R_X7Y162/SL1BEG3 INT_R_X7Y163/NW6D0 INT_R_X7Y164/NW6E0 VBRK_X18Y168/VBRK_SE2A3 VBRK_X18Y169/VBRK_SW2A3 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y161/INT_L.SE2END3->>EE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NE2BEG3 INT_L_X6Y161/INT_L.SE2END3->>NR1BEG3 INT_L_X6Y162/INT_L.NR1END3->>EE2BEG3 INT_L_X6Y163/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y160/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y161/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y161/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L22 INT_L_X8Y162/INT_L.EE2END3->>IMUX_L38 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L1 INT_L_X8Y162/INT_L.ER1END0->>IMUX_L17 INT_R_X5Y162/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y161/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y161/INT_R.SL1END3->>IMUX38 INT_R_X7Y161/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y161/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y162/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A3 - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX19 CLBLM_L_X8Y160/CLBLM_IMUX3 CLBLM_L_X8Y160/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y160/CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L_BQ CLBLM_L_X8Y161/CLBLM_IMUX11 CLBLM_L_X8Y161/CLBLM_IMUX27 CLBLM_L_X8Y161/CLBLM_IMUX28 CLBLM_L_X8Y161/CLBLM_IMUX3 CLBLM_L_X8Y161/CLBLM_IMUX36 CLBLM_L_X8Y161/CLBLM_IMUX44 CLBLM_L_X8Y161/CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_M_D4 CLBLM_L_X8Y161/CLBLM_WL1END3 CLBLM_L_X8Y162/CLBLM_IMUX11 CLBLM_L_X8Y162/CLBLM_IMUX27 CLBLM_L_X8Y162/CLBLM_IMUX28 CLBLM_L_X8Y162/CLBLM_IMUX44 CLBLM_L_X8Y162/CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_IMUX11 CLBLM_R_X7Y161/CLBLM_IMUX27 CLBLM_R_X7Y161/CLBLM_IMUX44 CLBLM_R_X7Y161/CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_WL1END3 INT_L_X8Y160/IMUX_L19 INT_L_X8Y160/IMUX_L3 INT_L_X8Y160/LOGIC_OUTS_L1 INT_L_X8Y160/NE2BEG1 INT_L_X8Y161/BYP_ALT2 INT_L_X8Y161/BYP_ALT7 INT_L_X8Y161/BYP_BOUNCE2 INT_L_X8Y161/BYP_BOUNCE7 INT_L_X8Y161/FAN_ALT5 INT_L_X8Y161/FAN_BOUNCE5 INT_L_X8Y161/FAN_BOUNCE_S3_0 INT_L_X8Y161/IMUX_L11 INT_L_X8Y161/IMUX_L27 INT_L_X8Y161/IMUX_L28 INT_L_X8Y161/IMUX_L3 INT_L_X8Y161/IMUX_L36 INT_L_X8Y161/IMUX_L44 INT_L_X8Y161/NE2A1 INT_L_X8Y161/SR1END1 INT_L_X8Y161/WL1BEG3 INT_L_X8Y162/BYP_ALT0 INT_L_X8Y162/BYP_BOUNCE0 INT_L_X8Y162/BYP_BOUNCE_N3_2 INT_L_X8Y162/BYP_BOUNCE_N3_7 INT_L_X8Y162/FAN_ALT0 INT_L_X8Y162/FAN_BOUNCE0 INT_L_X8Y162/IMUX_L11 INT_L_X8Y162/IMUX_L27 INT_L_X8Y162/IMUX_L28 INT_L_X8Y162/IMUX_L44 INT_L_X8Y162/NW2END1 INT_L_X8Y162/SR1BEG1 INT_L_X8Y162/WL1BEG_N3 INT_R_X7Y161/FAN_ALT3 INT_R_X7Y161/FAN_BOUNCE3 INT_R_X7Y161/FAN_BOUNCE_S3_0 INT_R_X7Y161/IMUX11 INT_R_X7Y161/IMUX27 INT_R_X7Y161/IMUX44 INT_R_X7Y161/WL1END3 INT_R_X7Y162/FAN_ALT0 INT_R_X7Y162/FAN_BOUNCE0 INT_R_X7Y162/WL1END_N1_3 INT_R_X9Y161/NE2END1 INT_R_X9Y161/NW2BEG1 INT_R_X9Y162/NW2A1 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y160/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y161/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y160/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X8Y161/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y161/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y161/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y161/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L28 INT_L_X8Y161/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X8Y161/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L3 INT_L_X8Y161/INT_L.SR1END1->>IMUX_L36 INT_L_X8Y162/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y162/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X8Y162/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X8Y162/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y162/INT_L.NW2END1->>SR1BEG1 INT_L_X8Y162/INT_L.NW2END1->>WL1BEG_N3 INT_R_X7Y161/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y161/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X7Y161/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X7Y161/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y162/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y162/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X9Y161/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/A4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/D - 
wires: CLBLM_R_X7Y160/CLBLM_IMUX23 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y160/CLBLM_L_C3 CLBLM_R_X7Y160/CLBLM_L_DQ CLBLM_R_X7Y161/CLBLM_BYP4 CLBLM_R_X7Y161/CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_IMUX15 CLBLM_R_X7Y162/CLBLM_M_B1 INT_L_X6Y160/NL1BEG2 INT_L_X6Y160/WL1END2 INT_L_X6Y161/EL1BEG1 INT_L_X6Y161/NL1END2 INT_R_X7Y160/IMUX23 INT_R_X7Y160/LOGIC_OUTS3 INT_R_X7Y160/NN2BEG3 INT_R_X7Y160/WL1BEG2 INT_R_X7Y161/BYP4 INT_R_X7Y161/BYP_ALT4 INT_R_X7Y161/EL1END1 INT_R_X7Y161/NN2A3 INT_R_X7Y162/IMUX15 INT_R_X7Y162/NN2END3 
pips: CLBLM_R_X7Y160/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y160/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y161/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y162/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X6Y160/INT_L.WL1END2->>NL1BEG2 INT_L_X6Y161/INT_L.NL1END2->>EL1BEG1 INT_R_X7Y160/INT_R.LOGIC_OUTS3->>IMUX23 INT_R_X7Y160/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X7Y160/INT_R.LOGIC_OUTS3->>WL1BEG2 INT_R_X7Y161/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y161/INT_R.EL1END1->>BYP_ALT4 INT_R_X7Y162/INT_R.NN2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

processor/data_path_i/LIFOi/ram_reg_0_15_9_9/WE - 
wires: CLBLM_L_X8Y160/CLBLM_IMUX10 CLBLM_L_X8Y160/CLBLM_IMUX13 CLBLM_L_X8Y160/CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_FAN7 CLBLM_L_X8Y161/CLBLM_IMUX10 CLBLM_L_X8Y161/CLBLM_IMUX46 CLBLM_L_X8Y161/CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L_D5 CLBLM_L_X8Y161/CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_SW2A1 CLBLM_L_X8Y162/CLBLM_FAN7 CLBLM_L_X8Y162/CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y163/CLBLM_L_A CLBLM_R_X7Y161/CLBLM_FAN7 CLBLM_R_X7Y161/CLBLM_M_CE CLBLM_R_X7Y161/CLBLM_SW2A1 INT_L_X8Y159/NR1BEG1 INT_L_X8Y159/SS2END1 INT_L_X8Y160/IMUX_L10 INT_L_X8Y160/IMUX_L13 INT_L_X8Y160/NR1END1 INT_L_X8Y160/SR1END2 INT_L_X8Y160/SS2A1 INT_L_X8Y161/FAN_ALT7 INT_L_X8Y161/FAN_L7 INT_L_X8Y161/IMUX_L10 INT_L_X8Y161/IMUX_L46 INT_L_X8Y161/SL1END1 INT_L_X8Y161/SR1BEG2 INT_L_X8Y161/SR1END2 INT_L_X8Y161/SS2BEG1 INT_L_X8Y161/SW2A1 INT_L_X8Y161/WL1END1 INT_L_X8Y162/ER1BEG2 INT_L_X8Y162/FAN_ALT7 INT_L_X8Y162/FAN_L7 INT_L_X8Y162/SL1BEG1 INT_L_X8Y162/SR1BEG2 INT_L_X8Y162/SR1END1 INT_L_X8Y162/SW2BEG1 INT_L_X8Y163/LOGIC_OUTS_L8 INT_L_X8Y163/SR1BEG1 INT_R_X7Y161/FAN7 INT_R_X7Y161/FAN_ALT7 INT_R_X7Y161/SW2END1 INT_R_X9Y161/SL1END2 INT_R_X9Y161/WL1BEG1 INT_R_X9Y162/ER1END2 INT_R_X9Y162/SL1BEG2 
pips: CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y160/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y161/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y161/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y162/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y161/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y159/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y160/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y160/INT_L.SR1END2->>IMUX_L13 INT_L_X8Y161/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y161/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y161/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y161/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y161/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y161/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y162/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y162/INT_L.SR1END1->>FAN_ALT7 INT_L_X8Y162/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y162/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y162/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y163/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X7Y161/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y161/INT_R.SW2END1->>FAN_ALT7 INT_R_X9Y161/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y162/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

PC[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX21 BRAM_L_X6Y160/BRAM_ADDRARDADDRL4 BRAM_L_X6Y160/BRAM_ADDRARDADDRU4 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL4 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU4 BRAM_L_X6Y160/BRAM_IMUX13_1 BRAM_L_X6Y160/BRAM_IMUX21_1 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU4 CLBLM_R_X7Y159/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y159/CLBLM_L_AQ INT_L_X6Y161/IMUX_L13 INT_L_X6Y161/IMUX_L21 INT_L_X6Y161/NW2END3 INT_R_X7Y159/LOGIC_OUTS0 INT_R_X7Y159/NL1BEG_N3 INT_R_X7Y159/NR1BEG3 INT_R_X7Y160/NR1END3 INT_R_X7Y160/NW2BEG3 INT_R_X7Y161/NW2A3 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO36_ADDRARDADDRL4 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_FIFO36_ADDRARDADDRU4 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX13_1->BRAM_IMUX_ADDRARDADDRU4 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX21_1->BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL4->BRAM_ADDRARDADDRL4 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU4->BRAM_ADDRARDADDRU4 CLBLM_R_X7Y159/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X6Y161/INT_L.NW2END3->>IMUX_L13 INT_L_X6Y161/INT_L.NW2END3->>IMUX_L21 INT_R_X7Y159/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y159/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y160/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX14 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X6Y164/INT_INTERFACE_NW4END0 BRAM_L_X6Y160/BRAM_ADDRARDADDRL14 BRAM_L_X6Y160/BRAM_ADDRARDADDRU14 BRAM_L_X6Y160/BRAM_EL1BEG3_3 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL14 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU14 BRAM_L_X6Y160/BRAM_IMUX14_3 BRAM_L_X6Y160/BRAM_IMUX22_3 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU14 BRAM_L_X6Y160/BRAM_NW4END0_4 CLBLM_R_X5Y163/CLBLM_EL1BEG3 CLBLM_R_X5Y164/CLBLM_NW4END0 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y160/CLBLM_M_AQ INT_L_X6Y160/NW6A0 INT_L_X6Y161/NW6B0 INT_L_X6Y162/NW6C0 INT_L_X6Y163/EL1END3 INT_L_X6Y163/IMUX_L14 INT_L_X6Y163/IMUX_L22 INT_L_X6Y163/NW6D0 INT_L_X6Y164/NW6E0 INT_R_X5Y163/EL1BEG3 INT_R_X5Y163/NW6END_S0_0 INT_R_X5Y164/EL1BEG_N3 INT_R_X5Y164/NW6END0 INT_R_X7Y160/LOGIC_OUTS4 INT_R_X7Y160/NW6BEG0 VBRK_X18Y170/VBRK_EL1BEG3 VBRK_X18Y171/VBRK_NW4END0 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL14->>BRAM_FIFO36_ADDRARDADDRL14 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU14->>BRAM_FIFO36_ADDRARDADDRU14 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX14_3->BRAM_IMUX_ADDRARDADDRU14 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX22_3->BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL14->BRAM_ADDRARDADDRL14 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU14->BRAM_ADDRARDADDRU14 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y163/INT_L.EL1END3->>IMUX_L14 INT_L_X6Y163/INT_L.EL1END3->>IMUX_L22 INT_R_X5Y164/INT_R.NW6END0->>EL1BEG_N3 INT_R_X7Y160/INT_R.LOGIC_OUTS4->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX20 BRAM_L_X6Y160/BRAM_ADDRARDADDRL5 BRAM_L_X6Y160/BRAM_ADDRARDADDRU5 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X6Y160/BRAM_IMUX12_3 BRAM_L_X6Y160/BRAM_IMUX20_3 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU5 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y160/CLBLM_M_BQ INT_L_X6Y163/IMUX_L12 INT_L_X6Y163/IMUX_L20 INT_L_X6Y163/WR1END2 INT_R_X7Y160/LOGIC_OUTS5 INT_R_X7Y160/NN2BEG1 INT_R_X7Y161/NN2A1 INT_R_X7Y162/NN2END1 INT_R_X7Y162/NR1BEG1 INT_R_X7Y163/NR1END1 INT_R_X7Y163/WR1BEG2 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX12_3->BRAM_IMUX_ADDRARDADDRU5 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX20_3->BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL5->BRAM_ADDRARDADDRL5 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU5->BRAM_ADDRARDADDRU5 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y163/INT_L.WR1END2->>IMUX_L12 INT_L_X6Y163/INT_L.WR1END2->>IMUX_L20 INT_R_X7Y160/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X7Y162/INT_R.NN2END1->>NR1BEG1 INT_R_X7Y163/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX8 BRAM_L_X6Y160/BRAM_ADDRARDADDRL6 BRAM_L_X6Y160/BRAM_ADDRARDADDRU6 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X6Y160/BRAM_IMUX16_3 BRAM_L_X6Y160/BRAM_IMUX8_3 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU6 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y160/CLBLM_M_CQ INT_L_X6Y160/NN2BEG2 INT_L_X6Y160/WL1END1 INT_L_X6Y161/NN2A2 INT_L_X6Y162/BYP_ALT2 INT_L_X6Y162/BYP_BOUNCE2 INT_L_X6Y162/NN2END2 INT_L_X6Y163/BYP_BOUNCE_N3_2 INT_L_X6Y163/IMUX_L16 INT_L_X6Y163/IMUX_L8 INT_R_X7Y160/LOGIC_OUTS6 INT_R_X7Y160/WL1BEG1 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX16_3->BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX8_3->BRAM_IMUX_ADDRARDADDRU6 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL6->BRAM_ADDRARDADDRL6 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU6->BRAM_ADDRARDADDRU6 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X6Y160/INT_L.WL1END1->>NN2BEG2 INT_L_X6Y162/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X6Y162/INT_L.NN2END2->>BYP_ALT2 INT_L_X6Y163/INT_L.BYP_BOUNCE_N3_2->>IMUX_L16 INT_L_X6Y163/INT_L.BYP_BOUNCE_N3_2->>IMUX_L8 INT_R_X7Y160/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX9 BRAM_L_X6Y160/BRAM_ADDRARDADDRL7 BRAM_L_X6Y160/BRAM_ADDRARDADDRU7 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X6Y160/BRAM_IMUX17_3 BRAM_L_X6Y160/BRAM_IMUX9_3 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU7 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y160/CLBLM_M_DQ INT_L_X6Y160/WR1END_S1_0 INT_L_X6Y161/NN2BEG0 INT_L_X6Y161/WR1END0 INT_L_X6Y162/NN2A0 INT_L_X6Y162/NN2END_S2_0 INT_L_X6Y163/IMUX_L17 INT_L_X6Y163/IMUX_L9 INT_L_X6Y163/NN2END0 INT_R_X7Y160/LOGIC_OUTS7 INT_R_X7Y160/WR1BEG_S0 INT_R_X7Y161/WR1BEG0 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX17_3->BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX9_3->BRAM_IMUX_ADDRARDADDRU7 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL7->BRAM_ADDRARDADDRL7 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU7->BRAM_ADDRARDADDRU7 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X6Y161/INT_L.WR1END0->>NN2BEG0 INT_L_X6Y163/INT_L.NN2END0->>IMUX_L17 INT_L_X6Y163/INT_L.NN2END0->>IMUX_L9 INT_R_X7Y160/INT_R.LOGIC_OUTS7->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX20 BRAM_L_X6Y160/BRAM_ADDRARDADDRL8 BRAM_L_X6Y160/BRAM_ADDRARDADDRU8 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X6Y160/BRAM_IMUX12_1 BRAM_L_X6Y160/BRAM_IMUX20_1 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU8 CLBLM_R_X7Y159/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y159/CLBLM_M_BQ INT_L_X6Y161/IMUX_L12 INT_L_X6Y161/IMUX_L20 INT_L_X6Y161/WR1END2 INT_R_X7Y159/LOGIC_OUTS5 INT_R_X7Y159/NN2BEG1 INT_R_X7Y160/NN2A1 INT_R_X7Y161/NN2END1 INT_R_X7Y161/WR1BEG2 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX12_1->BRAM_IMUX_ADDRARDADDRU8 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX20_1->BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL8->BRAM_ADDRARDADDRL8 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU8->BRAM_ADDRARDADDRU8 CLBLM_R_X7Y159/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y161/INT_L.WR1END2->>IMUX_L12 INT_L_X6Y161/INT_L.WR1END2->>IMUX_L20 INT_R_X7Y159/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X7Y161/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX11 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX19 BRAM_L_X6Y160/BRAM_ADDRARDADDRL9 BRAM_L_X6Y160/BRAM_ADDRARDADDRU9 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X6Y160/BRAM_IMUX11_3 BRAM_L_X6Y160/BRAM_IMUX19_3 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU9 CLBLM_R_X7Y160/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y160/CLBLM_M_AMUX INT_L_X6Y163/IMUX_L11 INT_L_X6Y163/IMUX_L19 INT_L_X6Y163/NW2END2 INT_R_X7Y160/LOGIC_OUTS20 INT_R_X7Y160/NN2BEG2 INT_R_X7Y161/NN2A2 INT_R_X7Y162/NN2END2 INT_R_X7Y162/NW2BEG2 INT_R_X7Y163/NW2A2 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX11_3->BRAM_IMUX_ADDRARDADDRU9 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX19_3->BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL9->BRAM_ADDRARDADDRL9 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU9->BRAM_ADDRARDADDRU9 CLBLM_R_X7Y160/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y163/INT_L.NW2END2->>IMUX_L11 INT_L_X6Y163/INT_L.NW2END2->>IMUX_L19 INT_R_X7Y160/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X7Y162/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y166/INT_INTERFACE_NW4END2 BRAM_INT_INTERFACE_L_X6Y167/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X6Y167/INT_INTERFACE_NE2A2 BRAM_L_X6Y160/BRAM_ADDRARDADDRL10 BRAM_L_X6Y160/BRAM_ADDRARDADDRU10 BRAM_L_X6Y160/BRAM_CASCINTOP_ADDRARDADDRU10 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_CASCOUT_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_IMUX12_2 BRAM_L_X6Y165/BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_NE2A2_2 BRAM_L_X6Y165/BRAM_NW4END2_1 BRAM_L_X6Y170/BRAM_CASCINBOT_ADDRARDADDRU10 CLBLM_R_X5Y166/CLBLM_NW4END2 CLBLM_R_X5Y167/CLBLM_NE2A2 CLBLM_R_X7Y162/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y162/CLBLM_L_CQ INT_L_X6Y162/NW6A2 INT_L_X6Y163/NW6B2 INT_L_X6Y164/NW6C2 INT_L_X6Y165/NW6D2 INT_L_X6Y166/NW6E2 INT_L_X6Y167/IMUX_L12 INT_L_X6Y167/NE2END2 INT_R_X5Y166/NE2BEG2 INT_R_X5Y166/NW6END2 INT_R_X5Y167/NE2A2 INT_R_X7Y162/LOGIC_OUTS2 INT_R_X7Y162/NW6BEG2 VBRK_X18Y173/VBRK_NW4END2 VBRK_X18Y174/VBRK_NE2A2 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X6Y160/BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU10->BRAM_ADDRARDADDRL10 BRAM_L_X6Y160/BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU10->BRAM_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_CASCOUT_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_L.BRAM_IMUX12_2->BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X6Y165/BRAM_L.BRAM_IMUX_ADDRARDADDRU10->BRAM_ADDRARDADDRU10 CLBLM_R_X7Y162/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X6Y167/INT_L.NE2END2->>IMUX_L12 INT_R_X5Y166/INT_R.NW6END2->>NE2BEG2 INT_R_X7Y162/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX14 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX22 BRAM_L_X6Y160/BRAM_ADDRARDADDRL11 BRAM_L_X6Y160/BRAM_ADDRARDADDRU11 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X6Y160/BRAM_IMUX14_1 BRAM_L_X6Y160/BRAM_IMUX22_1 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU11 CLBLM_R_X7Y159/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y159/CLBLM_M_CQ INT_L_X6Y161/IMUX_L14 INT_L_X6Y161/IMUX_L22 INT_L_X6Y161/WR1END3 INT_R_X7Y159/LOGIC_OUTS6 INT_R_X7Y159/NN2BEG2 INT_R_X7Y160/NN2A2 INT_R_X7Y161/NN2END2 INT_R_X7Y161/WR1BEG3 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX14_1->BRAM_IMUX_ADDRARDADDRU11 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX22_1->BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL11->BRAM_ADDRARDADDRL11 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU11->BRAM_ADDRARDADDRU11 CLBLM_R_X7Y159/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X6Y161/INT_L.WR1END3->>IMUX_L14 INT_L_X6Y161/INT_L.WR1END3->>IMUX_L22 INT_R_X7Y159/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X7Y161/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X6Y163/INT_INTERFACE_BRAM_IMUX21 BRAM_L_X6Y160/BRAM_ADDRARDADDRL12 BRAM_L_X6Y160/BRAM_ADDRARDADDRU12 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL12 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU12 BRAM_L_X6Y160/BRAM_IMUX13_3 BRAM_L_X6Y160/BRAM_IMUX21_3 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU12 CLBLM_R_X7Y161/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y161/CLBLM_L_DQ INT_L_X6Y163/IMUX_L13 INT_L_X6Y163/IMUX_L21 INT_L_X6Y163/NW2END3 INT_R_X7Y161/LOGIC_OUTS3 INT_R_X7Y161/NR1BEG3 INT_R_X7Y162/NR1END3 INT_R_X7Y162/NW2BEG3 INT_R_X7Y163/NW2A3 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_FIFO36_ADDRARDADDRL12 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU12->>BRAM_FIFO36_ADDRARDADDRU12 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX13_3->BRAM_IMUX_ADDRARDADDRU12 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX21_3->BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL12->BRAM_ADDRARDADDRL12 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU12->BRAM_ADDRARDADDRU12 CLBLM_R_X7Y161/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X6Y163/INT_L.NW2END3->>IMUX_L13 INT_L_X6Y163/INT_L.NW2END3->>IMUX_L21 INT_R_X7Y161/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X7Y162/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PC[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX15 BRAM_INT_INTERFACE_L_X6Y161/INT_INTERFACE_BRAM_IMUX23 BRAM_L_X6Y160/BRAM_ADDRARDADDRL13 BRAM_L_X6Y160/BRAM_ADDRARDADDRU13 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRL13 BRAM_L_X6Y160/BRAM_FIFO36_ADDRARDADDRU13 BRAM_L_X6Y160/BRAM_IMUX15_1 BRAM_L_X6Y160/BRAM_IMUX23_1 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y160/BRAM_IMUX_ADDRARDADDRU13 CLBLM_R_X7Y159/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y159/CLBLM_L_BQ INT_L_X6Y161/IMUX_L15 INT_L_X6Y161/IMUX_L23 INT_L_X6Y161/NL1BEG0 INT_L_X6Y161/NL1END_S3_0 INT_L_X6Y161/NW2END1 INT_L_X6Y162/NL1END0 INT_R_X7Y159/LOGIC_OUTS1 INT_R_X7Y159/NR1BEG1 INT_R_X7Y160/NR1END1 INT_R_X7Y160/NW2BEG1 INT_R_X7Y161/NW2A1 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_FIFO36_ADDRARDADDRL13 BRAM_L_X6Y160/BRAM_L.BRAM_ADDRARDADDRU13->>BRAM_FIFO36_ADDRARDADDRU13 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX15_1->BRAM_IMUX_ADDRARDADDRU13 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX23_1->BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRL13->BRAM_ADDRARDADDRL13 BRAM_L_X6Y160/BRAM_L.BRAM_IMUX_ADDRARDADDRU13->BRAM_ADDRARDADDRU13 CLBLM_R_X7Y159/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y161/INT_L.NL1END_S3_0->>IMUX_L15 INT_L_X6Y161/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X6Y161/INT_L.NW2END1->>NL1BEG0 INT_R_X7Y159/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y160/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dout[5] - 
wires: CLBLM_L_X8Y162/CLBLM_IMUX21 CLBLM_L_X8Y162/CLBLM_IMUX37 CLBLM_L_X8Y162/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y162/CLBLM_L_C4 CLBLM_L_X8Y162/CLBLM_L_D4 CLBLM_L_X8Y162/CLBLM_M_B INT_L_X8Y162/BYP_ALT5 INT_L_X8Y162/BYP_BOUNCE5 INT_L_X8Y162/IMUX_L21 INT_L_X8Y162/IMUX_L37 INT_L_X8Y162/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y162/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y162/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y162/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X8Y162/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X8Y162/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

processor/data_path_i/alui/_carry_n_0 - 
wires: CLBLM_L_X10Y173/CLBLM_L_COUT CLBLM_L_X10Y173/CLBLM_L_COUT_N CLBLM_L_X10Y174/CLBLM_L_CIN 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[3] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX30 CLBLM_L_X10Y172/CLBLM_L_C5 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y173/CLBLM_L_DMUX INT_L_X10Y172/IMUX_L30 INT_L_X10Y172/SR1END2 INT_L_X10Y173/LOGIC_OUTS_L19 INT_L_X10Y173/SR1BEG2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y172/INT_L.SR1END2->>IMUX_L30 INT_L_X10Y173/INT_L.LOGIC_OUTS_L19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[2] - 
wires: CLBLM_L_X10Y173/CLBLM_IMUX35 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y173/CLBLM_L_CMUX CLBLM_L_X10Y173/CLBLM_M_C6 INT_L_X10Y173/FAN_ALT5 INT_L_X10Y173/FAN_BOUNCE5 INT_L_X10Y173/IMUX_L35 INT_L_X10Y173/LOGIC_OUTS_L18 INT_L_X10Y173/NL1BEG_N3 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y173/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y173/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y173/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X10Y173/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X10Y173/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[1] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX13 CLBLM_L_X10Y172/CLBLM_L_B6 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y173/CLBLM_L_BMUX INT_L_X10Y172/IMUX_L13 INT_L_X10Y172/SE2A3 INT_L_X10Y172/WL1END2 INT_L_X10Y173/LOGIC_OUTS_L17 INT_L_X10Y173/SE2BEG3 INT_R_X11Y172/SE2END3 INT_R_X11Y172/WL1BEG2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y173/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y172/INT_L.WL1END2->>IMUX_L13 INT_L_X10Y173/INT_L.LOGIC_OUTS_L17->>SE2BEG3 INT_R_X11Y172/INT_R.SE2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[0] - 
wires: CLBLM_L_X10Y173/CLBLM_IMUX24 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y173/CLBLM_L_AMUX CLBLM_L_X10Y173/CLBLM_M_B5 INT_L_X10Y172/SR1END3 INT_L_X10Y173/IMUX_L24 INT_L_X10Y173/LOGIC_OUTS_L16 INT_L_X10Y173/SR1BEG3 INT_L_X10Y173/SR1END_N3_3 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y173/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y173/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X10Y173/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 186, 

data5[7] - 
wires: CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y174/CLBLM_L_DMUX CLBLM_L_X10Y174/CLBLM_WR1END2 CLBLM_L_X8Y174/CLBLM_IMUX46 CLBLM_L_X8Y174/CLBLM_L_D5 DSP_R_X9Y170/DSP_WR1END2_4 INT_INTERFACE_R_X9Y174/INT_INTERFACE_WR1END2 INT_L_X10Y174/LOGIC_OUTS_L19 INT_L_X10Y174/WR1BEG2 INT_L_X8Y174/IMUX_L46 INT_L_X8Y174/WR1END3 INT_R_X9Y174/WR1BEG3 INT_R_X9Y174/WR1END2 VBRK_X29Y181/VBRK_WR1END2 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X10Y174/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_L_X8Y174/INT_L.WR1END3->>IMUX_L46 INT_R_X9Y174/INT_R.WR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[6] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX42 CLBLM_L_X10Y172/CLBLM_L_D6 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y174/CLBLM_L_CMUX INT_L_X10Y172/IMUX_L42 INT_L_X10Y172/SL1END1 INT_L_X10Y173/SL1BEG1 INT_L_X10Y173/SR1END1 INT_L_X10Y174/LOGIC_OUTS_L18 INT_L_X10Y174/SR1BEG1 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y172/INT_L.SL1END1->>IMUX_L42 INT_L_X10Y173/INT_L.SR1END1->>SL1BEG1 INT_L_X10Y174/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[5] - 
wires: CLBLM_L_X10Y174/CLBLM_IMUX38 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y174/CLBLM_L_BMUX CLBLM_L_X10Y174/CLBLM_M_D3 INT_L_X10Y174/IMUX_L38 INT_L_X10Y174/LOGIC_OUTS_L17 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y174/INT_L.LOGIC_OUTS_L17->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[4] - 
wires: CLBLM_L_X10Y174/CLBLM_IMUX35 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y174/CLBLM_L_AMUX CLBLM_L_X10Y174/CLBLM_M_C6 INT_L_X10Y174/FAN_ALT5 INT_L_X10Y174/FAN_BOUNCE5 INT_L_X10Y174/IMUX_L35 INT_L_X10Y174/LOGIC_OUTS_L16 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y174/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y174/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y174/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X10Y174/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

z_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/inst_mem/instruction_reg_ENARDEN_cooolgate_en_sig_2 - 
wires: BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_BRAM_IMUX10 BRAM_INT_INTERFACE_L_X6Y162/INT_INTERFACE_BRAM_IMUX18 BRAM_L_X6Y160/BRAM_FIFO36_ENARDENL BRAM_L_X6Y160/BRAM_FIFO36_ENARDENU BRAM_L_X6Y160/BRAM_IMUX10_2 BRAM_L_X6Y160/BRAM_IMUX18_2 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y163/CLBLM_L_D INT_L_X6Y162/IMUX_L10 INT_L_X6Y162/IMUX_L18 INT_L_X6Y162/SR1BEG_S0 INT_L_X6Y162/SW2END3 INT_L_X6Y163/SW2END_N0_3 INT_R_X7Y162/SW2A3 INT_R_X7Y163/LOGIC_OUTS11 INT_R_X7Y163/SW2BEG3 
pips: BRAM_L_X6Y160/BRAM_L.BRAM_IMUX10_2->BRAM_FIFO36_ENARDENU BRAM_L_X6Y160/BRAM_L.BRAM_IMUX18_2->BRAM_FIFO36_ENARDENL CLBLM_R_X7Y163/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X6Y162/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X6Y162/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X6Y162/INT_L.SW2END3->>SR1BEG_S0 INT_R_X7Y163/INT_R.LOGIC_OUTS11->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

processor/inst_mem/instruction_reg_cooolgate_en_sig_1 - 
wires: CLBLM_R_X7Y163/CLBLM_IMUX46 CLBLM_R_X7Y163/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y163/CLBLM_L_AQ CLBLM_R_X7Y163/CLBLM_L_D5 INT_R_X7Y163/IMUX46 INT_R_X7Y163/LOGIC_OUTS0 INT_R_X7Y163/NL1BEG_N3 
pips: CLBLM_R_X7Y163/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y163/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y163/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y163/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VCC_cooolDelFlop_1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

GND_cooolDelFlop_1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

doutb[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X6Y170/BRAM_FIFO36_DOBDOL1 BRAM_L_X6Y170/BRAM_LOGIC_OUTS_B1_0 CLBLM_R_X7Y170/CLBLM_IMUX37 CLBLM_R_X7Y170/CLBLM_L_D4 INT_L_X6Y170/ER1BEG2 INT_L_X6Y170/LOGIC_OUTS_L1 INT_R_X7Y170/ER1END2 INT_R_X7Y170/IMUX37 
pips: BRAM_INT_INTERFACE_L_X6Y170/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X6Y170/BRAM_L.BRAM_FIFO36_DOBDOL1->BRAM_LOGIC_OUTS_B1_0 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X6Y170/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X7Y170/INT_R.ER1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[11] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX31 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX39 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_WR1END0 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL13 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU13 BRAM_L_X6Y170/BRAM_ER1BEG3_1 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL13 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU13 BRAM_L_X6Y170/BRAM_IMUX31_1 BRAM_L_X6Y170/BRAM_IMUX39_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU13 BRAM_L_X6Y170/BRAM_WR1END0_1 CLBLM_R_X5Y171/CLBLM_ER1BEG3 CLBLM_R_X5Y171/CLBLM_IMUX16 CLBLM_R_X5Y171/CLBLM_IMUX20 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y171/CLBLM_L_B3 CLBLM_R_X5Y171/CLBLM_L_C2 CLBLM_R_X5Y171/CLBLM_L_CQ CLBLM_R_X5Y171/CLBLM_WR1END0 INT_L_X6Y170/SE2A3 INT_L_X6Y170/WL1END2 INT_L_X6Y170/WR1BEG_S0 INT_L_X6Y171/ER1END3 INT_L_X6Y171/IMUX_L31 INT_L_X6Y171/IMUX_L39 INT_L_X6Y171/SE2BEG3 INT_L_X6Y171/WR1BEG0 INT_L_X6Y172/ER1END_N3_3 INT_R_X5Y170/WR1END_S1_0 INT_R_X5Y171/ER1BEG3 INT_R_X5Y171/IMUX16 INT_R_X5Y171/IMUX20 INT_R_X5Y171/LOGIC_OUTS2 INT_R_X5Y171/WR1END0 INT_R_X7Y170/SE2END3 INT_R_X7Y170/WL1BEG2 VBRK_X18Y178/VBRK_ER1BEG3 VBRK_X18Y178/VBRK_WR1END0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL13->>BRAM_FIFO36_ADDRBWRADDRL13 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU13->>BRAM_FIFO36_ADDRBWRADDRU13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX31_1->BRAM_IMUX_ADDRBWRADDRU13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX39_1->BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL13->BRAM_ADDRBWRADDRL13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU13->BRAM_ADDRBWRADDRU13 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y171/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X6Y170/INT_L.WL1END2->>WR1BEG_S0 INT_L_X6Y171/INT_L.ER1END3->>IMUX_L31 INT_L_X6Y171/INT_L.ER1END3->>IMUX_L39 INT_L_X6Y171/INT_L.ER1END3->>SE2BEG3 INT_R_X5Y171/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X5Y171/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X5Y171/INT_R.WR1END0->>IMUX16 INT_R_X7Y170/INT_R.SE2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

addr_read[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX30 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX38 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL11 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU11 BRAM_L_X6Y170/BRAM_ER1BEG3_0 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL11 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU11 BRAM_L_X6Y170/BRAM_IMUX30_1 BRAM_L_X6Y170/BRAM_IMUX38_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU11 CLBLM_R_X5Y170/CLBLM_ER1BEG3 CLBLM_R_X5Y170/CLBLM_IMUX29 CLBLM_R_X5Y170/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y170/CLBLM_M_C2 CLBLM_R_X5Y170/CLBLM_M_CQ CLBLM_R_X5Y171/CLBLM_IMUX26 CLBLM_R_X5Y171/CLBLM_IMUX33 CLBLM_R_X5Y171/CLBLM_L_B4 CLBLM_R_X5Y171/CLBLM_L_C1 INT_L_X6Y170/ER1END3 INT_L_X6Y170/NR1BEG3 INT_L_X6Y171/ER1END_N3_3 INT_L_X6Y171/IMUX_L30 INT_L_X6Y171/IMUX_L38 INT_L_X6Y171/NR1END3 INT_R_X5Y170/ER1BEG3 INT_R_X5Y170/IMUX29 INT_R_X5Y170/LOGIC_OUTS6 INT_R_X5Y170/NL1BEG1 INT_R_X5Y171/IMUX26 INT_R_X5Y171/IMUX33 INT_R_X5Y171/NL1END1 VBRK_X18Y177/VBRK_ER1BEG3 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO36_ADDRBWRADDRL11 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_FIFO36_ADDRBWRADDRU11 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX30_1->BRAM_IMUX_ADDRBWRADDRU11 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX38_1->BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL11->BRAM_ADDRBWRADDRL11 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU11->BRAM_ADDRBWRADDRU11 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y170/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X6Y170/INT_L.ER1END3->>NR1BEG3 INT_L_X6Y171/INT_L.NR1END3->>IMUX_L30 INT_L_X6Y171/INT_L.NR1END3->>IMUX_L38 INT_R_X5Y170/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X5Y170/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X5Y170/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X5Y171/INT_R.NL1END1->>IMUX26 INT_R_X5Y171/INT_R.NL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

addr_read[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX29 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_NE2A3 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL12 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU12 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL12 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU12 BRAM_L_X6Y170/BRAM_IMUX29_3 BRAM_L_X6Y170/BRAM_IMUX37_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU12 BRAM_L_X6Y170/BRAM_NE2A3_3 CLBLM_R_X5Y171/CLBLM_IMUX21 CLBLM_R_X5Y171/CLBLM_IMUX25 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y171/CLBLM_L_B5 CLBLM_R_X5Y171/CLBLM_L_C4 CLBLM_R_X5Y171/CLBLM_M_AQ CLBLM_R_X5Y173/CLBLM_NE2A3 INT_L_X6Y173/IMUX_L29 INT_L_X6Y173/IMUX_L37 INT_L_X6Y173/NE2END3 INT_R_X5Y171/IMUX21 INT_R_X5Y171/IMUX25 INT_R_X5Y171/LOGIC_OUTS4 INT_R_X5Y171/NL1BEG_N3 INT_R_X5Y171/NR1BEG3 INT_R_X5Y172/NE2BEG3 INT_R_X5Y172/NR1END3 INT_R_X5Y173/NE2A3 VBRK_X18Y180/VBRK_NE2A3 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL12->>BRAM_FIFO36_ADDRBWRADDRL12 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU12->>BRAM_FIFO36_ADDRBWRADDRU12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX29_3->BRAM_IMUX_ADDRBWRADDRU12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX37_3->BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL12->BRAM_ADDRBWRADDRL12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU12->BRAM_ADDRBWRADDRU12 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y171/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y173/INT_L.NE2END3->>IMUX_L29 INT_L_X6Y173/INT_L.NE2END3->>IMUX_L37 INT_R_X5Y171/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X5Y171/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X5Y171/INT_R.NL1BEG_N3->>IMUX21 INT_R_X5Y171/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X5Y172/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr_read[12] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX30 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX38 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL14 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU14 BRAM_L_X6Y170/BRAM_EL1BEG3_3 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL14 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU14 BRAM_L_X6Y170/BRAM_IMUX30_3 BRAM_L_X6Y170/BRAM_IMUX38_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL14 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU14 BRAM_L_X6Y170/BRAM_SW2A3_1 CLBLM_R_X5Y171/CLBLM_IMUX19 CLBLM_R_X5Y171/CLBLM_IMUX23 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y171/CLBLM_L_B2 CLBLM_R_X5Y171/CLBLM_L_C3 CLBLM_R_X5Y171/CLBLM_L_CMUX CLBLM_R_X5Y171/CLBLM_SW2A3 CLBLM_R_X5Y173/CLBLM_EL1BEG3 INT_L_X6Y171/SW2A3 INT_L_X6Y172/SL1END3 INT_L_X6Y172/SW2BEG3 INT_L_X6Y173/EL1END3 INT_L_X6Y173/IMUX_L30 INT_L_X6Y173/IMUX_L38 INT_L_X6Y173/SL1BEG3 INT_R_X5Y171/FAN_ALT3 INT_R_X5Y171/FAN_BOUNCE3 INT_R_X5Y171/IMUX19 INT_R_X5Y171/IMUX23 INT_R_X5Y171/LOGIC_OUTS18 INT_R_X5Y171/NR1BEG0 INT_R_X5Y171/SW2END3 INT_R_X5Y172/NN2BEG0 INT_R_X5Y172/NR1END0 INT_R_X5Y172/SW2END_N0_3 INT_R_X5Y173/EL1BEG3 INT_R_X5Y173/NN2A0 INT_R_X5Y173/NN2END_S2_0 INT_R_X5Y174/EL1BEG_N3 INT_R_X5Y174/NN2END0 VBRK_X18Y178/VBRK_SW2A3 VBRK_X18Y180/VBRK_EL1BEG3 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL14->>BRAM_FIFO36_ADDRBWRADDRL14 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU14->>BRAM_FIFO36_ADDRBWRADDRU14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX30_3->BRAM_IMUX_ADDRBWRADDRU14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX38_3->BRAM_IMUX_ADDRBWRADDRL14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL14->BRAM_ADDRBWRADDRL14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU14->BRAM_ADDRBWRADDRU14 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y171/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X6Y172/INT_L.SL1END3->>SW2BEG3 INT_L_X6Y173/INT_L.EL1END3->>IMUX_L30 INT_L_X6Y173/INT_L.EL1END3->>IMUX_L38 INT_L_X6Y173/INT_L.EL1END3->>SL1BEG3 INT_R_X5Y171/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y171/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X5Y171/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X5Y171/INT_R.SW2END3->>FAN_ALT3 INT_R_X5Y171/INT_R.SW2END3->>IMUX23 INT_R_X5Y172/INT_R.NR1END0->>NN2BEG0 INT_R_X5Y174/INT_R.NN2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ram_memory/ram_reg_0_31_0_0/O - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX23 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y170/CLBLM_L_C3 CLBLM_L_X8Y170/CLBLM_M_D INT_L_X8Y170/IMUX_L23 INT_L_X8Y170/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y170/INT_L.LOGIC_OUTS_L15->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/D - 
wires: CLBLM_L_X8Y169/CLBLM_SW2A0 CLBLM_L_X8Y170/CLBLM_BYP6 CLBLM_L_X8Y170/CLBLM_IMUX10 CLBLM_L_X8Y170/CLBLM_L_A4 CLBLM_L_X8Y170/CLBLM_M_DX CLBLM_L_X8Y170/CLBLM_SW2A1 CLBLM_L_X8Y171/CLBLM_WL1END3 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y172/CLBLM_L_A CLBLM_R_X7Y169/CLBLM_IMUX24 CLBLM_R_X7Y169/CLBLM_IMUX5 CLBLM_R_X7Y169/CLBLM_L_A6 CLBLM_R_X7Y169/CLBLM_M_B5 CLBLM_R_X7Y169/CLBLM_SW2A0 CLBLM_R_X7Y170/CLBLM_IMUX35 CLBLM_R_X7Y170/CLBLM_M_C6 CLBLM_R_X7Y170/CLBLM_SW2A1 CLBLM_R_X7Y171/CLBLM_IMUX1 CLBLM_R_X7Y171/CLBLM_IMUX10 CLBLM_R_X7Y171/CLBLM_L_A4 CLBLM_R_X7Y171/CLBLM_M_A3 CLBLM_R_X7Y171/CLBLM_WL1END3 INT_L_X8Y169/SW2A0 INT_L_X8Y170/BYP_ALT6 INT_L_X8Y170/BYP_L6 INT_L_X8Y170/IMUX_L10 INT_L_X8Y170/SR1END2 INT_L_X8Y170/SS2END0 INT_L_X8Y170/SW2A1 INT_L_X8Y170/SW2BEG0 INT_L_X8Y171/SR1BEG2 INT_L_X8Y171/SR1END1 INT_L_X8Y171/SS2A0 INT_L_X8Y171/SW2BEG1 INT_L_X8Y171/WL1BEG3 INT_L_X8Y172/LOGIC_OUTS_L8 INT_L_X8Y172/SR1BEG1 INT_L_X8Y172/SS2BEG0 INT_L_X8Y172/WL1BEG_N3 INT_R_X7Y169/IMUX24 INT_R_X7Y169/IMUX5 INT_R_X7Y169/SR1END2 INT_R_X7Y169/SW2END0 INT_R_X7Y170/IMUX35 INT_R_X7Y170/SR1BEG2 INT_R_X7Y170/SW2END1 INT_R_X7Y171/IMUX1 INT_R_X7Y171/IMUX10 INT_R_X7Y171/SR1BEG_S0 INT_R_X7Y171/WL1END3 INT_R_X7Y172/WL1END_N1_3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X8Y170/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y170/INT_L.SR1END2->>BYP_ALT6 INT_L_X8Y170/INT_L.SS2END0->>IMUX_L10 INT_L_X8Y170/INT_L.SS2END0->>SW2BEG0 INT_L_X8Y171/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y171/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_R_X7Y169/INT_R.SR1END2->>IMUX5 INT_R_X7Y169/INT_R.SW2END0->>IMUX24 INT_R_X7Y170/INT_R.SW2END1->>IMUX35 INT_R_X7Y170/INT_R.SW2END1->>SR1BEG2 INT_R_X7Y171/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y171/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y171/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_0_0/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/O - 
wires: CLBLM_L_X8Y170/CLBLM_IMUX37 CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L_D4 CLBLM_L_X8Y170/CLBLM_M_A INT_L_X8Y170/IMUX_L37 INT_L_X8Y170/LOGIC_OUTS_L12 INT_L_X8Y170/NL1BEG_N3 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y170/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y170/INT_L.NL1BEG_N3->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/D - 
wires: CLBLM_L_X8Y170/CLBLM_BYP1 CLBLM_L_X8Y170/CLBLM_IMUX9 CLBLM_L_X8Y170/CLBLM_L_A5 CLBLM_L_X8Y170/CLBLM_M_AX CLBLM_L_X8Y170/CLBLM_WL1END1 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y171/CLBLM_L_C CLBLM_L_X8Y171/CLBLM_L_CMUX CLBLM_L_X8Y171/CLBLM_WL1END1 CLBLM_R_X7Y170/CLBLM_IMUX4 CLBLM_R_X7Y170/CLBLM_M_A6 CLBLM_R_X7Y170/CLBLM_WL1END1 CLBLM_R_X7Y171/CLBLM_IMUX12 CLBLM_R_X7Y171/CLBLM_IMUX26 CLBLM_R_X7Y171/CLBLM_L_B4 CLBLM_R_X7Y171/CLBLM_M_B6 CLBLM_R_X7Y171/CLBLM_WL1END1 INT_L_X8Y170/BYP_ALT1 INT_L_X8Y170/BYP_L1 INT_L_X8Y170/IMUX_L9 INT_L_X8Y170/SL1END0 INT_L_X8Y170/SL1END2 INT_L_X8Y170/WL1BEG1 INT_L_X8Y171/LOGIC_OUTS_L10 INT_L_X8Y171/LOGIC_OUTS_L18 INT_L_X8Y171/SL1BEG0 INT_L_X8Y171/SL1BEG2 INT_L_X8Y171/WL1BEG1 INT_R_X7Y170/IMUX4 INT_R_X7Y170/WL1END1 INT_R_X7Y171/IMUX12 INT_R_X7Y171/IMUX26 INT_R_X7Y171/WL1END1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X8Y170/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y170/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y170/INT_L.SL1END0->>IMUX_L9 INT_L_X8Y170/INT_L.SL1END2->>WL1BEG1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_R_X7Y170/INT_R.WL1END1->>IMUX4 INT_R_X7Y171/INT_R.WL1END1->>IMUX12 INT_R_X7Y171/INT_R.WL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_1_1/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/O - 
wires: CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_WL1END0 CLBLM_R_X7Y170/CLBLM_WL1END0 CLBLM_R_X7Y172/CLBLM_IMUX33 CLBLM_R_X7Y172/CLBLM_L_C1 INT_L_X8Y170/LOGIC_OUTS_L13 INT_L_X8Y170/WL1BEG0 INT_R_X7Y170/NN2BEG1 INT_R_X7Y170/WL1END0 INT_R_X7Y171/NN2A1 INT_R_X7Y172/IMUX33 INT_R_X7Y172/NN2END1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y170/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X7Y170/INT_R.WL1END0->>NN2BEG1 INT_R_X7Y172/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/D - 
wires: CLBLM_L_X8Y170/CLBLM_BYP4 CLBLM_L_X8Y170/CLBLM_M_BX CLBLM_L_X8Y170/CLBLM_WL1END2 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y171/CLBLM_L_D CLBLM_L_X8Y171/CLBLM_WL1END2 CLBLM_L_X8Y172/CLBLM_IMUX11 CLBLM_L_X8Y172/CLBLM_M_A4 CLBLM_R_X7Y170/CLBLM_IMUX12 CLBLM_R_X7Y170/CLBLM_M_B6 CLBLM_R_X7Y170/CLBLM_WL1END2 CLBLM_R_X7Y171/CLBLM_BYP2 CLBLM_R_X7Y171/CLBLM_IMUX35 CLBLM_R_X7Y171/CLBLM_L_CX CLBLM_R_X7Y171/CLBLM_M_C6 CLBLM_R_X7Y171/CLBLM_WL1END2 INT_L_X8Y170/BYP_ALT4 INT_L_X8Y170/BYP_L4 INT_L_X8Y170/SL1END3 INT_L_X8Y170/SR1BEG_S0 INT_L_X8Y170/WL1BEG2 INT_L_X8Y171/LOGIC_OUTS_L11 INT_L_X8Y171/NL1BEG2 INT_L_X8Y171/SL1BEG3 INT_L_X8Y171/WL1BEG2 INT_L_X8Y172/IMUX_L11 INT_L_X8Y172/NL1END2 INT_R_X7Y170/FAN_ALT1 INT_R_X7Y170/FAN_BOUNCE1 INT_R_X7Y170/IMUX12 INT_R_X7Y170/WL1END2 INT_R_X7Y171/BYP2 INT_R_X7Y171/BYP_ALT2 INT_R_X7Y171/FAN_ALT5 INT_R_X7Y171/FAN_BOUNCE5 INT_R_X7Y171/IMUX35 INT_R_X7Y171/WL1END2 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X8Y171/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y170/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y171/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y170/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y170/INT_L.SL1END3->>SR1BEG_S0 INT_L_X8Y170/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y170/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X8Y171/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X8Y171/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X8Y172/INT_L.NL1END2->>IMUX_L11 INT_R_X7Y170/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y170/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X7Y170/INT_R.WL1END2->>FAN_ALT1 INT_R_X7Y171/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y171/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y171/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X7Y171/INT_R.WL1END2->>BYP_ALT2 INT_R_X7Y171/INT_R.WL1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_2_2/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/O - 
wires: CLBLM_L_X8Y170/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_M_C CLBLM_L_X8Y172/CLBLM_NW2A1 CLBLM_R_X7Y172/CLBLM_IMUX41 CLBLM_R_X7Y172/CLBLM_L_D1 CLBLM_R_X7Y172/CLBLM_NW2A1 INT_L_X8Y170/LOGIC_OUTS_L14 INT_L_X8Y170/NL1BEG1 INT_L_X8Y171/NL1END1 INT_L_X8Y171/NW2BEG1 INT_L_X8Y172/NW2A1 INT_R_X7Y172/IMUX41 INT_R_X7Y172/NW2END1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y170/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y171/INT_L.NL1END1->>NW2BEG1 INT_R_X7Y172/INT_R.NW2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/D - 
wires: CLBLM_L_X8Y170/CLBLM_BYP3 CLBLM_L_X8Y170/CLBLM_M_CX CLBLM_L_X8Y170/CLBLM_SE2A2 CLBLM_L_X8Y172/CLBLM_IMUX8 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y172/CLBLM_L_B CLBLM_L_X8Y172/CLBLM_M_A5 CLBLM_L_X8Y172/CLBLM_WR1END2 CLBLM_R_X7Y170/CLBLM_SE2A2 CLBLM_R_X7Y171/CLBLM_BYP6 CLBLM_R_X7Y171/CLBLM_BYP7 CLBLM_R_X7Y171/CLBLM_L_DX CLBLM_R_X7Y171/CLBLM_M_DX CLBLM_R_X7Y172/CLBLM_WR1END2 INT_L_X8Y170/BYP_ALT3 INT_L_X8Y170/BYP_L3 INT_L_X8Y170/SE2END2 INT_L_X8Y171/FAN_BOUNCE_S3_2 INT_L_X8Y172/FAN_ALT2 INT_L_X8Y172/FAN_BOUNCE2 INT_L_X8Y172/IMUX_L8 INT_L_X8Y172/LOGIC_OUTS_L9 INT_L_X8Y172/WR1BEG2 INT_R_X7Y170/SE2A2 INT_R_X7Y171/BYP6 INT_R_X7Y171/BYP7 INT_R_X7Y171/BYP_ALT6 INT_R_X7Y171/BYP_ALT7 INT_R_X7Y171/BYP_BOUNCE6 INT_R_X7Y171/SE2BEG2 INT_R_X7Y171/SR1END2 INT_R_X7Y172/BYP_BOUNCE_N3_6 INT_R_X7Y172/SR1BEG2 INT_R_X7Y172/WR1END2 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X8Y170/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y170/INT_L.SE2END2->>BYP_ALT3 INT_L_X8Y172/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y172/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X8Y172/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X7Y171/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y171/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X7Y171/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y171/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X7Y171/INT_R.SR1END2->>BYP_ALT6 INT_R_X7Y171/INT_R.SR1END2->>SE2BEG2 INT_R_X7Y172/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_3_3/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/O - 
wires: CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y171/CLBLM_M_D CLBLM_L_X8Y172/CLBLM_IMUX18 CLBLM_L_X8Y172/CLBLM_M_B2 INT_L_X8Y171/LOGIC_OUTS_L15 INT_L_X8Y171/NR1BEG3 INT_L_X8Y172/FAN_ALT1 INT_L_X8Y172/FAN_BOUNCE1 INT_L_X8Y172/IMUX_L18 INT_L_X8Y172/NR1END3 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y172/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y172/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y172/INT_L.NR1END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/D - 
wires: CLBLM_L_X8Y171/CLBLM_BYP6 CLBLM_L_X8Y171/CLBLM_ER1BEG3 CLBLM_L_X8Y171/CLBLM_M_DX CLBLM_L_X8Y171/CLBLM_SW2A0 CLBLM_L_X8Y171/CLBLM_SW2A2 CLBLM_L_X8Y172/CLBLM_IMUX24 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y172/CLBLM_L_C CLBLM_L_X8Y172/CLBLM_L_CMUX CLBLM_L_X8Y172/CLBLM_M_B5 CLBLM_R_X7Y171/CLBLM_BYP0 CLBLM_R_X7Y171/CLBLM_BYP1 CLBLM_R_X7Y171/CLBLM_ER1BEG3 CLBLM_R_X7Y171/CLBLM_L_AX CLBLM_R_X7Y171/CLBLM_M_AX CLBLM_R_X7Y171/CLBLM_SW2A0 CLBLM_R_X7Y171/CLBLM_SW2A2 INT_L_X8Y171/BYP_ALT6 INT_L_X8Y171/BYP_L6 INT_L_X8Y171/ER1END3 INT_L_X8Y171/SR1END3 INT_L_X8Y171/SW2A0 INT_L_X8Y171/SW2A2 INT_L_X8Y172/ER1END_N3_3 INT_L_X8Y172/IMUX_L24 INT_L_X8Y172/LOGIC_OUTS_L10 INT_L_X8Y172/LOGIC_OUTS_L18 INT_L_X8Y172/SR1BEG3 INT_L_X8Y172/SR1END_N3_3 INT_L_X8Y172/SW2BEG0 INT_L_X8Y172/SW2BEG2 INT_R_X7Y171/BYP0 INT_R_X7Y171/BYP1 INT_R_X7Y171/BYP_ALT0 INT_R_X7Y171/BYP_ALT1 INT_R_X7Y171/ER1BEG3 INT_R_X7Y171/SW2END0 INT_R_X7Y171/SW2END2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y171/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y171/INT_L.ER1END3->>BYP_ALT6 INT_L_X8Y172/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X8Y172/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_L_X8Y172/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_L_X8Y172/INT_L.SR1END_N3_3->>IMUX_L24 INT_R_X7Y171/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y171/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y171/INT_R.SW2END0->>BYP_ALT0 INT_R_X7Y171/INT_R.SW2END0->>BYP_ALT1 INT_R_X7Y171/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_4_4/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/O - 
wires: CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y171/CLBLM_M_A CLBLM_L_X8Y172/CLBLM_IMUX32 CLBLM_L_X8Y172/CLBLM_M_C1 INT_L_X8Y171/LOGIC_OUTS_L12 INT_L_X8Y171/NR1BEG0 INT_L_X8Y172/IMUX_L32 INT_L_X8Y172/NR1END0 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X8Y171/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y172/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/D - 
wires: CLBLM_L_X8Y171/CLBLM_BYP1 CLBLM_L_X8Y171/CLBLM_M_AX CLBLM_L_X8Y171/CLBLM_SW2A1 CLBLM_L_X8Y172/CLBLM_IMUX22 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y172/CLBLM_L_D CLBLM_L_X8Y172/CLBLM_L_DMUX CLBLM_L_X8Y172/CLBLM_M_C3 CLBLM_R_X7Y171/CLBLM_BYP4 CLBLM_R_X7Y171/CLBLM_BYP5 CLBLM_R_X7Y171/CLBLM_L_BX CLBLM_R_X7Y171/CLBLM_M_BX CLBLM_R_X7Y171/CLBLM_SW2A1 INT_L_X8Y171/BYP_ALT1 INT_L_X8Y171/BYP_L1 INT_L_X8Y171/SL1END0 INT_L_X8Y171/SW2A1 INT_L_X8Y172/IMUX_L22 INT_L_X8Y172/LOGIC_OUTS_L11 INT_L_X8Y172/LOGIC_OUTS_L19 INT_L_X8Y172/SL1BEG0 INT_L_X8Y172/SR1BEG_S0 INT_L_X8Y172/SW2BEG1 INT_R_X7Y171/BYP4 INT_R_X7Y171/BYP5 INT_R_X7Y171/BYP_ALT4 INT_R_X7Y171/BYP_ALT5 INT_R_X7Y171/SW2END1 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X8Y171/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y171/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y172/INT_L.LOGIC_OUTS_L11->>IMUX_L22 INT_L_X8Y172/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y172/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_L_X8Y172/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X7Y171/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y171/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y171/INT_R.SW2END1->>BYP_ALT4 INT_R_X7Y171/INT_R.SW2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_5_5/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/O - 
wires: CLBLM_L_X8Y171/CLBLM_IMUX3 CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y171/CLBLM_L_A2 CLBLM_L_X8Y171/CLBLM_M_B INT_L_X8Y171/IMUX_L3 INT_L_X8Y171/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y171/INT_L.LOGIC_OUTS_L13->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/D - 
wires: CLBLM_L_X8Y171/CLBLM_BYP4 CLBLM_L_X8Y171/CLBLM_ER1BEG1 CLBLM_L_X8Y171/CLBLM_IMUX9 CLBLM_L_X8Y171/CLBLM_L_A5 CLBLM_L_X8Y171/CLBLM_M_BX CLBLM_L_X8Y171/CLBLM_SE2A0 CLBLM_R_X7Y171/CLBLM_BYP3 CLBLM_R_X7Y171/CLBLM_ER1BEG1 CLBLM_R_X7Y171/CLBLM_M_CX CLBLM_R_X7Y171/CLBLM_SE2A0 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y172/CLBLM_M_A CLBLM_R_X7Y172/CLBLM_M_AMUX INT_L_X8Y171/BYP_ALT4 INT_L_X8Y171/BYP_L4 INT_L_X8Y171/ER1END1 INT_L_X8Y171/IMUX_L9 INT_L_X8Y171/SE2END0 INT_R_X7Y171/BYP3 INT_R_X7Y171/BYP_ALT3 INT_R_X7Y171/ER1BEG1 INT_R_X7Y171/SE2A0 INT_R_X7Y171/SL1END0 INT_R_X7Y171/SL1END2 INT_R_X7Y172/LOGIC_OUTS12 INT_R_X7Y172/LOGIC_OUTS20 INT_R_X7Y172/SE2BEG0 INT_R_X7Y172/SL1BEG0 INT_R_X7Y172/SL1BEG2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y171/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y171/INT_L.ER1END1->>BYP_ALT4 INT_L_X8Y171/INT_L.SE2END0->>IMUX_L9 INT_R_X7Y171/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y171/INT_R.SL1END0->>ER1BEG1 INT_R_X7Y171/INT_R.SL1END2->>BYP_ALT3 INT_R_X7Y172/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X7Y172/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X7Y172/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_6_6/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/O - 
wires: CLBLM_L_X8Y171/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y171/CLBLM_M_C CLBLM_L_X8Y172/CLBLM_IMUX45 CLBLM_L_X8Y172/CLBLM_M_D2 INT_L_X8Y171/LOGIC_OUTS_L14 INT_L_X8Y171/NR1BEG2 INT_L_X8Y172/IMUX_L45 INT_L_X8Y172/NR1END2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y171/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X8Y172/INT_L.NR1END2->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/A0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/A1 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/A2 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/A3 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/A4 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/D - 
wires: CLBLM_L_X8Y171/CLBLM_BYP3 CLBLM_L_X8Y171/CLBLM_M_CX CLBLM_L_X8Y172/CLBLM_ER1BEG2 CLBLM_L_X8Y172/CLBLM_IMUX43 CLBLM_L_X8Y172/CLBLM_M_D6 CLBLM_R_X7Y172/CLBLM_ER1BEG2 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y172/CLBLM_M_B INT_L_X8Y171/BYP_ALT3 INT_L_X8Y171/BYP_L3 INT_L_X8Y171/SL1END2 INT_L_X8Y172/ER1END2 INT_L_X8Y172/FAN_ALT5 INT_L_X8Y172/FAN_BOUNCE5 INT_L_X8Y172/IMUX_L43 INT_L_X8Y172/SL1BEG2 INT_R_X7Y172/ER1BEG2 INT_R_X7Y172/LOGIC_OUTS13 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y171/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y171/INT_L.SL1END2->>BYP_ALT3 INT_L_X8Y172/INT_L.ER1END2->>FAN_ALT5 INT_L_X8Y172/INT_L.ER1END2->>SL1BEG2 INT_L_X8Y172/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y172/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_R_X7Y172/INT_R.LOGIC_OUTS13->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_memory/ram_reg_0_31_7_7/WE - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

ram_reg_0_15_0_0_i_2_n_0 - 
wires: CLBLM_L_X8Y163/CLBLM_IMUX0 CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y163/CLBLM_L_A3 CLBLM_L_X8Y163/CLBLM_L_B INT_L_X8Y162/FAN_BOUNCE_S3_2 INT_L_X8Y163/FAN_ALT2 INT_L_X8Y163/FAN_BOUNCE2 INT_L_X8Y163/IMUX_L0 INT_L_X8Y163/LOGIC_OUTS_L9 
pips: CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y163/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y163/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X8Y163/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_15_0_0_i_3_n_0 - 
wires: CLBLM_L_X8Y163/CLBLM_IMUX25 CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y163/CLBLM_L_B5 CLBLM_L_X8Y163/CLBLM_L_C CLBLM_L_X8Y163/CLBLM_L_CMUX INT_L_X8Y163/IMUX_L25 INT_L_X8Y163/LOGIC_OUTS_L18 
pips: CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X8Y163/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ram_reg_0_15_0_0_i_4_n_0 - 
wires: CLBLM_L_X8Y163/CLBLM_IMUX14 CLBLM_L_X8Y163/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y163/CLBLM_L_B1 CLBLM_L_X8Y163/CLBLM_L_D INT_L_X8Y163/IMUX_L14 INT_L_X8Y163/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y163/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y163/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y163/INT_L.LOGIC_OUTS_L11->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[6] - 
wires: CLBLM_L_X8Y172/CLBLM_IMUX5 CLBLM_L_X8Y172/CLBLM_L_A6 CLBLM_L_X8Y172/CLBLM_WL1END2 CLBLM_L_X8Y174/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y174/CLBLM_L_D CLBLM_L_X8Y174/CLBLM_WL1END2 CLBLM_R_X7Y172/CLBLM_IMUX12 CLBLM_R_X7Y172/CLBLM_IMUX4 CLBLM_R_X7Y172/CLBLM_IMUX44 CLBLM_R_X7Y172/CLBLM_M_A6 CLBLM_R_X7Y172/CLBLM_M_B6 CLBLM_R_X7Y172/CLBLM_M_D4 CLBLM_R_X7Y172/CLBLM_WL1END2 CLBLM_R_X7Y174/CLBLM_WL1END2 INT_L_X6Y172/SE2A2 INT_L_X6Y173/SE2BEG2 INT_L_X6Y173/SW2END2 INT_L_X8Y172/FAN_ALT3 INT_L_X8Y172/FAN_BOUNCE3 INT_L_X8Y172/IMUX_L5 INT_L_X8Y172/SS2END3 INT_L_X8Y172/WL1BEG2 INT_L_X8Y173/SS2A3 INT_L_X8Y173/SS2END_N0_3 INT_L_X8Y174/LOGIC_OUTS_L11 INT_L_X8Y174/SS2BEG3 INT_L_X8Y174/WL1BEG2 INT_R_X7Y172/IMUX12 INT_R_X7Y172/IMUX4 INT_R_X7Y172/IMUX44 INT_R_X7Y172/SE2END2 INT_R_X7Y172/WL1END2 INT_R_X7Y173/SW2A2 INT_R_X7Y174/SW2BEG2 INT_R_X7Y174/WL1END2 
pips: CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y174/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X6Y173/INT_L.SW2END2->>SE2BEG2 INT_L_X8Y172/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y172/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X8Y172/INT_L.SS2END3->>FAN_ALT3 INT_L_X8Y172/INT_L.SS2END3->>WL1BEG2 INT_L_X8Y174/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_L_X8Y174/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X7Y172/INT_R.SE2END2->>IMUX12 INT_R_X7Y172/INT_R.SE2END2->>IMUX4 INT_R_X7Y172/INT_R.WL1END2->>IMUX44 INT_R_X7Y174/INT_R.WL1END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

processor/sh[2] - 
wires: CLBLM_L_X8Y171/CLBLM_IMUX23 CLBLM_L_X8Y171/CLBLM_IMUX36 CLBLM_L_X8Y171/CLBLM_L_C3 CLBLM_L_X8Y171/CLBLM_L_D2 CLBLM_L_X8Y172/CLBLM_EL1BEG3 CLBLM_L_X8Y172/CLBLM_IMUX14 CLBLM_L_X8Y172/CLBLM_IMUX33 CLBLM_L_X8Y172/CLBLM_IMUX41 CLBLM_L_X8Y172/CLBLM_IMUX6 CLBLM_L_X8Y172/CLBLM_L_A1 CLBLM_L_X8Y172/CLBLM_L_B1 CLBLM_L_X8Y172/CLBLM_L_C1 CLBLM_L_X8Y172/CLBLM_L_D1 CLBLM_L_X8Y172/CLBLM_SE2A0 CLBLM_R_X7Y172/CLBLM_EL1BEG3 CLBLM_R_X7Y172/CLBLM_IMUX1 CLBLM_R_X7Y172/CLBLM_IMUX17 CLBLM_R_X7Y172/CLBLM_M_A3 CLBLM_R_X7Y172/CLBLM_M_B3 CLBLM_R_X7Y172/CLBLM_SE2A0 CLBLM_R_X7Y173/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y173/CLBLM_L_A INT_L_X8Y171/FAN_BOUNCE_S3_0 INT_L_X8Y171/IMUX_L23 INT_L_X8Y171/IMUX_L36 INT_L_X8Y171/SL1END3 INT_L_X8Y172/EL1END3 INT_L_X8Y172/FAN_ALT0 INT_L_X8Y172/FAN_BOUNCE0 INT_L_X8Y172/IMUX_L14 INT_L_X8Y172/IMUX_L33 INT_L_X8Y172/IMUX_L41 INT_L_X8Y172/IMUX_L6 INT_L_X8Y172/SE2END0 INT_L_X8Y172/SL1BEG3 INT_R_X7Y172/EL1BEG3 INT_R_X7Y172/IMUX1 INT_R_X7Y172/IMUX17 INT_R_X7Y172/SE2A0 INT_R_X7Y172/SL1END0 INT_R_X7Y173/EL1BEG_N3 INT_R_X7Y173/LOGIC_OUTS8 INT_R_X7Y173/SE2BEG0 INT_R_X7Y173/SL1BEG0 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y173/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y171/INT_L.FAN_BOUNCE_S3_0->>IMUX_L36 INT_L_X8Y171/INT_L.SL1END3->>IMUX_L23 INT_L_X8Y172/INT_L.EL1END3->>IMUX_L14 INT_L_X8Y172/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y172/INT_L.EL1END3->>SL1BEG3 INT_L_X8Y172/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y172/INT_L.SE2END0->>FAN_ALT0 INT_L_X8Y172/INT_L.SE2END0->>IMUX_L33 INT_L_X8Y172/INT_L.SE2END0->>IMUX_L41 INT_R_X7Y172/INT_R.SL1END0->>IMUX1 INT_R_X7Y172/INT_R.SL1END0->>IMUX17 INT_R_X7Y173/INT_R.LOGIC_OUTS8->>EL1BEG_N3 INT_R_X7Y173/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X7Y173/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

data2[7] - 
wires: CLBLM_L_X10Y172/CLBLM_SW2A1 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y173/CLBLM_M_B CLBLM_L_X10Y173/CLBLM_WW2A1 CLBLM_L_X8Y171/CLBLM_IMUX21 CLBLM_L_X8Y171/CLBLM_L_C4 CLBLM_L_X8Y172/CLBLM_IMUX10 CLBLM_L_X8Y172/CLBLM_L_A4 CLBLM_L_X8Y172/CLBLM_SW2A1 CLBLM_R_X7Y172/CLBLM_IMUX27 CLBLM_R_X7Y172/CLBLM_IMUX38 CLBLM_R_X7Y172/CLBLM_M_B4 CLBLM_R_X7Y172/CLBLM_M_D3 CLBLM_R_X7Y172/CLBLM_SW2A1 DSP_R_X9Y170/DSP_SW2A1_2 DSP_R_X9Y170/DSP_WW2A1_3 INT_INTERFACE_R_X9Y172/INT_INTERFACE_SW2A1 INT_INTERFACE_R_X9Y173/INT_INTERFACE_WW2A1 INT_L_X10Y172/SW2A1 INT_L_X10Y173/LOGIC_OUTS_L13 INT_L_X10Y173/SW2BEG1 INT_L_X10Y173/WW2BEG1 INT_L_X8Y171/FAN_BOUNCE_S3_4 INT_L_X8Y171/IMUX_L21 INT_L_X8Y172/FAN_ALT4 INT_L_X8Y172/FAN_BOUNCE4 INT_L_X8Y172/IMUX_L10 INT_L_X8Y172/SW2A1 INT_L_X8Y172/WL1END0 INT_L_X8Y173/SW2BEG1 INT_L_X8Y173/WW2END1 INT_R_X7Y172/BYP_ALT4 INT_R_X7Y172/BYP_BOUNCE4 INT_R_X7Y172/IMUX27 INT_R_X7Y172/IMUX38 INT_R_X7Y172/SW2END1 INT_R_X9Y172/SW2END1 INT_R_X9Y172/WL1BEG0 INT_R_X9Y173/WW2A1 VBRK_X29Y179/VBRK_SW2A1 VBRK_X29Y180/VBRK_WW2A1 
pips: CLBLM_L_X10Y173/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y173/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X10Y173/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_L_X8Y171/INT_L.FAN_BOUNCE_S3_4->>IMUX_L21 INT_L_X8Y172/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y172/INT_L.WL1END0->>FAN_ALT4 INT_L_X8Y172/INT_L.WL1END0->>IMUX_L10 INT_L_X8Y173/INT_L.WW2END1->>SW2BEG1 INT_R_X7Y172/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y172/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X7Y172/INT_R.SW2END1->>BYP_ALT4 INT_R_X7Y172/INT_R.SW2END1->>IMUX27 INT_R_X9Y172/INT_R.SW2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

processor/sh[0] - 
wires: CLBLM_L_X8Y171/CLBLM_EL1BEG1 CLBLM_L_X8Y171/CLBLM_IMUX33 CLBLM_L_X8Y171/CLBLM_IMUX41 CLBLM_L_X8Y171/CLBLM_L_C1 CLBLM_L_X8Y171/CLBLM_L_D1 CLBLM_L_X8Y172/CLBLM_EL1BEG0 CLBLM_L_X8Y172/CLBLM_IMUX0 CLBLM_L_X8Y172/CLBLM_IMUX16 CLBLM_L_X8Y172/CLBLM_IMUX20 CLBLM_L_X8Y172/CLBLM_IMUX36 CLBLM_L_X8Y172/CLBLM_L_A3 CLBLM_L_X8Y172/CLBLM_L_B3 CLBLM_L_X8Y172/CLBLM_L_C2 CLBLM_L_X8Y172/CLBLM_L_D2 CLBLM_L_X8Y172/CLBLM_NE2A2 CLBLM_L_X8Y172/CLBLM_WR1END3 CLBLM_R_X7Y171/CLBLM_EL1BEG1 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y171/CLBLM_L_C CLBLM_R_X7Y172/CLBLM_EL1BEG0 CLBLM_R_X7Y172/CLBLM_IMUX15 CLBLM_R_X7Y172/CLBLM_IMUX7 CLBLM_R_X7Y172/CLBLM_M_A1 CLBLM_R_X7Y172/CLBLM_M_B1 CLBLM_R_X7Y172/CLBLM_NE2A2 CLBLM_R_X7Y172/CLBLM_WR1END3 INT_L_X8Y171/EL1END1 INT_L_X8Y171/EL1END_S3_0 INT_L_X8Y171/IMUX_L33 INT_L_X8Y171/IMUX_L41 INT_L_X8Y172/EL1END0 INT_L_X8Y172/IMUX_L0 INT_L_X8Y172/IMUX_L16 INT_L_X8Y172/IMUX_L20 INT_L_X8Y172/IMUX_L36 INT_L_X8Y172/NE2END2 INT_L_X8Y172/WR1BEG3 INT_R_X7Y171/EL1BEG1 INT_R_X7Y171/LOGIC_OUTS10 INT_R_X7Y171/NE2BEG2 INT_R_X7Y171/NL1BEG1 INT_R_X7Y172/EL1BEG0 INT_R_X7Y172/IMUX15 INT_R_X7Y172/IMUX7 INT_R_X7Y172/NE2A2 INT_R_X7Y172/NL1END1 INT_R_X7Y172/WR1END3 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y171/INT_L.EL1END1->>IMUX_L33 INT_L_X8Y171/INT_L.EL1END1->>IMUX_L41 INT_L_X8Y172/INT_L.EL1END0->>IMUX_L0 INT_L_X8Y172/INT_L.EL1END0->>IMUX_L16 INT_L_X8Y172/INT_L.NE2END2->>IMUX_L20 INT_L_X8Y172/INT_L.NE2END2->>IMUX_L36 INT_L_X8Y172/INT_L.NE2END2->>WR1BEG3 INT_R_X7Y171/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X7Y171/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X7Y172/INT_R.NL1END1->>EL1BEG0 INT_R_X7Y172/INT_R.WR1END3->>IMUX15 INT_R_X7Y172/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

processor/sh[1] - 
wires: CLBLM_L_X8Y171/CLBLM_IMUX20 CLBLM_L_X8Y171/CLBLM_IMUX37 CLBLM_L_X8Y171/CLBLM_L_C2 CLBLM_L_X8Y171/CLBLM_L_D4 CLBLM_L_X8Y171/CLBLM_SE2A2 CLBLM_L_X8Y172/CLBLM_ER1BEG1 CLBLM_L_X8Y172/CLBLM_ER1BEG3 CLBLM_L_X8Y172/CLBLM_IMUX19 CLBLM_L_X8Y172/CLBLM_IMUX23 CLBLM_L_X8Y172/CLBLM_IMUX3 CLBLM_L_X8Y172/CLBLM_IMUX39 CLBLM_L_X8Y172/CLBLM_L_A2 CLBLM_L_X8Y172/CLBLM_L_B2 CLBLM_L_X8Y172/CLBLM_L_C3 CLBLM_L_X8Y172/CLBLM_L_D3 CLBLM_R_X7Y171/CLBLM_SE2A2 CLBLM_R_X7Y172/CLBLM_ER1BEG1 CLBLM_R_X7Y172/CLBLM_ER1BEG3 CLBLM_R_X7Y172/CLBLM_IMUX18 CLBLM_R_X7Y172/CLBLM_IMUX2 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y172/CLBLM_M_A2 CLBLM_R_X7Y172/CLBLM_M_B2 CLBLM_R_X7Y172/CLBLM_M_C CLBLM_R_X7Y172/CLBLM_M_CMUX INT_L_X8Y171/IMUX_L20 INT_L_X8Y171/IMUX_L37 INT_L_X8Y171/SE2END2 INT_L_X8Y172/ER1END1 INT_L_X8Y172/ER1END3 INT_L_X8Y172/IMUX_L19 INT_L_X8Y172/IMUX_L23 INT_L_X8Y172/IMUX_L3 INT_L_X8Y172/IMUX_L39 INT_L_X8Y173/ER1END_N3_3 INT_R_X7Y171/SE2A2 INT_R_X7Y172/ER1BEG1 INT_R_X7Y172/ER1BEG3 INT_R_X7Y172/FAN_ALT7 INT_R_X7Y172/FAN_BOUNCE7 INT_R_X7Y172/IMUX18 INT_R_X7Y172/IMUX2 INT_R_X7Y172/LOGIC_OUTS14 INT_R_X7Y172/LOGIC_OUTS22 INT_R_X7Y172/SE2BEG2 
pips: CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y171/INT_L.SE2END2->>IMUX_L20 INT_L_X8Y171/INT_L.SE2END2->>IMUX_L37 INT_L_X8Y172/INT_L.ER1END1->>IMUX_L19 INT_L_X8Y172/INT_L.ER1END1->>IMUX_L3 INT_L_X8Y172/INT_L.ER1END3->>IMUX_L23 INT_L_X8Y172/INT_L.ER1END3->>IMUX_L39 INT_R_X7Y172/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y172/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X7Y172/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X7Y172/INT_R.LOGIC_OUTS14->>ER1BEG3 INT_R_X7Y172/INT_R.LOGIC_OUTS14->>FAN_ALT7 INT_R_X7Y172/INT_R.LOGIC_OUTS14->>SE2BEG2 INT_R_X7Y172/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

data4[0] - 
wires: CLBLM_L_X10Y171/CLBLM_IMUX11 CLBLM_L_X10Y171/CLBLM_M_A4 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y172/CLBLM_L_B CLBLM_L_X10Y172/CLBLM_WR1END2 CLBLM_L_X10Y172/CLBLM_WW2A1 CLBLM_L_X8Y171/CLBLM_IMUX34 CLBLM_L_X8Y171/CLBLM_IMUX39 CLBLM_L_X8Y171/CLBLM_L_C6 CLBLM_L_X8Y171/CLBLM_L_D3 CLBLM_L_X8Y172/CLBLM_IMUX9 CLBLM_L_X8Y172/CLBLM_L_A5 DSP_R_X9Y170/DSP_WR1END2_2 DSP_R_X9Y170/DSP_WW2A1_2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WW2A1 INT_L_X10Y171/IMUX_L11 INT_L_X10Y171/SL1END1 INT_L_X10Y172/LOGIC_OUTS_L9 INT_L_X10Y172/SL1BEG1 INT_L_X10Y172/WR1BEG2 INT_L_X10Y172/WW2BEG1 INT_L_X8Y171/FAN_BOUNCE_S3_6 INT_L_X8Y171/IMUX_L34 INT_L_X8Y171/IMUX_L39 INT_L_X8Y171/SW2END1 INT_L_X8Y172/FAN_ALT6 INT_L_X8Y172/FAN_BOUNCE6 INT_L_X8Y172/IMUX_L9 INT_L_X8Y172/WW2END1 INT_R_X9Y171/SW2A1 INT_R_X9Y172/SW2BEG1 INT_R_X9Y172/WR1END2 INT_R_X9Y172/WW2A1 VBRK_X29Y179/VBRK_WR1END2 VBRK_X29Y179/VBRK_WW2A1 
pips: CLBLM_L_X10Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y171/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y172/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_L_X10Y172/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L9->>WW2BEG1 INT_L_X8Y171/INT_L.FAN_BOUNCE_S3_6->>IMUX_L39 INT_L_X8Y171/INT_L.SW2END1->>IMUX_L34 INT_L_X8Y172/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X8Y172/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X8Y172/INT_L.WW2END1->>FAN_ALT6 INT_R_X9Y172/INT_R.WR1END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

processor/opalu[2] - 
wires: CLBLM_L_X10Y172/CLBLM_IMUX16 CLBLM_L_X10Y172/CLBLM_IMUX33 CLBLM_L_X10Y172/CLBLM_IMUX41 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y172/CLBLM_L_B3 CLBLM_L_X10Y172/CLBLM_L_C1 CLBLM_L_X10Y172/CLBLM_L_D1 CLBLM_L_X10Y172/CLBLM_M_D CLBLM_L_X10Y172/CLBLM_WW2A3 CLBLM_L_X10Y173/CLBLM_IMUX17 CLBLM_L_X10Y173/CLBLM_IMUX22 CLBLM_L_X10Y173/CLBLM_M_B3 CLBLM_L_X10Y173/CLBLM_M_C3 CLBLM_L_X10Y174/CLBLM_IMUX22 CLBLM_L_X10Y174/CLBLM_IMUX40 CLBLM_L_X10Y174/CLBLM_M_C3 CLBLM_L_X10Y174/CLBLM_M_D1 CLBLM_L_X10Y174/CLBLM_NE2A0 CLBLM_L_X10Y174/CLBLM_WW2A2 CLBLM_L_X8Y174/CLBLM_IMUX37 CLBLM_L_X8Y174/CLBLM_L_D4 DSP_R_X9Y170/DSP_NE2A0_4 DSP_R_X9Y170/DSP_WW2A2_4 DSP_R_X9Y170/DSP_WW2A3_2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X9Y174/INT_INTERFACE_NE2A0 INT_INTERFACE_R_X9Y174/INT_INTERFACE_WW2A2 INT_L_X10Y171/FAN_BOUNCE_S3_2 INT_L_X10Y172/BYP_ALT7 INT_L_X10Y172/BYP_BOUNCE7 INT_L_X10Y172/FAN_ALT2 INT_L_X10Y172/FAN_BOUNCE2 INT_L_X10Y172/IMUX_L16 INT_L_X10Y172/IMUX_L33 INT_L_X10Y172/IMUX_L41 INT_L_X10Y172/LOGIC_OUTS_L15 INT_L_X10Y172/NE2BEG3 INT_L_X10Y172/SR1BEG_S0 INT_L_X10Y172/WW2BEG3 INT_L_X10Y173/BYP_ALT4 INT_L_X10Y173/BYP_BOUNCE4 INT_L_X10Y173/BYP_BOUNCE_N3_7 INT_L_X10Y173/IMUX_L17 INT_L_X10Y173/IMUX_L22 INT_L_X10Y173/NE2A3 INT_L_X10Y173/NE2END_S3_0 INT_L_X10Y174/IMUX_L22 INT_L_X10Y174/IMUX_L40 INT_L_X10Y174/NE2END0 INT_L_X10Y174/NW2END3 INT_L_X10Y174/WW2BEG2 INT_L_X8Y172/ER1BEG_S0 INT_L_X8Y172/WW2END3 INT_L_X8Y173/ER1BEG0 INT_L_X8Y173/WW2END_N0_3 INT_L_X8Y174/IMUX_L37 INT_L_X8Y174/WW2END2 INT_R_X11Y173/NE2END3 INT_R_X11Y173/NW2BEG3 INT_R_X11Y174/NW2A3 INT_R_X9Y172/WW2A3 INT_R_X9Y173/ER1END0 INT_R_X9Y173/NE2BEG0 INT_R_X9Y174/NE2A0 INT_R_X9Y174/WW2A2 VBRK_X29Y179/VBRK_WW2A3 VBRK_X29Y181/VBRK_NE2A0 VBRK_X29Y181/VBRK_WW2A2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y172/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y173/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y174/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y174/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y172/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X10Y172/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y172/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X10Y172/INT_L.LOGIC_OUTS_L15->>BYP_ALT7 INT_L_X10Y172/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X10Y172/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X10Y172/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_L_X10Y172/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X10Y172/INT_L.SR1BEG_S0->>IMUX_L33 INT_L_X10Y172/INT_L.SR1BEG_S0->>IMUX_L41 INT_L_X10Y173/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y173/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X10Y173/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_L_X10Y173/INT_L.BYP_BOUNCE_N3_7->>IMUX_L17 INT_L_X10Y174/INT_L.NE2END0->>IMUX_L40 INT_L_X10Y174/INT_L.NW2END3->>IMUX_L22 INT_L_X10Y174/INT_L.NW2END3->>WW2BEG2 INT_L_X8Y172/INT_L.WW2END3->>ER1BEG_S0 INT_L_X8Y174/INT_L.WW2END2->>IMUX_L37 INT_R_X11Y173/INT_R.NE2END3->>NW2BEG3 INT_R_X9Y173/INT_R.ER1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

write_e - 
wires: CLBLM_L_X8Y170/CLBLM_FAN7 CLBLM_L_X8Y170/CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_EL1BEG2 CLBLM_L_X8Y171/CLBLM_FAN7 CLBLM_L_X8Y171/CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_IMUX15 CLBLM_R_X7Y169/CLBLM_IMUX9 CLBLM_R_X7Y169/CLBLM_L_A5 CLBLM_R_X7Y169/CLBLM_M_B1 CLBLM_R_X7Y171/CLBLM_EL1BEG2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y171/CLBLM_L_D INT_L_X8Y170/FAN_ALT7 INT_L_X8Y170/FAN_L7 INT_L_X8Y170/SE2A2 INT_L_X8Y170/WL1END1 INT_L_X8Y171/EL1END2 INT_L_X8Y171/FAN_ALT7 INT_L_X8Y171/FAN_L7 INT_L_X8Y171/SE2BEG2 INT_R_X7Y169/IMUX15 INT_R_X7Y169/IMUX9 INT_R_X7Y169/SR1BEG_S0 INT_R_X7Y169/SS2END3 INT_R_X7Y170/SS2A3 INT_R_X7Y170/SS2END_N0_3 INT_R_X7Y171/EL1BEG2 INT_R_X7Y171/LOGIC_OUTS11 INT_R_X7Y171/SS2BEG3 INT_R_X9Y170/SE2END2 INT_R_X9Y170/WL1BEG1 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y171/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y170/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y170/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y171/INT_L.EL1END2->>SE2BEG2 INT_L_X8Y171/INT_L.FAN_ALT7->>FAN_L7 INT_R_X7Y169/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y169/INT_R.SS2END3->>IMUX15 INT_R_X7Y169/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X9Y170/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

ram_reg_0_31_0_0_i_3_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_M_A CLBLM_L_X8Y170/CLBLM_IMUX15 CLBLM_L_X8Y170/CLBLM_IMUX32 CLBLM_L_X8Y170/CLBLM_IMUX40 CLBLM_L_X8Y170/CLBLM_IMUX7 CLBLM_L_X8Y170/CLBLM_M_A1 CLBLM_L_X8Y170/CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_IMUX15 CLBLM_L_X8Y171/CLBLM_IMUX32 CLBLM_L_X8Y171/CLBLM_IMUX40 CLBLM_L_X8Y171/CLBLM_IMUX7 CLBLM_L_X8Y171/CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_M_D1 INT_L_X8Y169/LOGIC_OUTS_L12 INT_L_X8Y169/NN2BEG0 INT_L_X8Y169/NR1BEG0 INT_L_X8Y170/FAN_BOUNCE_S3_4 INT_L_X8Y170/IMUX_L15 INT_L_X8Y170/IMUX_L32 INT_L_X8Y170/IMUX_L40 INT_L_X8Y170/IMUX_L7 INT_L_X8Y170/NE2BEG0 INT_L_X8Y170/NN2A0 INT_L_X8Y170/NN2END_S2_0 INT_L_X8Y170/NR1END0 INT_L_X8Y171/FAN_ALT4 INT_L_X8Y171/FAN_BOUNCE4 INT_L_X8Y171/IMUX_L15 INT_L_X8Y171/IMUX_L32 INT_L_X8Y171/IMUX_L40 INT_L_X8Y171/IMUX_L7 INT_L_X8Y171/NE2A0 INT_L_X8Y171/NN2END0 INT_L_X8Y171/NW2END_S0_0 INT_L_X8Y172/NW2END0 INT_R_X9Y170/NE2END_S3_0 INT_R_X9Y171/NE2END0 INT_R_X9Y171/NW2BEG0 INT_R_X9Y172/NW2A0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X8Y169/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X8Y170/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y170/INT_L.NR1END0->>IMUX_L40 INT_L_X8Y170/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y171/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X8Y171/INT_L.NN2END0->>FAN_ALT4 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y171/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X8Y171/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y171/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_reg_0_31_0_0_i_4_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y169/CLBLM_M_B CLBLM_L_X8Y170/CLBLM_IMUX18 CLBLM_L_X8Y170/CLBLM_IMUX2 CLBLM_L_X8Y170/CLBLM_IMUX29 CLBLM_L_X8Y170/CLBLM_IMUX45 CLBLM_L_X8Y170/CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_IMUX18 CLBLM_L_X8Y171/CLBLM_IMUX2 CLBLM_L_X8Y171/CLBLM_IMUX29 CLBLM_L_X8Y171/CLBLM_IMUX45 CLBLM_L_X8Y171/CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_M_D2 INT_L_X8Y169/LOGIC_OUTS_L13 INT_L_X8Y169/NR1BEG1 INT_L_X8Y170/GFAN1 INT_L_X8Y170/IMUX_L18 INT_L_X8Y170/IMUX_L2 INT_L_X8Y170/IMUX_L29 INT_L_X8Y170/IMUX_L45 INT_L_X8Y170/NR1BEG1 INT_L_X8Y170/NR1END1 INT_L_X8Y171/GFAN1 INT_L_X8Y171/IMUX_L18 INT_L_X8Y171/IMUX_L2 INT_L_X8Y171/IMUX_L29 INT_L_X8Y171/IMUX_L45 INT_L_X8Y171/NR1END1 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y170/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y170/INT_L.NR1END1->>GFAN1 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y170/INT_L.NR1END1->>IMUX_L2 INT_L_X8Y170/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L29 INT_L_X8Y171/INT_L.GFAN1->>IMUX_L45 INT_L_X8Y171/INT_L.NR1END1->>GFAN1 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y171/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_reg_0_31_0_0_i_5_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y169/CLBLM_M_C CLBLM_L_X8Y170/CLBLM_IMUX1 CLBLM_L_X8Y170/CLBLM_IMUX17 CLBLM_L_X8Y170/CLBLM_IMUX22 CLBLM_L_X8Y170/CLBLM_IMUX38 CLBLM_L_X8Y170/CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_IMUX1 CLBLM_L_X8Y171/CLBLM_IMUX17 CLBLM_L_X8Y171/CLBLM_IMUX22 CLBLM_L_X8Y171/CLBLM_IMUX38 CLBLM_L_X8Y171/CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_M_D3 INT_L_X8Y169/LOGIC_OUTS_L14 INT_L_X8Y169/NE2BEG2 INT_L_X8Y169/NL1BEG1 INT_L_X8Y170/IMUX_L1 INT_L_X8Y170/IMUX_L17 INT_L_X8Y170/IMUX_L22 INT_L_X8Y170/IMUX_L38 INT_L_X8Y170/NE2A2 INT_L_X8Y170/NL1BEG0 INT_L_X8Y170/NL1END1 INT_L_X8Y170/NL1END_S3_0 INT_L_X8Y170/WR1END3 INT_L_X8Y171/FAN_ALT5 INT_L_X8Y171/FAN_BOUNCE5 INT_L_X8Y171/IMUX_L1 INT_L_X8Y171/IMUX_L17 INT_L_X8Y171/IMUX_L22 INT_L_X8Y171/IMUX_L38 INT_L_X8Y171/NL1BEG_N3 INT_L_X8Y171/NL1END0 INT_R_X9Y170/NE2END2 INT_R_X9Y170/WR1BEG3 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L1 INT_L_X8Y170/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y170/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y170/INT_L.WR1END3->>IMUX_L38 INT_L_X8Y171/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y171/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y171/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y171/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X8Y171/INT_L.NL1END0->>NL1BEG_N3 INT_R_X9Y170/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_reg_0_31_0_0_i_6_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y169/CLBLM_L_C CLBLM_L_X8Y170/CLBLM_IMUX11 CLBLM_L_X8Y170/CLBLM_IMUX27 CLBLM_L_X8Y170/CLBLM_IMUX28 CLBLM_L_X8Y170/CLBLM_IMUX44 CLBLM_L_X8Y170/CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_IMUX11 CLBLM_L_X8Y171/CLBLM_IMUX27 CLBLM_L_X8Y171/CLBLM_IMUX28 CLBLM_L_X8Y171/CLBLM_IMUX44 CLBLM_L_X8Y171/CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_M_D4 INT_L_X8Y169/LOGIC_OUTS_L10 INT_L_X8Y169/NN2BEG2 INT_L_X8Y169/NR1BEG2 INT_L_X8Y170/FAN_ALT5 INT_L_X8Y170/FAN_BOUNCE5 INT_L_X8Y170/IMUX_L11 INT_L_X8Y170/IMUX_L27 INT_L_X8Y170/IMUX_L28 INT_L_X8Y170/IMUX_L44 INT_L_X8Y170/NN2A2 INT_L_X8Y170/NR1BEG2 INT_L_X8Y170/NR1END2 INT_L_X8Y171/BYP_ALT5 INT_L_X8Y171/BYP_BOUNCE5 INT_L_X8Y171/FAN_ALT3 INT_L_X8Y171/FAN_BOUNCE3 INT_L_X8Y171/IMUX_L11 INT_L_X8Y171/IMUX_L27 INT_L_X8Y171/IMUX_L28 INT_L_X8Y171/IMUX_L44 INT_L_X8Y171/NN2END2 INT_L_X8Y171/NR1END2 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X8Y169/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y170/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y170/INT_L.NR1END2->>FAN_ALT5 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y170/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y170/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y171/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y171/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y171/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X8Y171/INT_L.NN2END2->>BYP_ALT5 INT_L_X8Y171/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y171/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ram_reg_0_31_0_0_i_7_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y169/CLBLM_M_D CLBLM_L_X8Y169/CLBLM_M_DMUX CLBLM_L_X8Y170/CLBLM_IMUX24 CLBLM_L_X8Y170/CLBLM_IMUX31 CLBLM_L_X8Y170/CLBLM_IMUX47 CLBLM_L_X8Y170/CLBLM_IMUX8 CLBLM_L_X8Y170/CLBLM_M_A5 CLBLM_L_X8Y170/CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_IMUX24 CLBLM_L_X8Y171/CLBLM_IMUX31 CLBLM_L_X8Y171/CLBLM_IMUX47 CLBLM_L_X8Y171/CLBLM_IMUX8 CLBLM_L_X8Y171/CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_M_D5 INT_L_X8Y169/LOGIC_OUTS_L15 INT_L_X8Y169/LOGIC_OUTS_L23 INT_L_X8Y169/NE2BEG3 INT_L_X8Y169/NL1BEG0 INT_L_X8Y169/NL1END_S3_0 INT_L_X8Y169/NR1BEG3 INT_L_X8Y170/IMUX_L24 INT_L_X8Y170/IMUX_L31 INT_L_X8Y170/IMUX_L47 INT_L_X8Y170/IMUX_L8 INT_L_X8Y170/NE2A3 INT_L_X8Y170/NL1END0 INT_L_X8Y170/NR1BEG3 INT_L_X8Y170/NR1END3 INT_L_X8Y170/WR1END_S1_0 INT_L_X8Y171/IMUX_L24 INT_L_X8Y171/IMUX_L31 INT_L_X8Y171/IMUX_L47 INT_L_X8Y171/IMUX_L8 INT_L_X8Y171/NR1END3 INT_L_X8Y171/WR1END0 INT_R_X9Y170/NE2END3 INT_R_X9Y170/WR1BEG_S0 INT_R_X9Y171/WR1BEG0 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y169/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y170/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y169/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y170/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y170/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y170/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y171/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L24 INT_L_X8Y171/INT_L.WR1END0->>IMUX_L8 INT_R_X9Y170/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

data4[1] - 
wires: CLBLM_L_X10Y171/CLBLM_IMUX7 CLBLM_L_X10Y171/CLBLM_M_A1 CLBLM_L_X10Y171/CLBLM_WW2A2 CLBLM_L_X10Y173/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y173/CLBLM_M_C CLBLM_L_X10Y173/CLBLM_WL1END1 CLBLM_L_X8Y171/CLBLM_IMUX30 CLBLM_L_X8Y171/CLBLM_IMUX46 CLBLM_L_X8Y171/CLBLM_L_C5 CLBLM_L_X8Y171/CLBLM_L_D5 CLBLM_L_X8Y172/CLBLM_IMUX26 CLBLM_L_X8Y172/CLBLM_L_B4 DSP_R_X9Y170/DSP_WL1END1_3 DSP_R_X9Y170/DSP_WW2A2_1 INT_INTERFACE_R_X9Y171/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X9Y173/INT_INTERFACE_WL1END1 INT_L_X10Y171/IMUX_L7 INT_L_X10Y171/SR1END3 INT_L_X10Y171/SS2END2 INT_L_X10Y171/WW2BEG2 INT_L_X10Y172/SL1END2 INT_L_X10Y172/SR1BEG3 INT_L_X10Y172/SR1END_N3_3 INT_L_X10Y172/SS2A2 INT_L_X10Y173/LOGIC_OUTS_L14 INT_L_X10Y173/SL1BEG2 INT_L_X10Y173/SS2BEG2 INT_L_X10Y173/WL1BEG1 INT_L_X8Y171/IMUX_L30 INT_L_X8Y171/IMUX_L46 INT_L_X8Y171/WW2END2 INT_L_X8Y172/IMUX_L26 INT_L_X8Y172/SW2END1 INT_R_X9Y171/WW2A2 INT_R_X9Y172/SW2A1 INT_R_X9Y173/SW2BEG1 INT_R_X9Y173/WL1END1 VBRK_X29Y178/VBRK_WW2A2 VBRK_X29Y180/VBRK_WL1END1 
pips: CLBLM_L_X10Y171/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y173/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y171/INT_L.SR1END3->>IMUX_L7 INT_L_X10Y171/INT_L.SS2END2->>WW2BEG2 INT_L_X10Y172/INT_L.SL1END2->>SR1BEG3 INT_L_X10Y173/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X10Y173/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_L_X10Y173/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X8Y171/INT_L.WW2END2->>IMUX_L30 INT_L_X8Y171/INT_L.WW2END2->>IMUX_L46 INT_L_X8Y172/INT_L.SW2END1->>IMUX_L26 INT_R_X9Y173/INT_R.WL1END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data4[2] - 
wires: CLBLM_L_X10Y171/CLBLM_IMUX8 CLBLM_L_X10Y171/CLBLM_M_A5 CLBLM_L_X10Y171/CLBLM_SW2A2 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y172/CLBLM_L_C CLBLM_L_X10Y172/CLBLM_L_CMUX CLBLM_L_X10Y172/CLBLM_WW2A0 CLBLM_L_X8Y171/CLBLM_IMUX42 CLBLM_L_X8Y171/CLBLM_L_D6 CLBLM_L_X8Y172/CLBLM_IMUX25 CLBLM_L_X8Y172/CLBLM_IMUX34 CLBLM_L_X8Y172/CLBLM_L_B5 CLBLM_L_X8Y172/CLBLM_L_C6 DSP_R_X9Y170/DSP_SW2A2_1 DSP_R_X9Y170/DSP_WW2A0_2 INT_INTERFACE_R_X9Y171/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WW2A0 INT_L_X10Y171/IMUX_L8 INT_L_X10Y171/SL1END0 INT_L_X10Y171/SW2A2 INT_L_X10Y172/LOGIC_OUTS_L10 INT_L_X10Y172/LOGIC_OUTS_L18 INT_L_X10Y172/SL1BEG0 INT_L_X10Y172/SW2BEG2 INT_L_X10Y172/WW2BEG0 INT_L_X8Y171/IMUX_L42 INT_L_X8Y171/WL1END1 INT_L_X8Y172/IMUX_L25 INT_L_X8Y172/IMUX_L34 INT_L_X8Y172/WW2END0 INT_R_X9Y171/SW2END2 INT_R_X9Y171/WL1BEG1 INT_R_X9Y172/WW2A0 VBRK_X29Y178/VBRK_SW2A2 VBRK_X29Y179/VBRK_WW2A0 
pips: CLBLM_L_X10Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y171/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X10Y171/INT_L.SL1END0->>IMUX_L8 INT_L_X10Y172/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_L_X10Y172/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_L_X10Y172/INT_L.LOGIC_OUTS_L18->>WW2BEG0 INT_L_X8Y171/INT_L.WL1END1->>IMUX_L42 INT_L_X8Y172/INT_L.WW2END0->>IMUX_L25 INT_L_X8Y172/INT_L.WW2END0->>IMUX_L34 INT_R_X9Y171/INT_R.SW2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data4[3] - 
wires: CLBLM_L_X10Y171/CLBLM_IMUX4 CLBLM_L_X10Y171/CLBLM_M_A6 CLBLM_L_X10Y173/CLBLM_SW2A2 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y174/CLBLM_M_C CLBLM_L_X8Y172/CLBLM_IMUX13 CLBLM_L_X8Y172/CLBLM_IMUX21 CLBLM_L_X8Y172/CLBLM_IMUX37 CLBLM_L_X8Y172/CLBLM_L_B6 CLBLM_L_X8Y172/CLBLM_L_C4 CLBLM_L_X8Y172/CLBLM_L_D4 DSP_R_X9Y170/DSP_SW2A2_3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_SW2A2 INT_L_X10Y171/IMUX_L4 INT_L_X10Y171/SL1END2 INT_L_X10Y172/SL1BEG2 INT_L_X10Y172/SS2END2 INT_L_X10Y173/SS2A2 INT_L_X10Y173/SW2A2 INT_L_X10Y174/LOGIC_OUTS_L14 INT_L_X10Y174/SS2BEG2 INT_L_X10Y174/SW2BEG2 INT_L_X8Y172/IMUX_L13 INT_L_X8Y172/IMUX_L21 INT_L_X8Y172/IMUX_L37 INT_L_X8Y172/SW2END2 INT_R_X9Y172/SW2A2 INT_R_X9Y173/SW2BEG2 INT_R_X9Y173/SW2END2 VBRK_X29Y180/VBRK_SW2A2 
pips: CLBLM_L_X10Y171/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y171/INT_L.SL1END2->>IMUX_L4 INT_L_X10Y172/INT_L.SS2END2->>SL1BEG2 INT_L_X10Y174/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_L_X10Y174/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_L_X8Y172/INT_L.SW2END2->>IMUX_L13 INT_L_X8Y172/INT_L.SW2END2->>IMUX_L21 INT_L_X8Y172/INT_L.SW2END2->>IMUX_L37 INT_R_X9Y173/INT_R.SW2END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data4[4] - 
wires: CLBLM_L_X10Y173/CLBLM_SW2A3 CLBLM_L_X10Y174/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y174/CLBLM_M_D CLBLM_L_X8Y172/CLBLM_IMUX30 CLBLM_L_X8Y172/CLBLM_IMUX46 CLBLM_L_X8Y172/CLBLM_L_C5 CLBLM_L_X8Y172/CLBLM_L_D5 CLBLM_L_X8Y172/CLBLM_WL1END1 CLBLM_L_X8Y172/CLBLM_WW2END3 CLBLM_R_X7Y172/CLBLM_IMUX11 CLBLM_R_X7Y172/CLBLM_IMUX47 CLBLM_R_X7Y172/CLBLM_M_A4 CLBLM_R_X7Y172/CLBLM_M_D5 CLBLM_R_X7Y172/CLBLM_WL1END1 CLBLM_R_X7Y172/CLBLM_WW2END3 DSP_R_X9Y170/DSP_SW2A3_3 INT_INTERFACE_R_X9Y173/INT_INTERFACE_SW2A3 INT_L_X10Y173/SW2A3 INT_L_X10Y174/LOGIC_OUTS_L15 INT_L_X10Y174/SW2BEG3 INT_L_X8Y172/IMUX_L30 INT_L_X8Y172/IMUX_L46 INT_L_X8Y172/SW2END3 INT_L_X8Y172/WL1BEG1 INT_L_X8Y172/WL1END2 INT_L_X8Y172/WW2A3 INT_L_X8Y173/SW2END_N0_3 INT_R_X7Y172/IMUX11 INT_R_X7Y172/IMUX47 INT_R_X7Y172/WL1END1 INT_R_X7Y172/WW2END3 INT_R_X7Y173/WW2END_N0_3 INT_R_X9Y172/SL1END3 INT_R_X9Y172/SW2A3 INT_R_X9Y172/WL1BEG2 INT_R_X9Y172/WW2BEG3 INT_R_X9Y173/SL1BEG3 INT_R_X9Y173/SW2BEG3 INT_R_X9Y173/SW2END3 INT_R_X9Y174/SW2END_N0_3 VBRK_X29Y180/VBRK_SW2A3 
pips: CLBLM_L_X10Y174/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y174/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_L_X8Y172/INT_L.SW2END3->>IMUX_L30 INT_L_X8Y172/INT_L.SW2END3->>IMUX_L46 INT_L_X8Y172/INT_L.WL1END2->>WL1BEG1 INT_R_X7Y172/INT_R.WL1END1->>IMUX11 INT_R_X7Y172/INT_R.WW2END3->>IMUX47 INT_R_X9Y172/INT_R.SL1END3->>WL1BEG2 INT_R_X9Y172/INT_R.SL1END3->>WW2BEG3 INT_R_X9Y173/INT_R.SW2END3->>SL1BEG3 INT_R_X9Y173/INT_R.SW2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data4[5] - 
wires: CLBLM_L_X10Y171/CLBLM_SW2A3 CLBLM_L_X10Y172/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y172/CLBLM_L_D CLBLM_L_X10Y172/CLBLM_WL1END2 CLBLM_L_X8Y171/CLBLM_WW2END3 CLBLM_L_X8Y172/CLBLM_IMUX42 CLBLM_L_X8Y172/CLBLM_L_D6 CLBLM_L_X8Y172/CLBLM_WL1END0 CLBLM_R_X7Y171/CLBLM_WW2END3 CLBLM_R_X7Y172/CLBLM_IMUX24 CLBLM_R_X7Y172/CLBLM_IMUX43 CLBLM_R_X7Y172/CLBLM_IMUX8 CLBLM_R_X7Y172/CLBLM_M_A5 CLBLM_R_X7Y172/CLBLM_M_B5 CLBLM_R_X7Y172/CLBLM_M_D6 CLBLM_R_X7Y172/CLBLM_WL1END0 DSP_R_X9Y170/DSP_SW2A3_1 DSP_R_X9Y170/DSP_WL1END2_2 INT_INTERFACE_R_X9Y171/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X9Y172/INT_INTERFACE_WL1END2 INT_L_X10Y171/SW2A3 INT_L_X10Y172/LOGIC_OUTS_L11 INT_L_X10Y172/SW2BEG3 INT_L_X10Y172/WL1BEG2 INT_L_X8Y171/WW2A3 INT_L_X8Y172/IMUX_L42 INT_L_X8Y172/WL1BEG0 INT_L_X8Y172/WL1END1 INT_R_X7Y171/WW2END3 INT_R_X7Y172/BYP_ALT1 INT_R_X7Y172/BYP_BOUNCE1 INT_R_X7Y172/IMUX24 INT_R_X7Y172/IMUX43 INT_R_X7Y172/IMUX8 INT_R_X7Y172/WL1END0 INT_R_X7Y172/WW2END_N0_3 INT_R_X9Y171/SW2END3 INT_R_X9Y171/WW2BEG3 INT_R_X9Y172/SW2END_N0_3 INT_R_X9Y172/WL1BEG1 INT_R_X9Y172/WL1END2 VBRK_X29Y178/VBRK_SW2A3 VBRK_X29Y179/VBRK_WL1END2 
pips: CLBLM_L_X10Y172/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y172/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y172/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_L_X10Y172/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X8Y172/INT_L.WL1END1->>IMUX_L42 INT_L_X8Y172/INT_L.WL1END1->>WL1BEG0 INT_R_X7Y172/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y172/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X7Y172/INT_R.WL1END0->>BYP_ALT1 INT_R_X7Y172/INT_R.WL1END0->>IMUX24 INT_R_X7Y172/INT_R.WW2END_N0_3->>IMUX8 INT_R_X9Y171/INT_R.SW2END3->>WW2BEG3 INT_R_X9Y172/INT_R.WL1END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

row0 - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_WW2END1 BRAM_L_X6Y170/BRAM_ER1BEG2_1 BRAM_L_X6Y170/BRAM_WW2END1_1 CLBLM_R_X5Y171/CLBLM_ER1BEG2 CLBLM_R_X5Y171/CLBLM_WW2END1 CLBLM_R_X7Y171/CLBLM_FAN6 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y171/CLBLM_L_B CLBLM_R_X7Y171/CLBLM_L_CE INT_L_X6Y171/EL1BEG1 INT_L_X6Y171/ER1END2 INT_L_X6Y171/WW2A1 INT_R_X5Y171/ER1BEG2 INT_R_X5Y171/WW2END1 INT_R_X7Y171/EL1END1 INT_R_X7Y171/FAN6 INT_R_X7Y171/FAN_ALT6 INT_R_X7Y171/LOGIC_OUTS9 INT_R_X7Y171/WW2BEG1 VBRK_X18Y178/VBRK_ER1BEG2 VBRK_X18Y178/VBRK_WW2END1 
pips: CLBLM_R_X7Y171/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X6Y171/INT_L.ER1END2->>EL1BEG1 INT_R_X5Y171/INT_R.WW2END1->>ER1BEG2 INT_R_X7Y171/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y171/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y171/INT_R.LOGIC_OUTS9->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

addr_write[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX11 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX19 BRAM_L_X6Y170/BRAM_ADDRARDADDRL9 BRAM_L_X6Y170/BRAM_ADDRARDADDRU9 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X6Y170/BRAM_IMUX11_3 BRAM_L_X6Y170/BRAM_IMUX19_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU9 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y171/CLBLM_L_AQ INT_L_X6Y171/NW2END_S0_0 INT_L_X6Y172/NL1BEG2 INT_L_X6Y172/NL1BEG_N3 INT_L_X6Y172/NW2END0 INT_L_X6Y173/IMUX_L11 INT_L_X6Y173/IMUX_L19 INT_L_X6Y173/NL1END2 INT_R_X7Y171/LOGIC_OUTS0 INT_R_X7Y171/NW2BEG0 INT_R_X7Y172/NW2A0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX11_3->BRAM_IMUX_ADDRARDADDRU9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX19_3->BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL9->BRAM_ADDRARDADDRL9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU9->BRAM_ADDRARDADDRU9 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X6Y172/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X6Y172/INT_L.NW2END0->>NL1BEG_N3 INT_L_X6Y173/INT_L.NL1END2->>IMUX_L11 INT_L_X6Y173/INT_L.NL1END2->>IMUX_L19 INT_R_X7Y171/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_write[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_NE2A2 BRAM_L_X6Y170/BRAM_ADDRARDADDRL10 BRAM_L_X6Y170/BRAM_ADDRARDADDRU10 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X6Y170/BRAM_IMUX12_2 BRAM_L_X6Y170/BRAM_IMUX20_2 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X6Y170/BRAM_NE2A2_2 BRAM_L_X6Y170/BRAM_NW2A2_1 CLBLM_R_X5Y171/CLBLM_NW2A2 CLBLM_R_X5Y172/CLBLM_NE2A2 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y171/CLBLM_L_BQ INT_L_X6Y170/NW2BEG2 INT_L_X6Y170/SW2END1 INT_L_X6Y171/NW2A2 INT_L_X6Y172/IMUX_L12 INT_L_X6Y172/IMUX_L20 INT_L_X6Y172/NE2END2 INT_R_X5Y171/NE2BEG2 INT_R_X5Y171/NW2END2 INT_R_X5Y172/NE2A2 INT_R_X7Y170/SW2A1 INT_R_X7Y171/LOGIC_OUTS1 INT_R_X7Y171/SW2BEG1 VBRK_X18Y178/VBRK_NW2A2 VBRK_X18Y179/VBRK_NE2A2 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX12_2->BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX20_2->BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL10->BRAM_ADDRARDADDRL10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU10->BRAM_ADDRARDADDRU10 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y170/INT_L.SW2END1->>NW2BEG2 INT_L_X6Y172/INT_L.NE2END2->>IMUX_L12 INT_L_X6Y172/INT_L.NE2END2->>IMUX_L20 INT_R_X5Y171/INT_R.NW2END2->>NE2BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_write[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y166/INT_INTERFACE_BRAM_IMUX14 BRAM_L_X6Y160/BRAM_CASCINTOP_ADDRARDADDRU11 BRAM_L_X6Y165/BRAM_ADDRARDADDRU11 BRAM_L_X6Y165/BRAM_CASCOUT_ADDRARDADDRU11 BRAM_L_X6Y165/BRAM_IMUX14_1 BRAM_L_X6Y165/BRAM_IMUX_ADDRARDADDRU11 BRAM_L_X6Y170/BRAM_ADDRARDADDRL11 BRAM_L_X6Y170/BRAM_ADDRARDADDRU11 BRAM_L_X6Y170/BRAM_CASCINBOT_ADDRARDADDRU11 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU11 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y171/CLBLM_L_CQ INT_L_X6Y166/IMUX_L14 INT_L_X6Y166/SW2END2 INT_R_X7Y166/SW2A2 INT_R_X7Y167/SS2END2 INT_R_X7Y167/SW2BEG2 INT_R_X7Y168/SS2A2 INT_R_X7Y169/SS2BEG2 INT_R_X7Y169/SS2END2 INT_R_X7Y170/SS2A2 INT_R_X7Y171/LOGIC_OUTS2 INT_R_X7Y171/SS2BEG2 
pips: BRAM_L_X6Y165/BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_CASCOUT_ADDRARDADDRU11 BRAM_L_X6Y165/BRAM_L.BRAM_IMUX14_1->BRAM_IMUX_ADDRARDADDRU11 BRAM_L_X6Y165/BRAM_L.BRAM_IMUX_ADDRARDADDRU11->BRAM_ADDRARDADDRU11 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X6Y170/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU11->BRAM_ADDRARDADDRL11 BRAM_L_X6Y170/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU11->BRAM_ADDRARDADDRU11 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X6Y166/INT_L.SW2END2->>IMUX_L14 INT_R_X7Y167/INT_R.SS2END2->>SW2BEG2 INT_R_X7Y169/INT_R.SS2END2->>SS2BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_write[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX21 BRAM_L_X6Y170/BRAM_ADDRARDADDRL12 BRAM_L_X6Y170/BRAM_ADDRARDADDRU12 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL12 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU12 BRAM_L_X6Y170/BRAM_IMUX13_3 BRAM_L_X6Y170/BRAM_IMUX21_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU12 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y171/CLBLM_L_DQ INT_L_X6Y171/NL1BEG2 INT_L_X6Y171/WL1END2 INT_L_X6Y172/NL1END2 INT_L_X6Y172/NR1BEG2 INT_L_X6Y173/IMUX_L13 INT_L_X6Y173/IMUX_L21 INT_L_X6Y173/NR1END2 INT_R_X7Y171/LOGIC_OUTS3 INT_R_X7Y171/WL1BEG2 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_FIFO36_ADDRARDADDRL12 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU12->>BRAM_FIFO36_ADDRARDADDRU12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX13_3->BRAM_IMUX_ADDRARDADDRU12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX21_3->BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL12->BRAM_ADDRARDADDRL12 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU12->BRAM_ADDRARDADDRU12 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X6Y171/INT_L.WL1END2->>NL1BEG2 INT_L_X6Y172/INT_L.NL1END2->>NR1BEG2 INT_L_X6Y173/INT_L.NR1END2->>IMUX_L13 INT_L_X6Y173/INT_L.NR1END2->>IMUX_L21 INT_R_X7Y171/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_write[11] - 
wires: BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX15 BRAM_INT_INTERFACE_L_X6Y171/INT_INTERFACE_BRAM_IMUX23 BRAM_L_X6Y170/BRAM_ADDRARDADDRL13 BRAM_L_X6Y170/BRAM_ADDRARDADDRU13 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL13 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU13 BRAM_L_X6Y170/BRAM_IMUX15_1 BRAM_L_X6Y170/BRAM_IMUX23_1 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU13 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y171/CLBLM_L_AMUX INT_L_X6Y171/IMUX_L15 INT_L_X6Y171/IMUX_L23 INT_L_X6Y171/WR1END3 INT_R_X7Y171/LOGIC_OUTS16 INT_R_X7Y171/WR1BEG3 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_FIFO36_ADDRARDADDRL13 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU13->>BRAM_FIFO36_ADDRARDADDRU13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX15_1->BRAM_IMUX_ADDRARDADDRU13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX23_1->BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL13->BRAM_ADDRARDADDRL13 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU13->BRAM_ADDRARDADDRU13 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y171/INT_L.WR1END3->>IMUX_L15 INT_L_X6Y171/INT_L.WR1END3->>IMUX_L23 INT_R_X7Y171/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_write[12] - 
wires: BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX14 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X6Y175/INT_INTERFACE_EL1BEG2 BRAM_INT_INTERFACE_L_X6Y175/INT_INTERFACE_NW4END3 BRAM_L_X6Y170/BRAM_ADDRARDADDRL14 BRAM_L_X6Y170/BRAM_ADDRARDADDRU14 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRL14 BRAM_L_X6Y170/BRAM_FIFO36_ADDRARDADDRU14 BRAM_L_X6Y170/BRAM_IMUX14_3 BRAM_L_X6Y170/BRAM_IMUX22_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y170/BRAM_IMUX_ADDRARDADDRU14 BRAM_L_X6Y175/BRAM_EL1BEG2_0 BRAM_L_X6Y175/BRAM_NW4END3_0 CLBLM_R_X5Y175/CLBLM_EL1BEG2 CLBLM_R_X5Y175/CLBLM_NW4END3 CLBLM_R_X7Y171/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y171/CLBLM_L_BMUX HCLK_L_X21Y182/HCLK_NW6D3 HCLK_L_X21Y182/HCLK_SS2A2 INT_L_X6Y171/NW6A3 INT_L_X6Y172/NW6B3 INT_L_X6Y173/IMUX_L14 INT_L_X6Y173/IMUX_L22 INT_L_X6Y173/NW6C3 INT_L_X6Y173/SS2END2 INT_L_X6Y174/NW6D3 INT_L_X6Y174/SS2A2 INT_L_X6Y175/EL1END2 INT_L_X6Y175/NW6E3 INT_L_X6Y175/SS2BEG2 INT_R_X5Y175/EL1BEG2 INT_R_X5Y175/NW6END3 INT_R_X7Y171/LOGIC_OUTS17 INT_R_X7Y171/NW6BEG3 VBRK_X18Y183/VBRK_EL1BEG2 VBRK_X18Y183/VBRK_NW4END3 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRL14->>BRAM_FIFO36_ADDRARDADDRL14 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRARDADDRU14->>BRAM_FIFO36_ADDRARDADDRU14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX14_3->BRAM_IMUX_ADDRARDADDRU14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX22_3->BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRL14->BRAM_ADDRARDADDRL14 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRARDADDRU14->BRAM_ADDRARDADDRU14 CLBLM_R_X7Y171/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X6Y173/INT_L.SS2END2->>IMUX_L14 INT_L_X6Y173/INT_L.SS2END2->>IMUX_L22 INT_L_X6Y175/INT_L.EL1END2->>SS2BEG2 INT_R_X5Y175/INT_R.NW6END3->>EL1BEG2 INT_R_X7Y171/INT_R.LOGIC_OUTS17->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rst_ext_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rst_ext - 
wires: CLBLM_R_X7Y169/CLBLM_IMUX0 CLBLM_R_X7Y169/CLBLM_IMUX36 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y169/CLBLM_L_A3 CLBLM_R_X7Y169/CLBLM_L_AQ CLBLM_R_X7Y169/CLBLM_L_D2 INT_R_X7Y169/BYP_ALT0 INT_R_X7Y169/BYP_BOUNCE0 INT_R_X7Y169/IMUX0 INT_R_X7Y169/IMUX36 INT_R_X7Y169/LOGIC_OUTS0 
pips: CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y169/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y169/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y169/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X7Y169/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X7Y169/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sw[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sw[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sw[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sw[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y170/CLBLM_CTRL0 CLBLM_L_X8Y170/CLBLM_ER1BEG2 CLBLM_L_X8Y170/CLBLM_L_SR CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y169/CLBLM_L_D CLBLM_R_X7Y170/CLBLM_CTRL0 CLBLM_R_X7Y170/CLBLM_ER1BEG2 CLBLM_R_X7Y170/CLBLM_L_SR CLBLM_R_X7Y172/CLBLM_CTRL0 CLBLM_R_X7Y172/CLBLM_L_SR INT_L_X6Y168/SW2END3 INT_L_X6Y169/EL1BEG2 INT_L_X6Y169/NL1BEG2 INT_L_X6Y169/NL1BEG_N3 INT_L_X6Y169/SW2END_N0_3 INT_L_X6Y170/EL1BEG1 INT_L_X6Y170/NE2BEG2 INT_L_X6Y170/NL1END2 INT_L_X6Y171/NE2A2 INT_L_X8Y170/CTRL_L0 INT_L_X8Y170/ER1END2 INT_R_X7Y168/SW2A3 INT_R_X7Y169/EL1END2 INT_R_X7Y169/LOGIC_OUTS11 INT_R_X7Y169/NR1BEG2 INT_R_X7Y169/SW2BEG3 INT_R_X7Y170/CTRL0 INT_R_X7Y170/EL1END1 INT_R_X7Y170/ER1BEG2 INT_R_X7Y170/NR1END2 INT_R_X7Y171/NE2END2 INT_R_X7Y171/NR1BEG2 INT_R_X7Y172/CTRL0 INT_R_X7Y172/NR1END2 
pips: CLBLM_L_X8Y170/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y169/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y170/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y172/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X6Y169/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X6Y169/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X6Y169/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X6Y170/INT_L.NL1END2->>EL1BEG1 INT_L_X6Y170/INT_L.NL1END2->>NE2BEG2 INT_L_X8Y170/INT_L.ER1END2->>CTRL_L0 INT_R_X7Y169/INT_R.EL1END2->>NR1BEG2 INT_R_X7Y169/INT_R.LOGIC_OUTS11->>SW2BEG3 INT_R_X7Y170/INT_R.EL1END1->>ER1BEG2 INT_R_X7Y170/INT_R.NR1END2->>CTRL0 INT_R_X7Y171/INT_R.NE2END2->>NR1BEG2 INT_R_X7Y172/INT_R.NR1END2->>CTRL0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

sw[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__2[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

video_cntrl/vcnt_reg__0[0] - 
wires: CLBLM_R_X5Y170/CLBLM_IMUX0 CLBLM_R_X5Y170/CLBLM_IMUX24 CLBLM_R_X5Y170/CLBLM_IMUX32 CLBLM_R_X5Y170/CLBLM_IMUX8 CLBLM_R_X5Y170/CLBLM_L_A3 CLBLM_R_X5Y170/CLBLM_M_A5 CLBLM_R_X5Y170/CLBLM_M_B5 CLBLM_R_X5Y170/CLBLM_M_C1 CLBLM_R_X5Y171/CLBLM_IMUX0 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y171/CLBLM_L_A3 CLBLM_R_X5Y171/CLBLM_L_AQ INT_R_X5Y170/IMUX0 INT_R_X5Y170/IMUX24 INT_R_X5Y170/IMUX32 INT_R_X5Y170/IMUX8 INT_R_X5Y170/SL1END0 INT_R_X5Y171/IMUX0 INT_R_X5Y171/LOGIC_OUTS0 INT_R_X5Y171/SL1BEG0 
pips: CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y171/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y170/INT_R.SL1END0->>IMUX0 INT_R_X5Y170/INT_R.SL1END0->>IMUX24 INT_R_X5Y170/INT_R.SL1END0->>IMUX32 INT_R_X5Y170/INT_R.SL1END0->>IMUX8 INT_R_X5Y171/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y171/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

vcnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

video_cntrl/vcnt_reg__0[1] - 
wires: CLBLM_R_X5Y170/CLBLM_IMUX15 CLBLM_R_X5Y170/CLBLM_IMUX31 CLBLM_R_X5Y170/CLBLM_IMUX5 CLBLM_R_X5Y170/CLBLM_IMUX7 CLBLM_R_X5Y170/CLBLM_L_A6 CLBLM_R_X5Y170/CLBLM_M_A1 CLBLM_R_X5Y170/CLBLM_M_B1 CLBLM_R_X5Y170/CLBLM_M_C5 CLBLM_R_X5Y171/CLBLM_IMUX3 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y171/CLBLM_L_A2 CLBLM_R_X5Y171/CLBLM_L_AMUX INT_R_X5Y170/IMUX15 INT_R_X5Y170/IMUX31 INT_R_X5Y170/IMUX5 INT_R_X5Y170/IMUX7 INT_R_X5Y170/SL1END2 INT_R_X5Y170/SR1END3 INT_R_X5Y171/FAN_ALT5 INT_R_X5Y171/FAN_BOUNCE5 INT_R_X5Y171/IMUX3 INT_R_X5Y171/LOGIC_OUTS16 INT_R_X5Y171/SL1BEG2 INT_R_X5Y171/SR1BEG3 INT_R_X5Y171/SR1END_N3_3 
pips: CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y171/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y170/INT_R.SL1END2->>IMUX5 INT_R_X5Y170/INT_R.SR1END3->>IMUX15 INT_R_X5Y170/INT_R.SR1END3->>IMUX31 INT_R_X5Y170/INT_R.SR1END3->>IMUX7 INT_R_X5Y171/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y171/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y171/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X5Y171/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X5Y171/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_0_in__2[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

video_cntrl/vcnt_reg__0[2] - 
wires: CLBLM_R_X5Y170/CLBLM_IMUX1 CLBLM_R_X5Y170/CLBLM_IMUX17 CLBLM_R_X5Y170/CLBLM_IMUX22 CLBLM_R_X5Y170/CLBLM_IMUX9 CLBLM_R_X5Y170/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y170/CLBLM_L_A5 CLBLM_R_X5Y170/CLBLM_M_A3 CLBLM_R_X5Y170/CLBLM_M_AQ CLBLM_R_X5Y170/CLBLM_M_B3 CLBLM_R_X5Y170/CLBLM_M_C3 INT_R_X5Y170/IMUX1 INT_R_X5Y170/IMUX17 INT_R_X5Y170/IMUX22 INT_R_X5Y170/IMUX9 INT_R_X5Y170/LOGIC_OUTS4 INT_R_X5Y170/NL1BEG_N3 
pips: CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y170/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y170/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X5Y170/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X5Y170/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X5Y170/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X5Y170/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_0_in__2[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX27 BRAM_INT_INTERFACE_L_X6Y173/INT_INTERFACE_BRAM_IMUX35 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL9 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU9 BRAM_L_X6Y170/BRAM_EL1BEG1_2 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL9 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU9 BRAM_L_X6Y170/BRAM_IMUX27_3 BRAM_L_X6Y170/BRAM_IMUX35_3 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU9 CLBLM_R_X5Y170/CLBLM_IMUX18 CLBLM_R_X5Y170/CLBLM_IMUX2 CLBLM_R_X5Y170/CLBLM_IMUX28 CLBLM_R_X5Y170/CLBLM_IMUX6 CLBLM_R_X5Y170/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y170/CLBLM_L_A1 CLBLM_R_X5Y170/CLBLM_M_A2 CLBLM_R_X5Y170/CLBLM_M_AMUX CLBLM_R_X5Y170/CLBLM_M_B2 CLBLM_R_X5Y170/CLBLM_M_C4 CLBLM_R_X5Y172/CLBLM_EL1BEG1 INT_L_X6Y172/EL1END1 INT_L_X6Y172/NR1BEG1 INT_L_X6Y173/IMUX_L27 INT_L_X6Y173/IMUX_L35 INT_L_X6Y173/NR1END1 INT_R_X5Y170/BYP_ALT2 INT_R_X5Y170/BYP_BOUNCE2 INT_R_X5Y170/FAN_ALT1 INT_R_X5Y170/FAN_BOUNCE1 INT_R_X5Y170/IMUX18 INT_R_X5Y170/IMUX2 INT_R_X5Y170/IMUX28 INT_R_X5Y170/IMUX6 INT_R_X5Y170/LOGIC_OUTS20 INT_R_X5Y170/NN2BEG2 INT_R_X5Y171/BYP_BOUNCE_N3_2 INT_R_X5Y171/NN2A2 INT_R_X5Y172/EL1BEG1 INT_R_X5Y172/NN2END2 VBRK_X18Y179/VBRK_EL1BEG1 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO36_ADDRBWRADDRL9 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_FIFO36_ADDRBWRADDRU9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX27_3->BRAM_IMUX_ADDRBWRADDRU9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX35_3->BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL9->BRAM_ADDRBWRADDRL9 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU9->BRAM_ADDRBWRADDRU9 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y170/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y172/INT_L.EL1END1->>NR1BEG1 INT_L_X6Y173/INT_L.NR1END1->>IMUX_L27 INT_L_X6Y173/INT_L.NR1END1->>IMUX_L35 INT_R_X5Y170/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y170/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X5Y170/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X5Y170/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y170/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X5Y170/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X5Y170/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X5Y170/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X5Y170/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y172/INT_R.NN2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_0_in__2[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr_read[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_NE2A0 BRAM_L_X6Y170/BRAM_ADDRBWRADDRL10 BRAM_L_X6Y170/BRAM_ADDRBWRADDRU10 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRL10 BRAM_L_X6Y170/BRAM_FIFO36_ADDRBWRADDRU10 BRAM_L_X6Y170/BRAM_IMUX28_2 BRAM_L_X6Y170/BRAM_IMUX36_2 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X6Y170/BRAM_IMUX_ADDRBWRADDRU10 BRAM_L_X6Y170/BRAM_NE2A0_2 CLBLM_R_X5Y170/CLBLM_IMUX27 CLBLM_R_X5Y170/CLBLM_IMUX3 CLBLM_R_X5Y170/CLBLM_IMUX35 CLBLM_R_X5Y170/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y170/CLBLM_L_A2 CLBLM_R_X5Y170/CLBLM_M_B4 CLBLM_R_X5Y170/CLBLM_M_BQ CLBLM_R_X5Y170/CLBLM_M_C6 CLBLM_R_X5Y172/CLBLM_NE2A0 INT_L_X6Y171/NE2END_S3_0 INT_L_X6Y172/BYP_ALT0 INT_L_X6Y172/BYP_BOUNCE0 INT_L_X6Y172/IMUX_L28 INT_L_X6Y172/IMUX_L36 INT_L_X6Y172/NE2END0 INT_R_X5Y170/FAN_ALT3 INT_R_X5Y170/FAN_BOUNCE3 INT_R_X5Y170/IMUX27 INT_R_X5Y170/IMUX3 INT_R_X5Y170/IMUX35 INT_R_X5Y170/LOGIC_OUTS5 INT_R_X5Y170/NL1BEG0 INT_R_X5Y170/NL1END_S3_0 INT_R_X5Y171/NE2BEG0 INT_R_X5Y171/NL1END0 INT_R_X5Y172/NE2A0 VBRK_X18Y179/VBRK_NE2A0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO36_ADDRBWRADDRL10 BRAM_L_X6Y170/BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_FIFO36_ADDRBWRADDRU10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX28_2->BRAM_IMUX_ADDRBWRADDRU10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX36_2->BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRL10->BRAM_ADDRBWRADDRL10 BRAM_L_X6Y170/BRAM_L.BRAM_IMUX_ADDRBWRADDRU10->BRAM_ADDRBWRADDRU10 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y170/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y170/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y172/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X6Y172/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X6Y172/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X6Y172/INT_L.NE2END0->>BYP_ALT0 INT_R_X5Y170/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y170/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X5Y170/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X5Y170/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X5Y170/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X5Y170/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X5Y171/INT_R.NL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_0_in__2[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__2[6] - 
wires: CLBLM_R_X5Y171/CLBLM_BYP1 CLBLM_R_X5Y171/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y171/CLBLM_L_B CLBLM_R_X5Y171/CLBLM_M_AX INT_R_X5Y170/FAN_BOUNCE_S3_2 INT_R_X5Y171/BYP1 INT_R_X5Y171/BYP_ALT0 INT_R_X5Y171/BYP_ALT1 INT_R_X5Y171/BYP_BOUNCE0 INT_R_X5Y171/FAN_ALT2 INT_R_X5Y171/FAN_BOUNCE2 INT_R_X5Y171/LOGIC_OUTS9 
pips: CLBLM_R_X5Y171/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y171/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y171/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y171/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y171/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X5Y171/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y171/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X5Y171/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

vcnt[8]_i_4_n_0 - 
wires: CLBLM_R_X5Y170/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y170/CLBLM_M_BMUX CLBLM_R_X5Y171/CLBLM_IMUX14 CLBLM_R_X5Y171/CLBLM_IMUX30 CLBLM_R_X5Y171/CLBLM_L_B1 CLBLM_R_X5Y171/CLBLM_L_C5 INT_R_X5Y170/LOGIC_OUTS21 INT_R_X5Y170/NR1BEG3 INT_R_X5Y171/IMUX14 INT_R_X5Y171/IMUX30 INT_R_X5Y171/NR1END3 
pips: CLBLM_R_X5Y170/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y171/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X5Y170/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X5Y171/INT_R.NR1END3->>IMUX14 INT_R_X5Y171/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_0_in__2[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

video_cntrl/vcnt - 
wires: CLBLM_R_X5Y169/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y169/CLBLM_L_C CLBLM_R_X5Y170/CLBLM_FAN7 CLBLM_R_X5Y170/CLBLM_M_CE CLBLM_R_X5Y171/CLBLM_FAN6 CLBLM_R_X5Y171/CLBLM_FAN7 CLBLM_R_X5Y171/CLBLM_L_CE CLBLM_R_X5Y171/CLBLM_M_CE INT_R_X5Y169/LOGIC_OUTS10 INT_R_X5Y169/NR1BEG2 INT_R_X5Y170/FAN7 INT_R_X5Y170/FAN_ALT7 INT_R_X5Y170/NR1BEG2 INT_R_X5Y170/NR1END2 INT_R_X5Y171/FAN6 INT_R_X5Y171/FAN7 INT_R_X5Y171/FAN_ALT6 INT_R_X5Y171/FAN_ALT7 INT_R_X5Y171/FAN_BOUNCE7 INT_R_X5Y171/NR1END2 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y170/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y171/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y171/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X5Y169/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X5Y170/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y170/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y170/INT_R.NR1END2->>NR1BEG2 INT_R_X5Y171/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y171/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y171/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y171/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X5Y171/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

vcnt[8]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y169/INT_INTERFACE_NW2A3 BRAM_L_X6Y165/BRAM_NW2A3_4 CLBLM_R_X5Y169/CLBLM_IMUX30 CLBLM_R_X5Y169/CLBLM_L_C5 CLBLM_R_X5Y169/CLBLM_NW2A3 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y168/CLBLM_M_C INT_L_X6Y168/NW2BEG3 INT_L_X6Y168/WR1END3 INT_L_X6Y169/NW2A3 INT_R_X5Y169/IMUX30 INT_R_X5Y169/NW2END3 INT_R_X7Y168/LOGIC_OUTS14 INT_R_X7Y168/WR1BEG3 VBRK_X18Y176/VBRK_NW2A3 
pips: CLBLM_R_X5Y169/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y168/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X6Y168/INT_L.WR1END3->>NW2BEG3 INT_R_X5Y169/INT_R.NW2END3->>IMUX30 INT_R_X7Y168/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__2[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsync - 
wires: CLBLM_L_X8Y168/CLBLM_BYP1 CLBLM_L_X8Y168/CLBLM_M_AX CLBLM_L_X8Y169/CLBLM_ER1BEG0 CLBLM_R_X7Y168/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y168/CLBLM_L_DQ CLBLM_R_X7Y169/CLBLM_ER1BEG0 INT_L_X8Y168/BYP_ALT1 INT_L_X8Y168/BYP_L1 INT_L_X8Y168/SL1END0 INT_L_X8Y169/ER1END0 INT_L_X8Y169/SL1BEG0 INT_R_X7Y168/ER1BEG_S0 INT_R_X7Y168/LOGIC_OUTS3 INT_R_X7Y169/ER1BEG0 
pips: CLBLM_L_X8Y168/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y168/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X8Y168/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y168/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y169/INT_L.ER1END0->>SL1BEG0 INT_R_X7Y168/INT_R.LOGIC_OUTS3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

vsync - 
wires: BRAM_INT_INTERFACE_L_X6Y170/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y170/BRAM_EE2BEG0_0 CLBLM_R_X5Y170/CLBLM_EE2BEG0 CLBLM_R_X5Y170/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y170/CLBLM_L_AQ CLBLM_R_X7Y170/CLBLM_BYP1 CLBLM_R_X7Y170/CLBLM_M_AX INT_L_X6Y170/EE2A0 INT_R_X5Y170/EE2BEG0 INT_R_X5Y170/LOGIC_OUTS0 INT_R_X7Y170/BYP1 INT_R_X7Y170/BYP_ALT1 INT_R_X7Y170/EE2END0 VBRK_X18Y177/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y170/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y170/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y170/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X7Y170/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y170/INT_R.EE2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

vsync_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

we - 
wires: BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_BRAM_IMUX10 BRAM_INT_INTERFACE_L_X6Y172/INT_INTERFACE_BRAM_IMUX18 BRAM_L_X6Y170/BRAM_FIFO36_ENARDENL BRAM_L_X6Y170/BRAM_FIFO36_ENARDENU BRAM_L_X6Y170/BRAM_IMUX10_2 BRAM_L_X6Y170/BRAM_IMUX18_2 CLBLM_R_X7Y169/CLBLM_IMUX17 CLBLM_R_X7Y169/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y169/CLBLM_M_B3 CLBLM_R_X7Y169/CLBLM_M_BQ INT_L_X6Y170/EL1BEG0 INT_L_X6Y170/NN2BEG1 INT_L_X6Y170/NW2END1 INT_L_X6Y171/NN2A1 INT_L_X6Y172/IMUX_L10 INT_L_X6Y172/IMUX_L18 INT_L_X6Y172/NN2END1 INT_R_X7Y169/EL1END_S3_0 INT_R_X7Y169/IMUX17 INT_R_X7Y169/LOGIC_OUTS5 INT_R_X7Y169/NW2BEG1 INT_R_X7Y169/SL1END0 INT_R_X7Y170/EL1END0 INT_R_X7Y170/NW2A1 INT_R_X7Y170/SL1BEG0 
pips: BRAM_L_X6Y170/BRAM_L.BRAM_IMUX10_2->BRAM_FIFO36_ENARDENU BRAM_L_X6Y170/BRAM_L.BRAM_IMUX18_2->BRAM_FIFO36_ENARDENL CLBLM_R_X7Y169/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y169/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y170/INT_L.NW2END1->>EL1BEG0 INT_L_X6Y170/INT_L.NW2END1->>NN2BEG1 INT_L_X6Y172/INT_L.NN2END1->>IMUX_L10 INT_L_X6Y172/INT_L.NN2END1->>IMUX_L18 INT_R_X7Y169/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X7Y169/INT_R.SL1END0->>IMUX17 INT_R_X7Y170/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

GND_4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

we_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

z_i_2_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_IMUX13 CLBLM_L_X8Y169/CLBLM_L_B6 CLBLM_L_X8Y172/CLBLM_EL1BEG2 CLBLM_R_X7Y172/CLBLM_EL1BEG2 CLBLM_R_X7Y172/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y172/CLBLM_M_D INT_L_X8Y169/IMUX_L13 INT_L_X8Y169/SL1END2 INT_L_X8Y170/SL1BEG2 INT_L_X8Y170/SS2END2 INT_L_X8Y171/SS2A2 INT_L_X8Y172/EL1END2 INT_L_X8Y172/SS2BEG2 INT_R_X7Y172/EL1BEG2 INT_R_X7Y172/LOGIC_OUTS15 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y172/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y169/INT_L.SL1END2->>IMUX_L13 INT_L_X8Y170/INT_L.SS2END2->>SL1BEG2 INT_L_X8Y172/INT_L.EL1END2->>SS2BEG2 INT_R_X7Y172/INT_R.LOGIC_OUTS15->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

z_i_3_n_0 - 
wires: CLBLM_L_X10Y171/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y171/CLBLM_M_A CLBLM_L_X10Y171/CLBLM_WW2A0 CLBLM_L_X8Y169/CLBLM_IMUX25 CLBLM_L_X8Y169/CLBLM_L_B5 DSP_R_X9Y170/DSP_WW2A0_1 INT_INTERFACE_R_X9Y171/INT_INTERFACE_WW2A0 INT_L_X10Y171/LOGIC_OUTS_L12 INT_L_X10Y171/WW2BEG0 INT_L_X8Y169/IMUX_L25 INT_L_X8Y169/SS2END0 INT_L_X8Y170/SS2A0 INT_L_X8Y171/SS2BEG0 INT_L_X8Y171/WW2END0 INT_R_X9Y171/WW2A0 VBRK_X29Y178/VBRK_WW2A0 
pips: CLBLM_L_X10Y171/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y171/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_L_X8Y169/INT_L.SS2END0->>IMUX_L25 INT_L_X8Y171/INT_L.WW2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

z_i_5_n_0 - 
wires: CLBLM_L_X8Y169/CLBLM_IMUX26 CLBLM_L_X8Y169/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y169/CLBLM_L_B4 CLBLM_L_X8Y169/CLBLM_L_DMUX INT_L_X8Y169/IMUX_L26 INT_L_X8Y169/LOGIC_OUTS_L19 
pips: CLBLM_L_X8Y169/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y169/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X8Y169/INT_L.LOGIC_OUTS_L19->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X9Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*A1*A4)+(A3*A5*A6*(~A1)*(~A2)*A4)+(A3*A5*(~A6)*(~A2)*A4)+(A3*(~A5)*(~A2)*A4)+((~A3)*A5*(~A2)*A4)+((~A3)*(~A5)*A6*(~A2)*A4)+((~A3)*(~A5)*(~A6)*A1*(~A2)*A4)+((~A3)*(~A5)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X9Y166/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X9Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A2)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A6*A2)+((~A5)*(~A4)*A6*(~A2)*A1)+((~A5)*(~A4)*(~A6)*A2)+((~A5)*(~A4)*(~A6)*(~A2)*A1*A3) , 
NAME: SLICE_X9Y166/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y166/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A2))+(A1*A3*(~A5))+(A1*(~A3))+((~A1)*A4*A2)+((~A1)*(~A4)*A6)+((~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X9Y166/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y165/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*A2)+((~A4)*(~A2)*A1)+((~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X9Y165/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y166/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X9Y166/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A2))+(A3*(~A4))+((~A3))) , 
NAME: SLICE_X10Y166/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*A3*A2)+((~A5)*A3*(~A2)*A1)+((~A5)*(~A3)*A6*A2)+((~A5)*(~A3)*A6*(~A2)*A1)+((~A5)*(~A3)*(~A6)*A2*A1)+((~A5)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X10Y165/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A4*A2*(~A5))+((~A1)*(~A6)*A4*(~A2))+((~A1)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X10Y165/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*A2*A3)+((~A5)*A2*(~A3)*A1)+((~A5)*(~A2)*A4*A3)+((~A5)*(~A2)*A4*(~A3)*A1)+((~A5)*(~A2)*(~A4)*A3*A6)+((~A5)*(~A2)*(~A4)*A3*(~A6)*A1)+((~A5)*(~A2)*(~A4)*(~A3)*A6*A1)+((~A5)*(~A2)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X9Y165/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y165/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*A1)+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A6*(~A3)*A1)+((~A2)*(~A5)*(~A6)*A4*(~A3)*A1)+((~A2)*(~A5)*(~A6)*(~A4)*A3*(~A1))+((~A2)*(~A5)*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X10Y165/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y165/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4*(~A3))+(A6*A1*A2*(~A4))+(A6*A1*(~A2))+(A6*(~A1))+((~A6)) , 
NAME: SLICE_X9Y165/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*A2*A6)+((~A4)*A2*(~A6)*A5)+((~A4)*A2*(~A6)*(~A5)*A3)+((~A4)*A2*(~A6)*(~A5)*(~A3)*A1)+((~A4)*(~A2)*A6*A1)+((~A4)*(~A2)*(~A6)*A5*A1)+((~A4)*(~A2)*(~A6)*(~A5)*A3)+((~A4)*(~A2)*(~A6)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X10Y166/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y166/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A3) , 
NAME: SLICE_X10Y166/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y165/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A3)+(A6*A5*(~A1))+(A6*(~A5))+((~A6)*A5)+((~A6)*(~A5)*A1)+((~A6)*(~A5)*(~A1)*A4)+((~A6)*(~A5)*(~A1)*(~A4)*A2)+((~A6)*(~A5)*(~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X10Y165/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y162/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X8Y162/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X9Y161/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X9Y161/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X12Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*(~A6))+((~A4)*A1*A3)+((~A4)*A1*(~A3)*(~A6))+((~A4)*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X12Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A2)+(A4*A6*A5*(~A2)*(~A1)*A3)+(A4*A6*(~A5)*(~A1)*A3)+(A4*(~A6)*A5)+(A4*(~A6)*(~A5)*(~A1)*A3)+((~A4)*A5*A2)+((~A4)*A5*(~A2)*(~A1)*A3)+((~A4)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X13Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*A3)+(A1*A5*(~A2)*A3*A6)+(A1*A5*(~A2)*A3*(~A6)*A4)+(A1*(~A5)*A3*A6)+(A1*(~A5)*A3*(~A6)*A4)+((~A1)*A5*A2*A3)+((~A1)*A5*(~A2)*A3*(~A6)*A4)+((~A1)*(~A5)*A3*(~A6)*A4) , 
NAME: SLICE_X12Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*(~A4))+(A1*A3*(~A2))+(A1*(~A3))+((~A1)*A3)+((~A1)*(~A3)*A2)+((~A1)*(~A3)*(~A2)*A6)+((~A1)*(~A3)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X8Y163/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A5*A3*A4*A6)+((~A2)*A5*A3*(~A4)*(~A6)) , 
NAME: SLICE_X12Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*(~A3))+(A1*A5*(~A6))+(A1*(~A5)*A6*A3) , 
NAME: SLICE_X8Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y163/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*A4*(~A1)*A6)+((~A2)*A3*(~A4)*A1*A6) , 
NAME: SLICE_X12Y163/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A4)+(A1*A3*(~A5)*A4*A6)+(A1*A3*(~A5)*A4*(~A6)*A2)+(A1*(~A3)*A4*A6)+(A1*(~A3)*A4*(~A6)*A2)+((~A1)*A3*A5*A4)+((~A1)*A3*(~A5)*A4*(~A6)*A2)+((~A1)*(~A3)*A4*(~A6)*A2) , 
NAME: SLICE_X8Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)) , 
NAME: SLICE_X12Y164/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A2) , 
NAME: SLICE_X12Y164/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4)+((~A3)*(~A4)*A1*A2*A6)+((~A3)*(~A4)*A1*A2*(~A6)*A5)+((~A3)*(~A4)*A1*(~A2))+((~A3)*(~A4)*(~A1)*A6)+((~A3)*(~A4)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X12Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A5*(~A2))+(A3*A1*A4*(~A5)*A2)+(A3*A1*(~A4)*A2)+(A3*(~A1)*A2)+((~A3)*A2) , 
NAME: SLICE_X8Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A2)+((~A6)*A4*(~A2)*A5)+((~A6)*(~A4)*A2*A1*A5)+((~A6)*(~A4)*A2*(~A1)*A3)+((~A6)*(~A4)*A2*(~A1)*(~A3)*A5)+((~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X8Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*A5)+(A2*A1*(~A4)*(~A6)*A5*A3)+(A2*(~A1)*(~A6)*A5*A3)+((~A2)*A1*A4*A5)+((~A2)*A1*(~A4)*(~A6)*A5*A3)+((~A2)*(~A1)*A4)+((~A2)*(~A1)*(~A4)*(~A6)*A5*A3) , 
NAME: SLICE_X12Y164/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A6)*A5*A2*A4)+(A3*(~A1)*A6*(~A5)*(~A4))+(A3*(~A1)*(~A6)*A5*A2*A4)+((~A3)*(~A1)*A6*(~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X12Y163/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A5)*A2*(~A6))+((~A3)*A1*A5*(~A2)*A6) , 
NAME: SLICE_X12Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A5)*A4*(~A1)*A2*A6) , 
NAME: SLICE_X12Y163/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*(~A6))+(A3*(~A1)*(~A5)*A6)+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A5*(~A6))+((~A3)*A2*(~A1)*(~A5)*A6)+((~A3)*(~A2)*(~A1)*A5*(~A6))+((~A3)*(~A2)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X10Y160/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A2)+(A3*A1*A5*(~A2)*A4)+(A3*A1*(~A5)*A4)+(A3*(~A1)*A5)+(A3*(~A1)*(~A5)*A4)+((~A3)*A5*A2)+((~A3)*A5*(~A2)*A4)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X11Y160/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A3)+(A4*A5*(~A1)*A3*A6)+(A4*A5*(~A1)*A3*(~A6)*A2)+(A4*(~A5)*A3*A6)+(A4*(~A5)*A3*(~A6)*A2)+((~A4)*A5*A1*A3)+((~A4)*A5*(~A1)*A3*(~A6)*A2)+((~A4)*(~A5)*A3*(~A6)*A2) , 
NAME: SLICE_X11Y160/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A3))+(A1*(~A6)*A3) , 
NAME: SLICE_X12Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6*A5*(~A3))+(A1*(~A2)*A6*(~A5)*A3)+(A1*(~A2)*(~A6)*A3)+((~A1)*A4*A2)+((~A1)*A4*(~A2)*A6*A5*(~A3))+((~A1)*A4*(~A2)*A6*(~A5)*A3)+((~A1)*A4*(~A2)*(~A6)*A3)+((~A1)*(~A4)*(~A2)*A6*A5*(~A3))+((~A1)*(~A4)*(~A2)*A6*(~A5)*A3)+((~A1)*(~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X10Y160/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2)+(A6*A1*A5*(~A2)*A4)+(A6*A1*(~A5)*A4)+(A6*(~A1)*A5)+(A6*(~A1)*(~A5)*A4)+((~A6)*A5*A2)+((~A6)*A5*(~A2)*A4)+((~A6)*(~A5)*A4) , 
NAME: SLICE_X13Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A2)+(A4*A1*(~A5)*A2*A6)+(A4*A1*(~A5)*A2*(~A6)*A3)+(A4*(~A1)*A2*A6)+(A4*(~A1)*A2*(~A6)*A3)+((~A4)*A1*A5*A2)+((~A4)*A1*(~A5)*A2*(~A6)*A3)+((~A4)*(~A1)*A2*(~A6)*A3) , 
NAME: SLICE_X10Y160/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y161/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4*(~A2))+(A5*A1*(~A4))+(A5*(~A1)*A4*A2) , 
NAME: SLICE_X13Y161/A5LUT, 
TYPE: LUT5, 

SLICE_X10Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2*A5*A6*(~A4))+(A3*(~A1)*A2*A5*(~A6)*A4)+(A3*(~A1)*A2*(~A5)*A4)+(A3*(~A1)*(~A2)*A4)+((~A3)*(~A1)*A2*A5*A6*(~A4))+((~A3)*(~A1)*A2*A5*(~A6)*A4)+((~A3)*(~A1)*A2*(~A5)*A4)+((~A3)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X10Y160/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A5*A4*A3)+((~A1)*(~A2)*A5*(~A4)*A6)+((~A1)*(~A2)*A5*(~A4)*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X13Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1*A2*(~A4))+(A5*A3*A1*(~A2))+(A5*A3*(~A1))+(A5*(~A3)*A1*A2*A4)) , 
NAME: SLICE_X13Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A5)+(A1*A3*(~A2)*A5*A6)+(A1*A3*(~A2)*A5*(~A6)*A4)+(A1*(~A3)*A5*A6)+(A1*(~A3)*A5*(~A6)*A4)+((~A1)*A3*A2*A5)+((~A1)*A3*(~A2)*A5*(~A6)*A4)+((~A1)*(~A3)*A5*(~A6)*A4) , 
NAME: SLICE_X12Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A6*(~A1))+(A4*A5*A2*(~A6)*A1)+(A4*A5*(~A2)*A1)+(A4*(~A5)*A1)+((~A4)*A1) , 
NAME: SLICE_X9Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A5)+((~A6)*A1*(~A5)*A4)+((~A6)*(~A1)*A5*A2*A4)+((~A6)*(~A1)*A5*(~A2)*A3)+((~A6)*(~A1)*A5*(~A2)*(~A3)*A4)+((~A6)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X9Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*A2*A4*(~A1))+(A5*A3*A6*A2*(~A4))+(A5*A3*A6*(~A2))+(A5*A3*(~A6))+(A5*(~A3)*A6*A2*A4*A1) , 
NAME: SLICE_X11Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A6)+(A2*A1*(~A5)*A6*A3)+(A2*A1*(~A5)*A6*(~A3)*A4)+(A2*(~A1)*A6*A3)+(A2*(~A1)*A6*(~A3)*A4)+((~A2)*A1*A5*A6)+((~A2)*A1*(~A5)*A6*(~A3)*A4)+((~A2)*(~A1)*A6*(~A3)*A4) , 
NAME: SLICE_X8Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5*(~A4))+(A1*(~A6)*(~A5)*A4)+((~A1)*A3*A6)+((~A1)*A3*(~A6)*A5*(~A4))+((~A1)*A3*(~A6)*(~A5)*A4)+((~A1)*(~A3)*(~A6)*A5*(~A4))+((~A1)*(~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X9Y162/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A5)+(A1*A3*A6*(~A5)*A2*A4)+(A1*A3*(~A6)*A2*A4)+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*A2*A4)+((~A1)*A6*A5)+((~A1)*A6*(~A5)*A2*A4)+((~A1)*(~A6)*A2*A4) , 
NAME: SLICE_X9Y163/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A4)+(A1*A2*(~A5)*A4*A6)+(A1*A2*(~A5)*A4*(~A6)*A3)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A3)+((~A1)*A2*A5*A4)+((~A1)*A2*(~A5)*A4*(~A6)*A3)+((~A1)*(~A2)*A4*(~A6)*A3) , 
NAME: SLICE_X8Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A5*A2) , 
NAME: SLICE_X9Y162/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X10Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y162/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4*(~A2))+(A5*(~A3)*(~A4)*A2)+((~A5)*A1*A3)+((~A5)*A1*(~A3)*A4*(~A2))+((~A5)*A1*(~A3)*(~A4)*A2)+((~A5)*(~A1)*(~A3)*A4*(~A2))+((~A5)*(~A1)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X9Y162/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A1)+(A2*A4*A3*(~A1)*A6)+(A2*A4*(~A3)*A6)+(A2*(~A4)*A3)+(A2*(~A4)*(~A3)*A6)+((~A2)*A3*A1)+((~A2)*A3*(~A1)*A6)+((~A2)*(~A3)*A6) , 
NAME: SLICE_X9Y163/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A1)+(A3*A4*(~A6)*A1*A5)+(A3*A4*(~A6)*A1*(~A5)*A2)+(A3*(~A4)*A1*A5)+(A3*(~A4)*A1*(~A5)*A2)+((~A3)*A4*A6*A1)+((~A3)*A4*(~A6)*A1*(~A5)*A2)+((~A3)*(~A4)*A1*(~A5)*A2) , 
NAME: SLICE_X9Y163/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A3*A4*A1) , 
NAME: SLICE_X9Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y161/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*(~A5))+(A1*(~A4)*A5) , 
NAME: SLICE_X9Y161/D5LUT, 
TYPE: LUT5, 

SLICE_X8Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A1*(~A2))+(A5*(~A3)*(~A1)*A2)+((~A5)*A6*A3)+((~A5)*A6*(~A3)*A1*(~A2))+((~A5)*A6*(~A3)*(~A1)*A2)+((~A5)*(~A6)*(~A3)*A1*(~A2))+((~A5)*(~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X8Y160/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*A6)+(A2*A3*A5*(~A6)*A4)+(A2*A3*(~A5)*A4)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A4)+((~A2)*A5*A6)+((~A2)*A5*(~A6)*A4)+((~A2)*(~A5)*A4) , 
NAME: SLICE_X8Y160/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A1)+(A4*A5*(~A2)*A1*A3)+(A4*A5*(~A2)*A1*(~A3)*A6)+(A4*(~A5)*A1*A3)+(A4*(~A5)*A1*(~A3)*A6)+((~A4)*A5*A2*A1)+((~A4)*A5*(~A2)*A1*(~A3)*A6)+((~A4)*(~A5)*A1*(~A3)*A6) , 
NAME: SLICE_X8Y160/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*(~A5))+(A1*A3*(~A4))+(A1*(~A3)*A4*A5)) , 
NAME: SLICE_X9Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A5*(~A3))+(A1*(~A6)*A2*(~A5)*A3)+(A1*(~A6)*(~A2)*A3)+((~A1)*A4*A6)+((~A1)*A4*(~A6)*A2*A5*(~A3))+((~A1)*A4*(~A6)*A2*(~A5)*A3)+((~A1)*A4*(~A6)*(~A2)*A3)+((~A1)*(~A4)*(~A6)*A2*A5*(~A3))+((~A1)*(~A4)*(~A6)*A2*(~A5)*A3)+((~A1)*(~A4)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X9Y160/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A1)+(A4*A5*A6*(~A1)*A2)+(A4*A5*(~A6)*A2)+(A4*(~A5)*A6)+(A4*(~A5)*(~A6)*A2)+((~A4)*A6*A1)+((~A4)*A6*(~A1)*A2)+((~A4)*(~A6)*A2) , 
NAME: SLICE_X9Y160/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A2)+(A4*A3*(~A1)*A2*A5)+(A4*A3*(~A1)*A2*(~A5)*A6)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*A6)+((~A4)*A3*A1*A2)+((~A4)*A3*(~A1)*A2*(~A5)*A6)+((~A4)*(~A3)*A2*(~A5)*A6) , 
NAME: SLICE_X9Y160/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y161/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A3*A5*(~A4))+(A1*A2*A3*(~A5))+(A1*A2*(~A3))+(A1*(~A2)*A3*A5*A4) , 
NAME: SLICE_X9Y161/C5LUT, 
TYPE: LUT5, 

SLICE_X12Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A3*A5*(~A1)*(~A4))+((~A6)*A3*(~A5)*A1*A4) , 
NAME: SLICE_X12Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*A5*(~A1)*(~A4))+((~A3)*A6*(~A5)*A1*A4) , 
NAME: SLICE_X12Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1*A6*A2*(~A3))+(A5*(~A4)*A1*A6*(~A2)*A3)+(A5*(~A4)*A1*(~A6)*A3)+(A5*(~A4)*(~A1)*A3)+((~A5)*(~A4)*A1*A6*A2*(~A3))+((~A5)*(~A4)*A1*A6*(~A2)*A3)+((~A5)*(~A4)*A1*(~A6)*A3)+((~A5)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X9Y160/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A1)+((~A6)*A5*(~A1)*A4)+((~A6)*(~A5)*A1*A3*A4)+((~A6)*(~A5)*A1*(~A3)*A2)+((~A6)*(~A5)*A1*(~A3)*(~A2)*A4)+((~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X11Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)) , 
NAME: SLICE_X9Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A3*A5*(~A4))+(A1*A2*A6*A3*(~A5))+(A1*A2*A6*(~A3))+(A1*A2*(~A6))+(A1*(~A2)*A6*A3*A5*A4) , 
NAME: SLICE_X11Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A1)+(A6*A5*(~A3)*A1*A4)+(A6*A5*(~A3)*A1*(~A4)*A2)+(A6*(~A5)*A1*A4)+(A6*(~A5)*A1*(~A4)*A2)+((~A6)*A5*A3*A1)+((~A6)*A5*(~A3)*A1*(~A4)*A2)+((~A6)*(~A5)*A1*(~A4)*A2) , 
NAME: SLICE_X11Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6)+((~A4)*(~A5)*A6) , 
NAME: SLICE_X12Y175/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A6*A1)+(A2*A4*(~A5)*(~A6)*A3)+(A2*(~A4)*A5*(~A6))+(A2*(~A4)*(~A5)*A6*A1)+(A2*(~A4)*(~A5)*(~A6)*A3)+((~A2)*A4*A5*A6)+((~A2)*A4*(~A5)*A6*A1)+((~A2)*A4*(~A5)*(~A6)*A3)+((~A2)*(~A4)*(~A5)*A6*A1)+((~A2)*(~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X15Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A6*A2)+(A1*A4*(~A5)*(~A6)*A3)+(A1*(~A4)*A5*(~A6))+(A1*(~A4)*(~A5)*A6*A2)+(A1*(~A4)*(~A5)*(~A6)*A3)+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*A6*A2)+((~A1)*A4*(~A5)*(~A6)*A3)+((~A1)*(~A4)*(~A5)*A6*A2)+((~A1)*(~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X14Y174/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A6*A2)+(A5*A4*(~A3)*(~A6)*A1)+(A5*(~A4)*A3*(~A6))+(A5*(~A4)*(~A3)*A6*A2)+(A5*(~A4)*(~A3)*(~A6)*A1)+((~A5)*A4*A3*A6)+((~A5)*A4*(~A3)*A6*A2)+((~A5)*A4*(~A3)*(~A6)*A1)+((~A5)*(~A4)*(~A3)*A6*A2)+((~A5)*(~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X11Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A6*A3)+(A4*A1*(~A5)*(~A6)*A2)+(A4*(~A1)*A5*(~A6))+(A4*(~A1)*(~A5)*A6*A3)+(A4*(~A1)*(~A5)*(~A6)*A2)+((~A4)*A1*A5*A6)+((~A4)*A1*(~A5)*A6*A3)+((~A4)*A1*(~A5)*(~A6)*A2)+((~A4)*(~A1)*(~A5)*A6*A3)+((~A4)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X10Y175/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A3*A5)+(A2*(~A6)*A3*(~A5)*A4*A1)+(A2*(~A6)*(~A3)*A4*A1)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A4*A1)+((~A2)*(~A3)*A4*A1) , 
NAME: SLICE_X11Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X10Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X12Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A6*A4)+(A2*(~A5)*A6*(~A4)*A3*A1)+(A2*(~A5)*(~A6)*A3*A1)+((~A2)*A6*A4)+((~A2)*A6*(~A4)*A3*A1)+((~A2)*(~A6)*A3*A1) , 
NAME: SLICE_X12Y175/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1*A6)+(A3*(~A5)*A1*(~A6)*A4*A2)+(A3*(~A5)*(~A1)*A4*A2)+((~A3)*A1*A6)+((~A3)*A1*(~A6)*A4*A2)+((~A3)*(~A1)*A4*A2) , 
NAME: SLICE_X14Y174/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*A5)+(A3*(~A6)*A1*(~A5)*A4*A2)+(A3*(~A6)*(~A1)*A4*A2)+((~A3)*A1*A5)+((~A3)*A1*(~A5)*A4*A2)+((~A3)*(~A1)*A4*A2) , 
NAME: SLICE_X11Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A5*A6)+(A3*A1*(~A4)*(~A5)*A2)+(A3*(~A1)*A4*(~A5))+(A3*(~A1)*(~A4)*A5*A6)+(A3*(~A1)*(~A4)*(~A5)*A2)+((~A3)*A1*A4*A5)+((~A3)*A1*(~A4)*A5*A6)+((~A3)*A1*(~A4)*(~A5)*A2)+((~A3)*(~A1)*(~A4)*A5*A6)+((~A3)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X10Y174/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X15Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A5*A1)+(A3*A4*(~A6)*(~A5)*A2)+(A3*(~A4)*A6*(~A5))+(A3*(~A4)*(~A6)*A5*A1)+(A3*(~A4)*(~A6)*(~A5)*A2)+((~A3)*A4*A6*A5)+((~A3)*A4*(~A6)*A5*A1)+((~A3)*A4*(~A6)*(~A5)*A2)+((~A3)*(~A4)*(~A6)*A5*A1)+((~A3)*(~A4)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X10Y174/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+(A3*A1*(~A5)*A6*A4)+(A3*A1*(~A5)*(~A6)*A2)+(A3*(~A1)*A5*(~A6))+(A3*(~A1)*(~A5)*A6*A4)+(A3*(~A1)*(~A5)*(~A6)*A2)+((~A3)*A1*A5*A6)+((~A3)*A1*(~A5)*A6*A4)+((~A3)*A1*(~A5)*(~A6)*A2)+((~A3)*(~A1)*(~A5)*A6*A4)+((~A3)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X10Y174/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A6*A3)+(A2*A1*(~A5)*(~A6)*A4)+(A2*(~A1)*A5*(~A6))+(A2*(~A1)*(~A5)*A6*A3)+(A2*(~A1)*(~A5)*(~A6)*A4)+((~A2)*A1*A5*A6)+((~A2)*A1*(~A5)*A6*A3)+((~A2)*A1*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A5)*A6*A3)+((~A2)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X10Y174/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A5*A3)+(A2*A1*(~A6)*(~A5)*A4)+(A2*(~A1)*A6*(~A5))+(A2*(~A1)*(~A6)*A5*A3)+(A2*(~A1)*(~A6)*(~A5)*A4)+((~A2)*A1*A6*A5)+((~A2)*A1*(~A6)*A5*A3)+((~A2)*A1*(~A6)*(~A5)*A4)+((~A2)*(~A1)*(~A6)*A5*A3)+((~A2)*(~A1)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X12Y174/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A5*A4)+(A2*A3*(~A6)*(~A5)*A1)+(A2*(~A3)*A6*(~A5))+(A2*(~A3)*(~A6)*A5*A4)+(A2*(~A3)*(~A6)*(~A5)*A1)+((~A2)*A3*A6*A5)+((~A2)*A3*(~A6)*A5*A4)+((~A2)*A3*(~A6)*(~A5)*A1)+((~A2)*(~A3)*(~A6)*A5*A4)+((~A2)*(~A3)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X12Y175/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A6*A5)+(A3*A2*(~A4)*(~A6)*A1)+(A3*(~A2)*A4*(~A6))+(A3*(~A2)*(~A4)*A6*A5)+(A3*(~A2)*(~A4)*(~A6)*A1)+((~A3)*A2*A4*A6)+((~A3)*A2*(~A4)*A6*A5)+((~A3)*A2*(~A4)*(~A6)*A1)+((~A3)*(~A2)*(~A4)*A6*A5)+((~A3)*(~A2)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X14Y174/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A5*A2)+(A3*A4*(~A6)*(~A5)*A1)+(A3*(~A4)*A6*(~A5))+(A3*(~A4)*(~A6)*A5*A2)+(A3*(~A4)*(~A6)*(~A5)*A1)+((~A3)*A4*A6*A5)+((~A3)*A4*(~A6)*A5*A2)+((~A3)*A4*(~A6)*(~A5)*A1)+((~A3)*(~A4)*(~A6)*A5*A2)+((~A3)*(~A4)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X16Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*A5*A3)+(A4*A1*(~A6)*(~A5)*A2)+(A4*(~A1)*A6*(~A5))+(A4*(~A1)*(~A6)*A5*A3)+(A4*(~A1)*(~A6)*(~A5)*A2)+((~A4)*A1*A6*A5)+((~A4)*A1*(~A6)*A5*A3)+((~A4)*A1*(~A6)*(~A5)*A2)+((~A4)*(~A1)*(~A6)*A5*A3)+((~A4)*(~A1)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X10Y175/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*A5*A2)+(A4*A1*(~A6)*(~A5)*A3)+(A4*(~A1)*A6*(~A5))+(A4*(~A1)*(~A6)*A5*A2)+(A4*(~A1)*(~A6)*(~A5)*A3)+((~A4)*A1*A6*A5)+((~A4)*A1*(~A6)*A5*A2)+((~A4)*A1*(~A6)*(~A5)*A3)+((~A4)*(~A1)*(~A6)*A5*A2)+((~A4)*(~A1)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X11Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6)+((~A5)*(~A4)*A6) , 
NAME: SLICE_X11Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*(~A5)*A6*A4)+(A2*(~A5)*(~A6)*(~A4))+((~A2)*A6*(~A4))+((~A2)*(~A6)*A4) , 
NAME: SLICE_X13Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A4*(~A5))+((~A2)*(~A4)*A5)) , 
NAME: SLICE_X13Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A4)+(A3*(~A1)*A5*A4)+(A3*(~A1)*(~A5)*(~A4))+((~A3)*A5*(~A4))+((~A3)*(~A5)*A4)) , 
NAME: SLICE_X13Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*(~A5))+((~A3)*A4*(~A5))+((~A3)*(~A4)*A5)) , 
NAME: SLICE_X13Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A6*A4)+(A1*A2*(~A5)*(~A6)*A3)+(A1*(~A2)*A5*(~A6))+(A1*(~A2)*(~A5)*A6*A4)+(A1*(~A2)*(~A5)*(~A6)*A3)+((~A1)*A2*A5*A6)+((~A1)*A2*(~A5)*A6*A4)+((~A1)*A2*(~A5)*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A6*A4)+((~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X12Y175/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A6*A3)+(A2*A1*(~A5)*(~A6)*A4)+(A2*(~A1)*A5*(~A6))+(A2*(~A1)*(~A5)*A6*A3)+(A2*(~A1)*(~A5)*(~A6)*A4)+((~A2)*A1*A5*A6)+((~A2)*A1*(~A5)*A6*A3)+((~A2)*A1*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A5)*A6*A3)+((~A2)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X12Y174/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6)+((~A5)*(~A4)*A6) , 
NAME: SLICE_X15Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A6*A4)+(A1*A2*(~A5)*(~A6)*A3)+(A1*(~A2)*A5*(~A6))+(A1*(~A2)*(~A5)*A6*A4)+(A1*(~A2)*(~A5)*(~A6)*A3)+((~A1)*A2*A5*A6)+((~A1)*A2*(~A5)*A6*A4)+((~A1)*A2*(~A5)*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A6*A4)+((~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X15Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*(~A5)*A2*A3*(~A4)*A6) , 
NAME: SLICE_X11Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5)+(A2*A3*(~A5)*A6*A4)+(A2*A3*(~A5)*(~A6)*A1)+(A2*(~A3)*A5*(~A6))+(A2*(~A3)*(~A5)*A6*A4)+(A2*(~A3)*(~A5)*(~A6)*A1)+((~A2)*A3*A5*A6)+((~A2)*A3*(~A5)*A6*A4)+((~A2)*A3*(~A5)*(~A6)*A1)+((~A2)*(~A3)*(~A5)*A6*A4)+((~A2)*(~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X15Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A5*A2)+(A4*A3*(~A6)*(~A5)*A1)+(A4*(~A3)*A6*(~A5))+(A4*(~A3)*(~A6)*A5*A2)+(A4*(~A3)*(~A6)*(~A5)*A1)+((~A4)*A3*A6*A5)+((~A4)*A3*(~A6)*A5*A2)+((~A4)*A3*(~A6)*(~A5)*A1)+((~A4)*(~A3)*(~A6)*A5*A2)+((~A4)*(~A3)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X15Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A6*A3)+(A2*A1*(~A5)*(~A6)*A4)+(A2*(~A1)*A5*(~A6))+(A2*(~A1)*(~A5)*A6*A3)+(A2*(~A1)*(~A5)*(~A6)*A4)+((~A2)*A1*A5*A6)+((~A2)*A1*(~A5)*A6*A3)+((~A2)*A1*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A5)*A6*A3)+((~A2)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X16Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A6*A2)+(A3*A4*(~A5)*(~A6)*A1)+(A3*(~A4)*A5*(~A6))+(A3*(~A4)*(~A5)*A6*A2)+(A3*(~A4)*(~A5)*(~A6)*A1)+((~A3)*A4*A5*A6)+((~A3)*A4*(~A5)*A6*A2)+((~A3)*A4*(~A5)*(~A6)*A1)+((~A3)*(~A4)*(~A5)*A6*A2)+((~A3)*(~A4)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X16Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4)+(A5*A1*(~A4)*A6*A3)+(A5*A1*(~A4)*(~A6)*A2)+(A5*(~A1)*A4*(~A6))+(A5*(~A1)*(~A4)*A6*A3)+(A5*(~A1)*(~A4)*(~A6)*A2)+((~A5)*A1*A4*A6)+((~A5)*A1*(~A4)*A6*A3)+((~A5)*A1*(~A4)*(~A6)*A2)+((~A5)*(~A1)*(~A4)*A6*A3)+((~A5)*(~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X17Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A6*A3)+(A1*A2*(~A5)*(~A6)*A4)+(A1*(~A2)*A5*(~A6))+(A1*(~A2)*(~A5)*A6*A3)+(A1*(~A2)*(~A5)*(~A6)*A4)+((~A1)*A2*A5*A6)+((~A1)*A2*(~A5)*A6*A3)+((~A1)*A2*(~A5)*(~A6)*A4)+((~A1)*(~A2)*(~A5)*A6*A3)+((~A1)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X15Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A6*A2)+(A1*A3*(~A5)*(~A6)*A4)+(A1*(~A3)*A5*(~A6))+(A1*(~A3)*(~A5)*A6*A2)+(A1*(~A3)*(~A5)*(~A6)*A4)+((~A1)*A3*A5*A6)+((~A1)*A3*(~A5)*A6*A2)+((~A1)*A3*(~A5)*(~A6)*A4)+((~A1)*(~A3)*(~A5)*A6*A2)+((~A1)*(~A3)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X14Y173/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2)*(~A5)*(~A6))+((~A4)*A3*(~A2)*(~A5)*(~A6))+((~A4)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X12Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A5)+((~A6)*(~A4)*A5) , 
NAME: SLICE_X15Y173/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*(~A2)*(~A4)*(~A6))+((~A1)*A5*(~A2)*A6)+((~A1)*(~A5)*A2*(~A4)*A6) , 
NAME: SLICE_X12Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A6)+(A4*(~A5)*A3*(~A6)*A1*A2)+(A4*(~A5)*(~A3)*A1*A2)+((~A4)*A3*A6)+((~A4)*A3*(~A6)*A1*A2)+((~A4)*(~A3)*A1*A2) , 
NAME: SLICE_X13Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*A6)+(A2*(~A5)*A3*(~A6)*A4*A1)+(A2*(~A5)*(~A3)*A4*A1)+((~A2)*A3*A6)+((~A2)*A3*(~A6)*A4*A1)+((~A2)*(~A3)*A4*A1) , 
NAME: SLICE_X14Y175/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A1*A6)+(A4*(~A5)*A1*(~A6)*A3*A2)+(A4*(~A5)*(~A1)*A3*A2)+((~A4)*A1*A6)+((~A4)*A1*(~A6)*A3*A2)+((~A4)*(~A1)*A3*A2) , 
NAME: SLICE_X14Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A4*A5)+(A2*(~A6)*A4*(~A5)*A3*A1)+(A2*(~A6)*(~A4)*A3*A1)+((~A2)*A4*A5)+((~A2)*A4*(~A5)*A3*A1)+((~A2)*(~A4)*A3*A1) , 
NAME: SLICE_X14Y173/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*(~A5)*A2*A3*(~A4)*A6) , 
NAME: SLICE_X11Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A3)*A1*A2*(~A6)*A4) , 
NAME: SLICE_X11Y167/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*(~A3)*(~A6))+(A4*(~A1)*A5)+(A4*(~A1)*(~A5)*(~A3))+((~A4)*A1*A5*A3)+((~A4)*A1*(~A5))+((~A4)*(~A1)*A5*(~A3)*A6)+((~A4)*(~A1)*(~A5)*A3*A6) , 
NAME: SLICE_X11Y167/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3)+((~A6)*(~A5)*A3) , 
NAME: SLICE_X16Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+(A3*A1*(~A5)*A6)+(A3*A1*(~A5)*(~A6)*(~A4))+(A3*(~A1)*A5*A2*A6)+(A3*(~A1)*A5*A2*(~A6)*A4)+(A3*(~A1)*A5*(~A2))+(A3*(~A1)*(~A5)*A6*A4)+(A3*(~A1)*(~A5)*(~A6)*(~A4))+((~A3)*A1)+((~A3)*(~A1)*A5*A2*A6)+((~A3)*(~A1)*A5*A2*(~A6)*A4)+((~A3)*(~A1)*A5*(~A2))+((~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X11Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A5*A3)+(A2*A1*(~A6)*(~A5)*A4)+(A2*(~A1)*A6*(~A5))+(A2*(~A1)*(~A6)*A5*A3)+(A2*(~A1)*(~A6)*(~A5)*A4)+((~A2)*A1*A6*A5)+((~A2)*A1*(~A6)*A5*A3)+((~A2)*A1*(~A6)*(~A5)*A4)+((~A2)*(~A1)*(~A6)*A5*A3)+((~A2)*(~A1)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X16Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A3)*(~A5)*A6)+(A4*(~A1)*(~A3)*A5*(~A6))+(A4*(~A1)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X12Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6*A1)+(A3*A2*(~A5)*(~A6)*A4)+(A3*(~A2)*A5*(~A6))+(A3*(~A2)*(~A5)*A6*A1)+(A3*(~A2)*(~A5)*(~A6)*A4)+((~A3)*A2*A5*A6)+((~A3)*A2*(~A5)*A6*A1)+((~A3)*A2*(~A5)*(~A6)*A4)+((~A3)*(~A2)*(~A5)*A6*A1)+((~A3)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X14Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*A4*A6*(~A3)) , 
NAME: SLICE_X11Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A6*A3)+(A1*A4*(~A5)*(~A6)*A2)+(A1*(~A4)*A5*(~A6))+(A1*(~A4)*(~A5)*A6*A3)+(A1*(~A4)*(~A5)*(~A6)*A2)+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*A6*A3)+((~A1)*A4*(~A5)*(~A6)*A2)+((~A1)*(~A4)*(~A5)*A6*A3)+((~A1)*(~A4)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X17Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A6*A2)+(A3*A4*(~A5)*(~A6)*A1)+(A3*(~A4)*A5*(~A6))+(A3*(~A4)*(~A5)*A6*A2)+(A3*(~A4)*(~A5)*(~A6)*A1)+((~A3)*A4*A5*A6)+((~A3)*A4*(~A5)*A6*A2)+((~A3)*A4*(~A5)*(~A6)*A1)+((~A3)*(~A4)*(~A5)*A6*A2)+((~A3)*(~A4)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X16Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6*A1)+(A3*A2*(~A5)*(~A6)*A4)+(A3*(~A2)*A5*(~A6))+(A3*(~A2)*(~A5)*A6*A1)+(A3*(~A2)*(~A5)*(~A6)*A4)+((~A3)*A2*A5*A6)+((~A3)*A2*(~A5)*A6*A1)+((~A3)*A2*(~A5)*(~A6)*A4)+((~A3)*(~A2)*(~A5)*A6*A1)+((~A3)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X14Y173/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A6*A3)+(A1*A2*(~A5)*(~A6)*A4)+(A1*(~A2)*A5*(~A6))+(A1*(~A2)*(~A5)*A6*A3)+(A1*(~A2)*(~A5)*(~A6)*A4)+((~A1)*A2*A5*A6)+((~A1)*A2*(~A5)*A6*A3)+((~A1)*A2*(~A5)*(~A6)*A4)+((~A1)*(~A2)*(~A5)*A6*A3)+((~A1)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X15Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A6*A5)+(A1*A2*(~A4)*(~A6)*A3)+(A1*(~A2)*A4*(~A6))+(A1*(~A2)*(~A4)*A6*A5)+(A1*(~A2)*(~A4)*(~A6)*A3)+((~A1)*A2*A4*A6)+((~A1)*A2*(~A4)*A6*A5)+((~A1)*A2*(~A4)*(~A6)*A3)+((~A1)*(~A2)*(~A4)*A6*A5)+((~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X14Y174/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X14Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A4*A6)+(A3*A2*(~A5)*(~A4)*A1)+(A3*(~A2)*A5*(~A4))+(A3*(~A2)*(~A5)*A4*A6)+(A3*(~A2)*(~A5)*(~A4)*A1)+((~A3)*A2*A5*A4)+((~A3)*A2*(~A5)*A4*A6)+((~A3)*A2*(~A5)*(~A4)*A1)+((~A3)*(~A2)*(~A5)*A4*A6)+((~A3)*(~A2)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X15Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*(~A1)*(~A5)*A6)+((~A2)*(~A4)*A1*A6) , 
NAME: SLICE_X11Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*(~A1)*(~A6)*A5)+((~A2)*(~A4)*A1*A5) , 
NAME: SLICE_X11Y173/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A6*A5)+(A4*A3*(~A1)*(~A6))+(A4*(~A3)*A1*A6)+(A4*(~A3)*A1*(~A6)*A5)+(A4*(~A3)*(~A1)*A6*A5)+(A4*(~A3)*(~A1)*(~A6))+((~A4)*A3)+((~A4)*(~A3)*A1)+((~A4)*(~A3)*(~A1)*A6)+((~A4)*(~A3)*(~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X12Y173/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*(~A2)*A5*A6)+(A4*(~A2)*(~A5)*(~A6))+((~A4)*A5*(~A6))+((~A4)*(~A5)*A6) , 
NAME: SLICE_X13Y173/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*(~A2)*A5*A6)+(A4*(~A2)*(~A5)*(~A6))+((~A4)*A5*(~A6))+((~A4)*(~A5)*A6) , 
NAME: SLICE_X13Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A5)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*(~A5))+((~A1)*A3*(~A5))+((~A1)*(~A3)*A5)) , 
NAME: SLICE_X13Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A1)+((~A6)*A3*(~A1)*A2*A4)+((~A6)*A3*(~A1)*A2*(~A4)*A5)+((~A6)*A3*(~A1)*(~A2))+((~A6)*(~A3)*A1*A2*A4)+((~A6)*(~A3)*A1*A2*(~A4)*A5)+((~A6)*(~A3)*A1*(~A2))+((~A6)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X12Y173/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y159/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X11Y159/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*(~A1)*(~A6))+((~A5)*A4*A2*A3*A1)+((~A5)*A4*A2*A3*(~A1)*A6)+((~A5)*A4*A2*(~A3)*A1*(~A6))+((~A5)*A4*A2*(~A3)*(~A1)*A6)+((~A5)*A4*(~A2)*A1*(~A6))+((~A5)*A4*(~A2)*(~A1)*A6)+((~A5)*(~A4)*A1*A6)+((~A5)*(~A4)*(~A1)*(~A6)) , 
NAME: SLICE_X11Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A1)+(A6*(~A3)*(~A5)*(~A1))+((~A6)*A4*A3*A5*A1*A2)+((~A6)*A4*A3*A5*(~A1))+((~A6)*A4*A3*(~A5))+((~A6)*A4*(~A3)*A5*A1)+((~A6)*(~A4)*A3*A5)+((~A6)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A4)*(~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X11Y160/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A2*A6*(~A5))+(A1*A3*A4*(~A2)*A6*(~A5))+(A1*A3*A4*(~A2)*(~A6)*A5)+(A1*A3*(~A4)*A6*(~A5))+(A1*A3*(~A4)*(~A6)*A5)+(A1*(~A3)*A6*(~A5))+(A1*(~A3)*(~A6)*A5)+((~A1)*A3*A6*(~A5))+((~A1)*A3*(~A6)*A5)+((~A1)*(~A3)*A4*A6*(~A5))+((~A1)*(~A3)*A4*(~A6)*A5)+((~A1)*(~A3)*(~A4)*A2*A6*(~A5))+((~A1)*(~A3)*(~A4)*A2*(~A6)*A5)+((~A1)*(~A3)*(~A4)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X11Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*(~A3)*A5*A2)+(A4*(~A3)*(~A5)*A1*A2)+(A4*(~A3)*(~A5)*(~A1)*(~A2))+((~A4)*A6*A3*A5*A1)+((~A4)*A6*A3*A5*(~A1)*A2)+((~A4)*A6*A3*(~A5)*A2)+((~A4)*A6*(~A3)*A2)+((~A4)*(~A6)*A3*A2)+((~A4)*(~A6)*(~A3)*A5*A2)+((~A4)*(~A6)*(~A3)*(~A5)*A1*A2)+((~A4)*(~A6)*(~A3)*(~A5)*(~A1)*(~A2)) , 
NAME: SLICE_X11Y160/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)*(~A3)*A5*(~A6)*A2) , 
NAME: SLICE_X9Y165/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A5)*A6)+(A2*(~A4)*A3*(~A5)*A6)+(A2*(~A4)*(~A3)*A6) , 
NAME: SLICE_X9Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*(~A1)*A5*A3)+(A6*(~A1)*(~A5)*A2*A3)+(A6*(~A1)*(~A5)*(~A2)*A4)+(A6*(~A1)*(~A5)*(~A2)*(~A4)*A3)+((~A6)*A1*A3)+((~A6)*(~A1)*A5*A3)+((~A6)*(~A1)*(~A5)*A2*A3)+((~A6)*(~A1)*(~A5)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X11Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y175/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*(~A4)*A1)+(A5*(~A3)*A4*A1)+(A5*(~A3)*(~A4))+((~A5)*(~A4)*A1) , 
NAME: SLICE_X13Y175/D5LUT, 
TYPE: LUT5, 

SLICE_X13Y175/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*(~A1)*A5)+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1))+((~A4)*(~A1)*A5) , 
NAME: SLICE_X13Y175/C5LUT, 
TYPE: LUT5, 

SLICE_X13Y175/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*(~A3)*A1)+(A4*(~A5)*A3*A1)+(A4*(~A5)*(~A3))+((~A4)*(~A3)*A1) , 
NAME: SLICE_X13Y175/B5LUT, 
TYPE: LUT5, 

SLICE_X13Y175/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*(~A4)*A2)+(A3*(~A5)*A4*A2)+(A3*(~A5)*(~A4))+((~A3)*(~A4)*A2) , 
NAME: SLICE_X13Y175/A5LUT, 
TYPE: LUT5, 

SLICE_X13Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*A5)+(A4*A1*(~A3)*(~A5))+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*(~A3)*(~A5))) , 
NAME: SLICE_X13Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+(A1*A5*(~A3)*(~A4))+((~A1)*(~A5)*A3*A4)+((~A1)*(~A5)*(~A3)*(~A4))) , 
NAME: SLICE_X13Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*A4)+(A3*A1*(~A5)*(~A4))+((~A3)*(~A1)*A5*A4)+((~A3)*(~A1)*(~A5)*(~A4))) , 
NAME: SLICE_X13Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A5*A3)+(A4*A2*(~A5)*(~A3))+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*(~A5)*(~A3))) , 
NAME: SLICE_X13Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X8Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*A4)) , 
NAME: SLICE_X8Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*A5*A3*(~A2)*(~A1)*A6) , 
NAME: SLICE_X8Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*A4*A3*(~A2)*(~A1)*A6) , 
NAME: SLICE_X8Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A5*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X8Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y171/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y171/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y171/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y171/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y171/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y171/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y171/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y171/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y171/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y171/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y171/B5FF - 
CLASS: bel, 
NAME: SLICE_X8Y171/B5FF, 
TYPE: FF_INIT, 

SLICE_X8Y171/C5FF - 
CLASS: bel, 
NAME: SLICE_X8Y171/C5FF, 
TYPE: FF_INIT, 

SLICE_X8Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*A6)+(A1*A5*(~A2)*A4)+(A1*(~A5)*A4)+((~A1)*A4) , 
NAME: SLICE_X8Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A6)+(A3*A5*(~A2)*A1)+(A3*(~A5)*A1)+((~A3)*A1) , 
NAME: SLICE_X8Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A6)+(A3*A5*(~A4)*A2)+(A3*(~A5)*A2)+((~A3)*A2) , 
NAME: SLICE_X8Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y170/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y170/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y170/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y170/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y170/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y170/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3)*A4)+(A5*(~A6)*A2*(~A3)*A4)+(A5*(~A6)*(~A2)*A4) , 
NAME: SLICE_X8Y170/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1)*(~A2))+(A6*(~A3)*A4*(~A1)*(~A2))+(A6*(~A3)*(~A4)*A5*(~A1)*(~A2))+(A6*(~A3)*(~A4)*(~A5)*(~A2))+((~A6)*(~A2)) , 
NAME: SLICE_X8Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A2))+(A5*(~A4)*A2)) , 
NAME: SLICE_X6Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y169/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2*(~A4))+(A5*A1*(~A2))+(A5*(~A1)*A2*A4) , 
NAME: SLICE_X6Y169/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X7Y169/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A5*A4*(~A1))+(A3*A2*A5*(~A4))+(A3*A2*(~A5))+(A3*(~A2)*A5*A4*A1) , 
NAME: SLICE_X7Y169/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A4*A5*(~A2))+(A3*A6*A1*A4*(~A5))+(A3*A6*A1*(~A4))+(A3*A6*(~A1))+(A3*(~A6)*A1*A4*A5*A2) , 
NAME: SLICE_X7Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1*(~A5))+(A2*A3*(~A1))+(A2*(~A3)*A1*A5)) , 
NAME: SLICE_X8Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y168/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A3*A5*(~A1))+(A2*A4*A3*(~A5))+(A2*A4*(~A3))+(A2*(~A4)*A3*A5*A1) , 
NAME: SLICE_X8Y168/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A6*A5*(~A1))+(A4*A3*A2*A6*(~A5))+(A4*A3*A2*(~A6))+(A4*A3*(~A2))+(A4*(~A3)*A2*A6*A5*A1) , 
NAME: SLICE_X9Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A1*(~A5))+(A3*A2*A6*(~A1))+(A3*A2*(~A6))+(A3*(~A2)*A6*A1*A5) , 
NAME: SLICE_X9Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A3*A2*(~A1))+(A4*A6*A5*A3*(~A2))+(A4*A6*A5*(~A3))+(A4*A6*(~A5))+(A4*(~A6)*A5*A3*A2*A1) , 
NAME: SLICE_X9Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A4))+(A6*(~A1)*A3*(~A4))+(A6*(~A1)*(~A3)*A2*(~A4))+(A6*(~A1)*(~A3)*(~A2))+((~A6)) , 
NAME: SLICE_X8Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2) , 
NAME: SLICE_X10Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5*A2)) , 
NAME: SLICE_X7Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A5*A3*A1)+(A4*(~A2)*A6*(~A5)*(~A3)*(~A1))+(A4*(~A2)*(~A6))+((~A4)) , 
NAME: SLICE_X9Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A3)+((~A6)*A1*(~A3)*A4)+((~A6)*(~A1)) , 
NAME: SLICE_X10Y173/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A6)*(~A2)) , 
NAME: SLICE_X9Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*(~A3)*A4) , 
NAME: SLICE_X10Y173/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A4)*A1) , 
NAME: SLICE_X9Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*(~A2)*A6) , 
NAME: SLICE_X9Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A2)*A4) , 
NAME: SLICE_X9Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A6*A2*A3) , 
NAME: SLICE_X9Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y170/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4*A2) , 
NAME: SLICE_X11Y170/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*(~A1))+(A6*A4*(~A3)*A2*(~A1))+(A6*A4*(~A3)*(~A2)*(~A1)*(~A5))+(A6*(~A4)*A3*A2*(~A1))+(A6*(~A4)*A3*(~A2)*(~A1)*A5)+(A6*(~A4)*(~A3)*A2*(~A1))+((~A6)*A4*A3*(~A2)*(~A1))+((~A6)*A4*(~A3)*(~A2)*(~A1)*(~A5))+((~A6)*(~A4)*A3*(~A2)*(~A1)*A5) , 
NAME: SLICE_X11Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5*A2)) , 
NAME: SLICE_X11Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*(~A1))+(A3*A6*(~A4)*A2*(~A1))+(A3*A6*(~A4)*(~A2)*(~A1)*(~A5))+(A3*(~A6)*A4*A2*(~A1))+(A3*(~A6)*A4*(~A2)*(~A1)*A5)+(A3*(~A6)*(~A4)*A2*(~A1))+((~A3)*A6*A4*(~A2)*(~A1))+((~A3)*A6*(~A4)*(~A2)*(~A1)*(~A5))+((~A3)*(~A6)*A4*(~A2)*(~A1)*A5) , 
NAME: SLICE_X11Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A4*A1)) , 
NAME: SLICE_X10Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A4))+(A5*A2*(~A1)*A3*(~A4))+(A5*A2*(~A1)*(~A3)*(~A4)*(~A6))+(A5*(~A2)*A1*A3*(~A4))+(A5*(~A2)*A1*(~A3)*(~A4)*A6)+(A5*(~A2)*(~A1)*A3*(~A4))+((~A5)*A2*A1*(~A3)*(~A4))+((~A5)*A2*(~A1)*(~A3)*(~A4)*(~A6))+((~A5)*(~A2)*A1*(~A3)*(~A4)*A6) , 
NAME: SLICE_X9Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y172/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5*A1) , 
NAME: SLICE_X10Y172/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*(~A2))+(A6*A4*(~A1)*A5*(~A2))+(A6*A4*(~A1)*(~A5)*(~A2)*(~A3))+(A6*(~A4)*A1*A5*(~A2))+(A6*(~A4)*A1*(~A5)*(~A2)*A3)+(A6*(~A4)*(~A1)*A5*(~A2))+((~A6)*A4*A1*(~A5)*(~A2))+((~A6)*A4*(~A1)*(~A5)*(~A2)*(~A3))+((~A6)*(~A4)*A1*(~A5)*(~A2)*A3) , 
NAME: SLICE_X9Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A3*A5)+(A4*(~A2)*A6*A3*(~A5)*(~A1))+(A4*(~A2)*A6*(~A3)*A5*A1)+(A4*(~A2)*(~A6)*A5*A1)+((~A4)*A6*A3*A5)+((~A4)*A6*A3*(~A5)*(~A1))+((~A4)*A6*(~A3)*A5*A1)+((~A4)*(~A6)*A5*A1) , 
NAME: SLICE_X10Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A4*A3)+(A5*(~A1)*A6*A4*(~A3)*(~A2))+(A5*(~A1)*A6*(~A4)*A3*A2)+(A5*(~A1)*(~A6)*A3*A2)+((~A5)*A6*A4*A3)+((~A5)*A6*A4*(~A3)*(~A2))+((~A5)*A6*(~A4)*A3*A2)+((~A5)*(~A6)*A3*A2) , 
NAME: SLICE_X10Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A1*A6*A5)+(A4*(~A2)*A1*A6*(~A5)*(~A3))+(A4*(~A2)*A1*(~A6)*A5*A3)+(A4*(~A2)*(~A1)*A5*A3)+((~A4)*A1*A6*A5)+((~A4)*A1*A6*(~A5)*(~A3))+((~A4)*A1*(~A6)*A5*A3)+((~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X11Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A4) , 
NAME: SLICE_X10Y173/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A3)*(~A5))) , 
NAME: SLICE_X9Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A5*A4*A6)+(A1*(~A2)*A5*A4*(~A6)*(~A3))+(A1*(~A2)*A5*(~A4)*A6*A3)+(A1*(~A2)*(~A5)*A6*A3)+((~A1)*A5*A4*A6)+((~A1)*A5*A4*(~A6)*(~A3))+((~A1)*A5*(~A4)*A6*A3)+((~A1)*(~A5)*A6*A3) , 
NAME: SLICE_X10Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*(~A5))+(A2*A1*(~A4)*A5)+(A2*(~A1)*A4*(~A5))+(A2*(~A1)*(~A4)*(~A6)*(~A5))+((~A2)*A1*A4*(~A6)*A5)+((~A2)*A1*(~A4)*A6)+((~A2)*A1*(~A4)*(~A6)*A5)+((~A2)*(~A1)*A4*A6*(~A5))+((~A2)*(~A1)*(~A4)*A6)+((~A2)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X9Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A3)*(~A4)*(~A5)*A6*A2) , 
NAME: SLICE_X10Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+((~A2)*(~A4)*(~A6)*(~A1)*A5*A3) , 
NAME: SLICE_X10Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A3)+(A4*A5*A6*(~A3)*A2*A1)+(A4*A5*A6*(~A3)*(~A2))+(A4*A5*(~A6)*A3*A2*(~A1))+(A4*A5*(~A6)*(~A3)*(~A1))+(A4*(~A5)*A6*(~A2)*A1)+(A4*(~A5)*(~A6)*A3*A1)+(A4*(~A5)*(~A6)*(~A3)) , 
NAME: SLICE_X11Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*A4*(~A6)*(~A5)) , 
NAME: SLICE_X10Y173/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*(~A5))+(A4*(~A1)*A6*A2*(~A5))+(A4*(~A1)*A6*(~A2))+(A4*(~A1)*(~A6)*(~A5))+((~A4)*A1*A5)+((~A4)*(~A1)*A6*A2*(~A5))+((~A4)*(~A1)*(~A6)*A2*A5) , 
NAME: SLICE_X9Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A1)) , 
NAME: SLICE_X10Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))+((~A3))) , 
NAME: SLICE_X9Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y166/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y166/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y166/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y166/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y165/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y165/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y165/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y165/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y166/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y166/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y167/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)*A5)+((~A3)*A4*(~A5)) , 
NAME: SLICE_X9Y167/A5LUT, 
TYPE: LUT5, 

SLICE_X10Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X10Y167/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y167/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5) , 
NAME: SLICE_X10Y167/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X11Y159/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y159/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y161/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y161/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y160/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y160/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y160/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y160/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X8Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X8Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X8Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y161/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y161/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y162/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y162/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y160/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y160/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y160/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y160/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y160/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y160/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y161/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y161/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y162/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y162/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y162/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y162/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y159/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y159/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y160/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y160/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y160/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y160/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y159/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y159/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y160/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y160/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y160/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y160/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y160/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y160/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y160/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y160/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y159/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y159/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y160/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y160/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y162/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y162/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y159/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y159/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y161/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y161/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y159/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y159/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5*A3)) , 
NAME: SLICE_X9Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A1*A5*(~A4))+(A3*A6*A2*A1*(~A5)*A4)+(A3*A6*A2*(~A1)*A4)+(A3*A6*(~A2)*A4)+(A3*(~A6)*A4)+((~A3)*A4) , 
NAME: SLICE_X11Y162/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A2*A1*A5) , 
NAME: SLICE_X11Y162/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y173/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y173/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y174/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y174/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y175/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y175/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y169/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y169/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y174/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y174/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y174/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y174/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y172/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y172/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y172/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y172/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y172/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y172/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y175/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y175/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y174/CFF - 
CLASS: bel, 
NAME: SLICE_X12Y174/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y174/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y174/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y174/DFF - 
CLASS: bel, 
NAME: SLICE_X14Y174/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y172/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y172/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y174/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y174/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y175/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y175/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y172/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y172/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y171/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y171/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y172/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y172/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y175/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y175/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y175/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y175/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y173/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y173/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y174/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y174/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y174/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y174/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y176/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y176/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y176/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y176/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y172/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y172/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y172/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y172/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y172/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y172/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y175/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y175/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y175/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y175/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y169/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y169/BFF, 
TYPE: REG_INIT, 

RAMB36_X0Y32/RAMB36E1 - 
CLASS: bel, 
NAME: RAMB36_X0Y32/RAMB36E1, 
TYPE: RAMB36E1_RAMB36E1, 

SLICE_X9Y163/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X9Y163/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y163/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y163/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A1)*A2)+(A4*(~A6)*A5*(~A1)*A2)+(A4*(~A6)*(~A5)*A2) , 
NAME: SLICE_X9Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y171/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5*(~A2))+(A3*A4*(~A5))+(A3*(~A4))+((~A3)) , 
NAME: SLICE_X7Y171/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y170/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X10Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A6*A5*A3)+(A1*A2*A4*A6*(~A5))+(A1*A2*A4*(~A6)*A3)+(A1*A2*(~A4)*A3)+(A1*(~A2)*A3)+((~A1)*A3) , 
NAME: SLICE_X11Y163/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*(~A1)*A6*A2*(~A3))+((~A5)*(~A4)*(~A1)*A6*A2*A3) , 
NAME: SLICE_X11Y163/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*(~A1)*A3*(~A6)*A5)+((~A2)*A4*(~A1)*(~A3)*A6*A5) , 
NAME: SLICE_X11Y163/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y163/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1) , 
NAME: SLICE_X11Y163/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A3)+(A6*A1*A4*(~A3)*A2*A5)+(A6*A1*A4*(~A3)*(~A2))+(A6*A1*(~A4)*A3*(~A2))+(A6*A1*(~A4)*(~A3)*A2*A5)+(A6*(~A1)*A3*A2*A5)+(A6*(~A1)*A3*(~A2))+(A6*(~A1)*(~A3)*A2*A5)+((~A6)*A1*A4*A3)+((~A6)*A1*A4*(~A3)*A2*A5)+((~A6)*A1*A4*(~A3)*(~A2))+((~A6)*A1*(~A4)*A3*(~A2))+((~A6)*A1*(~A4)*(~A3)*A2*A5)+((~A6)*(~A1)*A2*A5) , 
NAME: SLICE_X11Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A4*A1)+(A5*A2*A6*A4*(~A1)*A3)+(A5*A2*A6*(~A4))+(A5*A2*(~A6)*A4)+(A5*A2*(~A6)*(~A4)*A3)+(A5*(~A2)*A6*A4*A1)+(A5*(~A2)*A6*A4*(~A1)*A3)+(A5*(~A2)*A6*(~A4)*A3)+(A5*(~A2)*(~A6)*A1*A3)+(A5*(~A2)*(~A6)*(~A1)*(~A3))+((~A5)*A2*A6*A4*A1*(~A3))+((~A5)*A2*A6*(~A4)*(~A3))+((~A5)*A2*(~A6)*A4*(~A3))+((~A5)*(~A2)*A6*A4*A1*(~A3))+((~A5)*(~A2)*A6*A4*(~A1)*A3)+((~A5)*(~A2)*A6*(~A4)*(~A1)*A3)+((~A5)*(~A2)*(~A6)*(~A1)*(~A3)) , 
NAME: SLICE_X12Y173/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A2*(~A6))+(A1*A5*(~A4)*A6) , 
NAME: SLICE_X9Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*(~A3))+((~A1)*(~A2)*A5*A6*(~A3)) , 
NAME: SLICE_X8Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5*A2)+(A6*A1*A4*A5*(~A2)*A3)+(A6*A1*A4*(~A5))+(A6*A1*(~A4)*A5)+(A6*A1*(~A4)*(~A5)*A3)+(A6*(~A1)*A4*A5*A2)+(A6*(~A1)*A4*A5*(~A2)*A3)+(A6*(~A1)*A4*(~A5)*A3)+(A6*(~A1)*(~A4)*A2*A3)+(A6*(~A1)*(~A4)*(~A2)*(~A3))+((~A6)*A1*A4*A5*A2*(~A3))+((~A6)*A1*A4*(~A5)*(~A3))+((~A6)*A1*(~A4)*A5*(~A3))+((~A6)*(~A1)*A4*A5*A2*(~A3))+((~A6)*(~A1)*A4*A5*(~A2)*A3)+((~A6)*(~A1)*A4*(~A5)*(~A2)*A3)+((~A6)*(~A1)*(~A4)*(~A2)*(~A3)) , 
NAME: SLICE_X13Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A5*(~A4)) , 
NAME: SLICE_X12Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A6*(~A2))+(A3*A5*A4*(~A6))+(A3*A5*(~A4))+(A3*(~A5)*A4*A6*A2)+(A3*(~A5)*A4*(~A6))+(A3*(~A5)*(~A4)*A6)+((~A3)*A5*A4)+((~A3)*A5*(~A4)*A6*(~A2))+((~A3)*A5*(~A4)*(~A6))+((~A3)*(~A5)) , 
NAME: SLICE_X12Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*A6*A1*(~A5)) , 
NAME: SLICE_X9Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A4*A3*(~A5)*(~A1)*A6) , 
NAME: SLICE_X10Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A5*A2*(~A4)*(~A1)*A6) , 
NAME: SLICE_X10Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A1*A3*(~A4)*(~A5)*A6) , 
NAME: SLICE_X10Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+((~A1)*A6*A5*(~A2)*(~A3)*A4) , 
NAME: SLICE_X11Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A1*A3*(~A4)*(~A5)*A6) , 
NAME: SLICE_X10Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A3*A1)+(A5*A2*A6*A3*(~A1)*A4)+(A5*A2*A6*(~A3))+(A5*A2*(~A6)*A3)+(A5*A2*(~A6)*(~A3)*A4)+(A5*(~A2)*A6*A3*A1)+(A5*(~A2)*A6*A3*(~A1)*A4)+(A5*(~A2)*A6*(~A3)*A4)+(A5*(~A2)*(~A6)*A1*A4)+(A5*(~A2)*(~A6)*(~A1)*(~A4))+((~A5)*A2*A6*A3*A1*(~A4))+((~A5)*A2*A6*(~A3)*(~A4))+((~A5)*A2*(~A6)*A3*(~A4))+((~A5)*(~A2)*A6*A3*A1*(~A4))+((~A5)*(~A2)*A6*A3*(~A1)*A4)+((~A5)*(~A2)*A6*(~A3)*(~A1)*A4)+((~A5)*(~A2)*(~A6)*(~A1)*(~A4)) , 
NAME: SLICE_X11Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A5))+(A4*A3*(~A2))+(A4*(~A3)*A2*A6)+(A4*(~A3)*(~A2))+((~A4)*A3)+((~A4)*(~A3)*A2*A5*(~A6))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X9Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6*A2)+(A4*A3*A5*A6*(~A2)*(~A1))+(A4*A3*A5*(~A6)*A2*(~A1))+(A4*A3*(~A5)*A6*A2*A1)+(A4*A3*(~A5)*A6*(~A2)*(~A1))+(A4*(~A3)*A5*A2)+(A4*(~A3)*A5*(~A2)*A1)+(A4*(~A3)*(~A5)*(~A2)*A1)+((~A4)*A3*A5*A6*A2)+((~A4)*A3*A5*A6*(~A2)*(~A1))+((~A4)*A3*A5*(~A6)*A2*(~A1))+((~A4)*A3*(~A5)*A6*A2*A1)+((~A4)*A3*(~A5)*A6*(~A2)*(~A1))+((~A4)*(~A3)*A5*A2) , 
NAME: SLICE_X11Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A5*A1)+(A6*A2*A4*A5*(~A1)*A3)+(A6*A2*A4*(~A5))+(A6*A2*(~A4)*A5)+(A6*A2*(~A4)*(~A5)*A3)+(A6*(~A2)*A4*A5*A1)+(A6*(~A2)*A4*A5*(~A1)*A3)+(A6*(~A2)*A4*(~A5)*A3)+(A6*(~A2)*(~A4)*A1*A3)+(A6*(~A2)*(~A4)*(~A1)*(~A3))+((~A6)*A2*A4*A5*A1*(~A3))+((~A6)*A2*A4*(~A5)*(~A3))+((~A6)*A2*(~A4)*A5*(~A3))+((~A6)*(~A2)*A4*A5*A1*(~A3))+((~A6)*(~A2)*A4*A5*(~A1)*A3)+((~A6)*(~A2)*A4*(~A5)*(~A1)*A3)+((~A6)*(~A2)*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X12Y173/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A5*A4)+(A3*A2*A6*A5*(~A4)*(~A1))+(A3*A2*A6*(~A5)*A4*(~A1))+(A3*A2*(~A6)*A5*A4*A1)+(A3*A2*(~A6)*A5*(~A4)*(~A1))+(A3*(~A2)*A6*A4)+(A3*(~A2)*A6*(~A4)*A1)+(A3*(~A2)*(~A6)*(~A4)*A1)+((~A3)*A2*A6*A5*A4)+((~A3)*A2*A6*A5*(~A4)*(~A1))+((~A3)*A2*A6*(~A5)*A4*(~A1))+((~A3)*A2*(~A6)*A5*A4*A1)+((~A3)*A2*(~A6)*A5*(~A4)*(~A1))+((~A3)*(~A2)*A6*A4) , 
NAME: SLICE_X11Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A4*A3)+(A5*A2*A6*A4*(~A3)*A1)+(A5*A2*A6*(~A4))+(A5*A2*(~A6)*A4)+(A5*A2*(~A6)*(~A4)*A1)+(A5*(~A2)*A6*A4*A3)+(A5*(~A2)*A6*A4*(~A3)*A1)+(A5*(~A2)*A6*(~A4)*A1)+(A5*(~A2)*(~A6)*A3*A1)+(A5*(~A2)*(~A6)*(~A3)*(~A1))+((~A5)*A2*A6*A4*A3*(~A1))+((~A5)*A2*A6*(~A4)*(~A1))+((~A5)*A2*(~A6)*A4*(~A1))+((~A5)*(~A2)*A6*A4*A3*(~A1))+((~A5)*(~A2)*A6*A4*(~A3)*A1)+((~A5)*(~A2)*A6*(~A4)*(~A3)*A1)+((~A5)*(~A2)*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X13Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A5*A2)+(A4*A1*A6*A5*(~A2)*(~A3))+(A4*A1*A6*(~A5)*A2*(~A3))+(A4*A1*(~A6)*A5*A2*A3)+(A4*A1*(~A6)*A5*(~A2)*(~A3))+(A4*(~A1)*A6*A2)+(A4*(~A1)*A6*(~A2)*A3)+(A4*(~A1)*(~A6)*(~A2)*A3)+((~A4)*A1*A6*A5*A2)+((~A4)*A1*A6*A5*(~A2)*(~A3))+((~A4)*A1*A6*(~A5)*A2*(~A3))+((~A4)*A1*(~A6)*A5*A2*A3)+((~A4)*A1*(~A6)*A5*(~A2)*(~A3))+((~A4)*(~A1)*A6*A2) , 
NAME: SLICE_X11Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5*A2)+(A6*A1*A4*A5*(~A2)*A3)+(A6*A1*A4*(~A5))+(A6*A1*(~A4)*A5)+(A6*A1*(~A4)*(~A5)*A3)+(A6*(~A1)*A4*A5*A2)+(A6*(~A1)*A4*A5*(~A2)*A3)+(A6*(~A1)*A4*(~A5)*A3)+(A6*(~A1)*(~A4)*A2*A3)+(A6*(~A1)*(~A4)*(~A2)*(~A3))+((~A6)*A1*A4*A5*A2*(~A3))+((~A6)*A1*A4*(~A5)*(~A3))+((~A6)*A1*(~A4)*A5*(~A3))+((~A6)*(~A1)*A4*A5*A2*(~A3))+((~A6)*(~A1)*A4*A5*(~A2)*A3)+((~A6)*(~A1)*A4*(~A5)*(~A2)*A3)+((~A6)*(~A1)*(~A4)*(~A2)*(~A3)) , 
NAME: SLICE_X12Y174/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A4*A3)+(A6*A1*A5*A4*(~A3)*(~A2))+(A6*A1*A5*(~A4)*A3*(~A2))+(A6*A1*(~A5)*A4*A3*A2)+(A6*A1*(~A5)*A4*(~A3)*(~A2))+(A6*(~A1)*A5*A3)+(A6*(~A1)*A5*(~A3)*A2)+(A6*(~A1)*(~A5)*(~A3)*A2)+((~A6)*A1*A5*A4*A3)+((~A6)*A1*A5*A4*(~A3)*(~A2))+((~A6)*A1*A5*(~A4)*A3*(~A2))+((~A6)*A1*(~A5)*A4*A3*A2)+((~A6)*A1*(~A5)*A4*(~A3)*(~A2))+((~A6)*(~A1)*A5*A3) , 
NAME: SLICE_X11Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6*A2)+(A3*A4*A5*A6*(~A2)*A1)+(A3*A4*A5*(~A6))+(A3*A4*(~A5)*A6)+(A3*A4*(~A5)*(~A6)*A1)+(A3*(~A4)*A5*A6*A2)+(A3*(~A4)*A5*A6*(~A2)*A1)+(A3*(~A4)*A5*(~A6)*A1)+(A3*(~A4)*(~A5)*A2*A1)+(A3*(~A4)*(~A5)*(~A2)*(~A1))+((~A3)*A4*A5*A6*A2*(~A1))+((~A3)*A4*A5*(~A6)*(~A1))+((~A3)*A4*(~A5)*A6*(~A1))+((~A3)*(~A4)*A5*A6*A2*(~A1))+((~A3)*(~A4)*A5*A6*(~A2)*A1)+((~A3)*(~A4)*A5*(~A6)*(~A2)*A1)+((~A3)*(~A4)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X12Y174/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A5*A3)+(A4*A1*A6*A5*(~A3)*(~A2))+(A4*A1*A6*(~A5)*A3*(~A2))+(A4*A1*(~A6)*A5*A3*A2)+(A4*A1*(~A6)*A5*(~A3)*(~A2))+(A4*(~A1)*A6*A3)+(A4*(~A1)*A6*(~A3)*A2)+(A4*(~A1)*(~A6)*(~A3)*A2)+((~A4)*A1*A6*A5*A3)+((~A4)*A1*A6*A5*(~A3)*(~A2))+((~A4)*A1*A6*(~A5)*A3*(~A2))+((~A4)*A1*(~A6)*A5*A3*A2)+((~A4)*A1*(~A6)*A5*(~A3)*(~A2))+((~A4)*(~A1)*A6*A3) , 
NAME: SLICE_X11Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A4*A3)+(A6*A2*A5*A4*(~A3)*A1)+(A6*A2*A5*(~A4))+(A6*A2*(~A5)*A4)+(A6*A2*(~A5)*(~A4)*A1)+(A6*(~A2)*A5*A4*A3)+(A6*(~A2)*A5*A4*(~A3)*A1)+(A6*(~A2)*A5*(~A4)*A1)+(A6*(~A2)*(~A5)*A3*A1)+(A6*(~A2)*(~A5)*(~A3)*(~A1))+((~A6)*A2*A5*A4*A3*(~A1))+((~A6)*A2*A5*(~A4)*(~A1))+((~A6)*A2*(~A5)*A4*(~A1))+((~A6)*(~A2)*A5*A4*A3*(~A1))+((~A6)*(~A2)*A5*A4*(~A3)*A1)+((~A6)*(~A2)*A5*(~A4)*(~A3)*A1)+((~A6)*(~A2)*(~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X13Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A5*A2)+(A4*A3*A6*A5*(~A2)*(~A1))+(A4*A3*A6*(~A5)*A2*(~A1))+(A4*A3*(~A6)*A5*A2*A1)+(A4*A3*(~A6)*A5*(~A2)*(~A1))+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A1)+(A4*(~A3)*(~A6)*(~A2)*A1)+((~A4)*A3*A6*A5*A2)+((~A4)*A3*A6*A5*(~A2)*(~A1))+((~A4)*A3*A6*(~A5)*A2*(~A1))+((~A4)*A3*(~A6)*A5*A2*A1)+((~A4)*A3*(~A6)*A5*(~A2)*(~A1))+((~A4)*(~A3)*A6*A2) , 
NAME: SLICE_X8Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A6*A2)+(A5*A4*A3*A6*(~A2)*(~A1))+(A5*A4*A3*(~A6)*A2*(~A1))+(A5*A4*(~A3)*A1)+(A5*(~A4)*A3*A6*A2)+(A5*(~A4)*A3*A6*(~A2)*(~A1))+(A5*(~A4)*A3*(~A6)*A2*(~A1))+(A5*(~A4)*(~A3)*(~A2)*A1)+((~A5)*A4*A3*A6*A2)+((~A5)*A4*A3*A6*(~A2)*(~A1))+((~A5)*A4*A3*(~A6)*A2*(~A1))+((~A5)*A4*(~A3)*A2*A1)+((~A5)*(~A4)*A3*A6*A2)+((~A5)*(~A4)*A3*A6*(~A2)*(~A1))+((~A5)*(~A4)*A3*(~A6)*A2*(~A1)) , 
NAME: SLICE_X8Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A3*A2)) , 
NAME: SLICE_X9Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y171/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y171/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y171/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y171/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y171/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y171/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y171/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y171/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y171/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y171/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y171/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y171/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*(~A1)*A2*A3)+(A6*(~A1)*(~A2)*A5*A4)+(A6*(~A1)*(~A2)*A5*(~A4)*A3)+(A6*(~A1)*(~A2)*(~A5)*A3)+((~A6)*A1*A3)+((~A6)*(~A1)*A2*A3)+((~A6)*(~A1)*(~A2)*A5*(~A4)*A3)+((~A6)*(~A1)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X9Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y169/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y169/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6) , 
NAME: SLICE_X11Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3) , 
NAME: SLICE_X9Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3) , 
NAME: SLICE_X9Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X9Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6) , 
NAME: SLICE_X9Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y170/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y170/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y170/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y170/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y172/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y172/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y172/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y172/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X7Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y171/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X7Y171/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*(~A3))+(A1*(~A5)*A3)+((~A1)*A3)) , 
NAME: SLICE_X6Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y170/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A1*(~A2))+(A3*A5*(~A1)*A2)+(A3*(~A5)*A2)+((~A3)*A2) , 
NAME: SLICE_X6Y170/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A5*A3*(~A4))+(A2*A1*A5*(~A3)*A4)+(A2*A1*(~A5)*A4)+(A2*(~A1)*A4)+((~A2)*A4)) , 
NAME: SLICE_X6Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A5*A4*(~A2))+(A6*A3*A1*A5*(~A4)*A2)+(A6*A3*A1*(~A5)*A2)+(A6*A3*(~A1)*A2)+(A6*(~A3)*A2)+((~A6)*A2) , 
NAME: SLICE_X6Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A5))+(A4*(~A1)*A5)+((~A4)*A5)) , 
NAME: SLICE_X7Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5*(~A2))+(A1*A4*(~A5)*A2)+(A1*(~A4)*A2)+((~A1)*A2)) , 
NAME: SLICE_X7Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X7Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y171/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A2*A5*(~A3))+(A4*A1*A2*(~A5)*A3)+(A4*A1*(~A2)*A3)+(A4*(~A1)*A3)+((~A4)*A3) , 
NAME: SLICE_X7Y171/C5LUT, 
TYPE: LUT5, 

SLICE_X8Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*(~A5)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X8Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y170/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A5*A3*A4) , 
NAME: SLICE_X6Y170/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y169/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y169/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y168/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y168/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y169/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y169/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y169/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y169/A5FF, 
TYPE: FF_INIT, 

SLICE_X7Y169/A5FF - 
CLASS: bel, 
NAME: SLICE_X7Y169/A5FF, 
TYPE: FF_INIT, 

SLICE_X7Y169/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y169/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y168/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y168/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y168/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y168/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y168/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y168/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y168/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y168/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y168/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y168/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y168/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y168/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y168/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y168/DFF, 
TYPE: REG_INIT, 

SLICE_X7Y171/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y171/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y171/A5FF - 
CLASS: bel, 
NAME: SLICE_X7Y171/A5FF, 
TYPE: FF_INIT, 

SLICE_X6Y170/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y170/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y170/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y170/A5FF, 
TYPE: FF_INIT, 

SLICE_X6Y170/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y170/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y170/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y170/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y171/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y171/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y171/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y171/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y171/C5FF - 
CLASS: bel, 
NAME: SLICE_X7Y171/C5FF, 
TYPE: FF_INIT, 

SLICE_X8Y170/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y170/A5FF, 
TYPE: FF_INIT, 

SLICE_X7Y170/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y170/AFF, 
TYPE: REG_INIT, 

RAMB36_X0Y34/RAMB36E1 - 
CLASS: bel, 
NAME: RAMB36_X0Y34/RAMB36E1, 
TYPE: RAMB36E1_RAMB36E1, 

SLICE_X7Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A1*A4)+(A3*A6*(~A5)*A1*(~A4)*A2)+(A3*A6*(~A5)*(~A1))+(A3*(~A6))+((~A3)*A6)+((~A3)*(~A6)*A5*A1*A4)+((~A3)*(~A6)*A5*A1*(~A4)*A2)+((~A3)*(~A6)*A5*(~A1))+((~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X7Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*(~A6)*A4*A1*A2)+(A5*(~A6)*A4*A1*(~A2)*A3)+(A5*(~A6)*A4*(~A1)*A3)+(A5*(~A6)*(~A4)*A3)+((~A5)*A6*A3)+((~A5)*(~A6)*A4*A1*(~A2)*A3)+((~A5)*(~A6)*A4*(~A1)*A3)+((~A5)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X8Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*A6*A2*(~A1)*(~A3)*A5) , 
NAME: SLICE_X9Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y169/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y169/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A2)+(A6*A5*(~A1)*A3*A2)+(A6*A5*(~A1)*(~A3)*A4)+(A6*A5*(~A1)*(~A3)*(~A4)*A2)+(A6*(~A5)*A1*A2)+(A6*(~A5)*(~A1)*A3*A2)+(A6*(~A5)*(~A1)*(~A3)*(~A4)*A2)+((~A6)*A1*A2)+((~A6)*(~A1)*A3*A2)+((~A6)*(~A1)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X11Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X8Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X12Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A3)) , 
NAME: SLICE_X11Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y169/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)) , 
NAME: SLICE_X11Y169/D5LUT, 
TYPE: LUT5, 

