Use advanced legalizer engine : 0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (1346800 1330800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (1346800 1330800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock clk:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default	(Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_typ/DELLN1X2
   saed90nm_typ/DELLN2X2
   saed90nm_typ/DELLN3X2
   saed90nm_typ/NBUFFX16
   saed90nm_typ/NBUFFX2
   saed90nm_typ/NBUFFX32
   saed90nm_typ/NBUFFX4
   saed90nm_typ/NBUFFX8
   saed90nm_typ/AOBUFX1
   saed90nm_typ/AOBUFX2
   saed90nm_typ/AOBUFX4
   saed90nm_typ/IBUFFX16
   saed90nm_typ/IBUFFX2
   saed90nm_typ/IBUFFX32
   saed90nm_typ/IBUFFX4
   saed90nm_typ/IBUFFX8
   saed90nm_typ/INVX0
   saed90nm_typ/INVX1
   saed90nm_typ/INVX16
   saed90nm_typ/INVX2
   saed90nm_typ/INVX32
   saed90nm_typ/INVX4
   saed90nm_typ/INVX8
   saed90nm_typ/AOINVX1
   saed90nm_typ/AOINVX2
   saed90nm_typ/AOINVX4
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (1346800 1330800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 10.14 sec, cpu time is 0 hr : 0 min : 6.40 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Use advanced legalizer engine : 0
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 42 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 462 vias out of 1686 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.51 sec, cpu time is 0 hr : 0 min : 1.51 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 666, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = wb_clk_i
 Clocks:
     clk (default)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 153
 Number of ignore points = 0
Warning: The net 'wb_clk_i' will not be buffered because it is in dont_touch_network. (CTS-054)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Performing initial clock net global routing ...
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 15.92 sec, cpu time is 0 hr : 0 min : 13.72 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Design initial_placement has 668 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 666, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: wb_clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: default root: wb_clk_i
Clock QoR Before Optimization:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 2.48 sec, cpu time is 0 hr : 0 min : 2.45 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
All clocks: total net count: 0
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.76 sec, cpu time is 0 hr : 0 min : 0.76 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 3.33 sec, cpu time is 0 hr : 0 min : 3.29 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 3.66 sec, cpu time is 0 hr : 0 min : 3.62 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: wb_clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: default, Root: wb_clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0211; ID = 0.3042; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 0.0000; ClockCellArea = 0.0000; Clock = clk; Mode = default; Corner = default; ClockRoot = wb_clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 174 total shapes.
Layer M2: cached 0 shapes out of 206 total shapes.
Cached 462 vias out of 1954 total vias.

Legalizing Top Level Design i2c_master_top ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14131.8          566        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    566
number of references:                34
number of site rows:                 41
number of locations attempted:     7747
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         413 (4059 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U44 (AND3X1)
  Input location: (31.64,32.28)
  Legal location: (31.64,32.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U129 (AND2X1)
  Input location: (20.44,26.52)
  Legal location: (20.44,26.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U66 (AND2X1)
  Input location: (59.8,92.76)
  Legal location: (59.8,92.76)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U119 (AND2X1)
  Input location: (41.88,121.56)
  Legal location: (41.88,121.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U39 (AND2X1)
  Input location: (34.84,29.4)
  Legal location: (34.84,29.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U117 (AND2X1)
  Input location: (34.52,130.2)
  Legal location: (34.52,130.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U55 (AND2X1)
  Input location: (72.28,107.16)
  Legal location: (72.28,107.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/U77 (AND2X1)
  Input location: (47.32,69.72)
  Legal location: (47.32,69.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1)
  Input location: (42.84,32.28)
  Legal location: (42.84,32.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (AND3X1)
  Input location: (56.6,32.28)
  Legal location: (56.6,32.28)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.28 sec, cpu time is 0 hr : 0 min : 1.26 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets, with 1 dont_touch flat nets
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:26.49u 00:00:03.95s 00:00:37.03e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-054    1  Warning  The net '%s' will not be buffered because it is in dont...

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (1346800 1330800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Information: Current block utilization is '0.60630', effective utilization is '0.60630'. (OPT-055)
Information: Design Average RC for design initial_placement  (NEX-011)
Information: r = 0.523573 ohm/um, via_r = 0.869074 ohm/cut, c = 0.085968 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.870754 ohm/cut, c = 0.100505 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 666, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 8, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:27:47     0.000     0.000  8568.115     0.000     0.000         3        57         0     0.000       448 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   71  Alloctr   72  Proc 1662 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.global_route_topology_style                      :	 1                   
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,149.68,148.08)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   72  Alloctr   73  Proc 1662 
Net statistics:
Total number of nets     = 670
Number of nets to route  = 1
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 1662 
Average gCell capacity  4.47	 on layer (1)	 M1
Average gCell capacity  7.41	 on layer (2)	 M2
Average gCell capacity  4.25	 on layer (3)	 M3
Average gCell capacity  4.17	 on layer (4)	 M4
Average gCell capacity  2.13	 on layer (5)	 M5
Average gCell capacity  2.10	 on layer (6)	 M6
Average gCell capacity  2.12	 on layer (7)	 M7
Average gCell capacity  1.02	 on layer (8)	 M8
Average gCell capacity  0.72	 on layer (9)	 M9
Average number of tracks per gCell 9.10	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.57	 on layer (3)	 M3
Average number of tracks per gCell 4.52	 on layer (4)	 M4
Average number of tracks per gCell 2.29	 on layer (5)	 M5
Average number of tracks per gCell 2.29	 on layer (6)	 M6
Average number of tracks per gCell 2.29	 on layer (7)	 M7
Average number of tracks per gCell 1.52	 on layer (8)	 M8
Average number of tracks per gCell 1.16	 on layer (9)	 M9
Number of gCells = 23868
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   73  Alloctr   73  Proc 1662 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   73  Alloctr   73  Proc 1662 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   73  Alloctr   73  Proc 1662 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     7 (0.13%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.15%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.15%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1606.04
Initial. Layer M1 wire length = 443.93
Initial. Layer M2 wire length = 1162.12
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 268
Initial. Via VIA12C count = 268
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     7 (0.13%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.15%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.15%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1606.04
phase1. Layer M1 wire length = 443.93
phase1. Layer M2 wire length = 1162.12
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 268
phase1. Via VIA12C count = 268
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.06%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1606.04
phase2. Layer M1 wire length = 443.93
phase2. Layer M2 wire length = 1162.12
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 268
phase2. Via VIA12C count = 268
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.23 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  0.49 %
Peak    horizontal track utilization = 12.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   72  Alloctr   73  Proc 1662 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   72  Alloctr   73  Proc 1662 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   71  Alloctr   72  Proc 1662 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   68  Alloctr   68  Proc 1662 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 491 of 643


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   68  Alloctr   69  Proc 1662 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   68  Alloctr   69  Proc 1662 

Number of wires with overlap after iteration 1 = 282 of 482


Wire length and via report:
---------------------------
Number of M1 wires: 191 		 POLYCON: 0
Number of M2 wires: 291 		 VIA12C: 319
Number of M3 wires: 0 		 VIA23C: 0
Number of M4 wires: 0 		 VIA34C: 0
Number of M5 wires: 0 		 VIA45C: 0
Number of M6 wires: 0 		 VIA56C: 0
Number of M7 wires: 0 		 VIA67C: 0
Number of M8 wires: 0 		 VIA78C: 0
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 482 		 vias: 319

Total M1 wire length: 453.4
Total M2 wire length: 1157.1
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 1610.4

Longest M1 wire length: 12.2
Longest M2 wire length: 44.8
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   67  Alloctr   68  Proc 1662 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   74  Proc 1662 
Total number of nets = 670, of which 0 are not extracted
Total number of open nets = 666, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/30 Partitions, Violations =	13
Routed	2/30 Partitions, Violations =	13
Routed	3/30 Partitions, Violations =	0
Routed	4/30 Partitions, Violations =	0
Routed	5/30 Partitions, Violations =	0
Routed	6/30 Partitions, Violations =	0
Routed	7/30 Partitions, Violations =	0
Routed	8/30 Partitions, Violations =	0
Routed	9/30 Partitions, Violations =	2
Routed	10/30 Partitions, Violations =	2
Routed	11/30 Partitions, Violations =	2
Routed	12/30 Partitions, Violations =	4
Routed	13/30 Partitions, Violations =	4
Routed	14/30 Partitions, Violations =	8
Routed	15/30 Partitions, Violations =	8
Routed	17/30 Partitions, Violations =	11
Routed	18/30 Partitions, Violations =	15
Routed	19/30 Partitions, Violations =	15
Routed	20/30 Partitions, Violations =	11
Routed	22/30 Partitions, Violations =	8
Routed	23/30 Partitions, Violations =	8
Routed	24/30 Partitions, Violations =	11
Routed	26/30 Partitions, Violations =	11
Routed	27/30 Partitions, Violations =	8
Routed	29/30 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	Diff net spacing : 5
	Short : 3

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   82  Alloctr   83  Proc 1662 

End DR iteration 0 with 30 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	2
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   82  Alloctr   83  Proc 1662 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   67  Alloctr   68  Proc 1662 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   68  Proc 1662 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1560 micron
Total Number of Contacts =             294
Total Number of Wires =                435
Total Number of PtConns =              1
Total Number of Routed Wires =       435
Total Routed Wire Length =           1560 micron
Total Number of Routed Contacts =       294
	Layer          M1 :        384 micron
	Layer          M2 :       1176 micron
	Layer          M3 :          0 micron
	Layer          M4 :          0 micron
	Layer          M5 :          0 micron
	Layer          M6 :          0 micron
	Layer          M7 :          0 micron
	Layer          M8 :          0 micron
	Layer          M9 :          0 micron
	Via        VIA12C :          1
	Via   VIA12C(rot) :        276
	Via   VIA12B(rot) :         17

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 294 vias)
 
    Layer VIA1       =  0.00% (0      / 294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (294     vias)
 
  Total double via conversion rate    =  0.00% (0 / 294 vias)
 
    Layer VIA1       =  0.00% (0      / 294     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 294 vias)
 
    Layer VIA1       =  0.00% (0      / 294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (294     vias)
 

Total number of nets = 670
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Begin building search trees for block I2C:initial_placement.design
Done building search trees for block I2C:initial_placement.design (time 0s)
Information: Design initial_placement has 668 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 666, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.2649  0.2649  0.2896  0.2896   default


Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Design initial_placement has 668 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design initial_placement  (NEX-011)
Information: r = 0.523573 ohm/um, via_r = 0.869074 ohm/cut, c = 0.085968 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.870754 ohm/cut, c = 0.100505 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 666, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 666, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:   603 s (  0.17 hr )  ELAPSE:  5275 s (  1.47 hr )  MEM-PEAK:   448 MB
Information: Removed 0 routing shapes from 813 signal nets

npo-clock-opt timing update complete          CPU:   603 s (  0.17 hr )  ELAPSE:  5275 s (  1.47 hr )  MEM-PEAK:   448 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.1043     1.7556     80
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.1043     1.7556     80        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.1043     1.7556     80        -          -        -          -      8568.12        566          3         57
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000      0   0.1043     1.7556     80        -        -          -      8568.12        566
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
INFO: Cluster Analysis Failed to get worst leakage scenario
npo-clock-opt initialization complete         CPU:   604 s (  0.17 hr )  ELAPSE:  5276 s (  1.47 hr )  MEM-PEAK:   448 MB
Use advanced legalizer engine : 0
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (1346800 1330800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.009           -           1.466
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.060209  Design MT = inf  Target = 0.481676 (8.000 nominal)  MaxRC = 0.173897
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.060209  Design MT = inf  Target = 0.481676 (8.000 nominal)  MaxRC = 0.173897
npo-clock-opt optimization Phase 6 Iter  2          0.00      0.00         0       0.009           -           1.466

npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.009           -           1.466
Running post-clock timing-driven placement.
Information: Current block utilization is '0.60630', effective utilization is '0.60630'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.60630', effective utilization is '0.60630'. (OPT-055)
chip utilization before DTDP: 0.61
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                
place.coarse.fix_cells_on_soft_blockages                :	 true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1662 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.global_route_topology_style                      :	 0                   
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   67  Alloctr   67  Proc    0 
[End of Read DB] Total (MB): Used   72  Alloctr   72  Proc 1662 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,149.68,148.08)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   72  Alloctr   73  Proc 1662 
Net statistics:
Total number of nets     = 670
Number of nets to route  = 666
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 1662 
Average gCell capacity  4.47	 on layer (1)	 M1
Average gCell capacity  7.41	 on layer (2)	 M2
Average gCell capacity  4.25	 on layer (3)	 M3
Average gCell capacity  4.17	 on layer (4)	 M4
Average gCell capacity  2.13	 on layer (5)	 M5
Average gCell capacity  2.10	 on layer (6)	 M6
Average gCell capacity  2.12	 on layer (7)	 M7
Average gCell capacity  1.02	 on layer (8)	 M8
Average gCell capacity  0.72	 on layer (9)	 M9
Average number of tracks per gCell 9.10	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.57	 on layer (3)	 M3
Average number of tracks per gCell 4.52	 on layer (4)	 M4
Average number of tracks per gCell 2.29	 on layer (5)	 M5
Average number of tracks per gCell 2.29	 on layer (6)	 M6
Average number of tracks per gCell 2.29	 on layer (7)	 M7
Average number of tracks per gCell 1.52	 on layer (8)	 M8
Average number of tracks per gCell 1.16	 on layer (9)	 M9
Number of gCells = 23868
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   73  Alloctr   73  Proc 1662 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   73  Alloctr   73  Proc 1662 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   73  Alloctr   73  Proc 1662 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   73  Alloctr   74  Proc 1662 
Initial. Routing result:
Initial. Both Dirs: Overflow =    90 Max = 5 GRCs =   182 (3.43%)
Initial. H routing: Overflow =    37 Max = 3 (GRCs =  1) GRCs =   108 (4.07%)
Initial. V routing: Overflow =    52 Max = 5 (GRCs =  1) GRCs =    74 (2.79%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    52 Max = 5 (GRCs =  1) GRCs =    74 (2.79%)
Initial. M3         Overflow =    37 Max = 3 (GRCs =  1) GRCs =   108 (4.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 16958.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 6141.60
Initial. Layer M3 wire length = 7646.43
Initial. Layer M4 wire length = 1689.14
Initial. Layer M5 wire length = 1478.28
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 2.88
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 4689
Initial. Via VIA12C count = 2192
Initial. Via VIA23C count = 2107
Initial. Via VIA34C count = 281
Initial. Via VIA45C count = 106
Initial. Via VIA56C count = 1
Initial. Via VIA67C count = 1
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   73  Alloctr   74  Proc 1662 
phase1. Routing result:
phase1. Both Dirs: Overflow =    55 Max = 5 GRCs =    80 (1.51%)
phase1. H routing: Overflow =     4 Max = 2 (GRCs =  4) GRCs =    12 (0.45%)
phase1. V routing: Overflow =    51 Max = 5 (GRCs =  1) GRCs =    68 (2.56%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    51 Max = 5 (GRCs =  1) GRCs =    68 (2.56%)
phase1. M3         Overflow =     4 Max = 2 (GRCs =  4) GRCs =    12 (0.45%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 17184.09
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 6391.90
phase1. Layer M3 wire length = 7371.73
phase1. Layer M4 wire length = 1711.61
phase1. Layer M5 wire length = 1660.40
phase1. Layer M6 wire length = 12.87
phase1. Layer M7 wire length = 35.60
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 4763
phase1. Via VIA12C count = 2192
phase1. Via VIA23C count = 2092
phase1. Via VIA34C count = 322
phase1. Via VIA45C count = 144
phase1. Via VIA56C count = 7
phase1. Via VIA67C count = 5
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   73  Alloctr   74  Proc 1662 
phase2. Routing result:
phase2. Both Dirs: Overflow =    40 Max = 4 GRCs =    47 (0.89%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase2. V routing: Overflow =    38 Max = 4 (GRCs =  1) GRCs =    45 (1.70%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    38 Max = 4 (GRCs =  1) GRCs =    45 (1.70%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 17184.90
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 6392.70
phase2. Layer M3 wire length = 7371.73
phase2. Layer M4 wire length = 1711.61
phase2. Layer M5 wire length = 1660.40
phase2. Layer M6 wire length = 12.87
phase2. Layer M7 wire length = 35.60
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 4764
phase2. Via VIA12C count = 2192
phase2. Via VIA23C count = 2093
phase2. Via VIA34C count = 322
phase2. Via VIA45C count = 144
phase2. Via VIA56C count = 7
phase2. Via VIA67C count = 5
phase2. Via VIA78C count = 1
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   73  Alloctr   74  Proc 1662 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 13.68 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 12.38 %
Peak    horizontal track utilization = 83.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1662 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1662 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -68  Alloctr  -68  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1662 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1662 
Information: 8.18% of design has horizontal routing density above target_routing_density of 0.80.
Information: 2.87% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 87.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.62 to 0.77. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.83445e+08
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.91762e+08
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 413 out of 566 cells, ratio = 0.729682
Total displacement = 2061.140381(um)
Max displacement = 16.937000(um), byte_controller/U53 (28.120001, 81.239998, 0) => (18.886101, 88.943100, 0)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Use advanced legalizer engine : 0
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 180 total shapes.
Layer M2: cached 0 shapes out of 300 total shapes.
Cached 462 vias out of 1980 total vias.

Legalizing Top Level Design i2c_master_top ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14131.8          566        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    566
number of references:                34
number of site rows:                 41
number of locations attempted:    12079
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         566 (9297 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.502 um ( 0.17 row height)
rms weighted cell displacement:   0.502 um ( 0.17 row height)
max cell displacement:            1.860 um ( 0.65 row height)
avg cell displacement:            0.282 um ( 0.10 row height)
avg weighted cell displacement:   0.282 um ( 0.10 row height)
number of cells moved:              415
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: byte_controller/U19 (NAND2X1)
  Input location: (28.3762,77.3391)
  Legal location: (28.44,75.48)
  Displacement:   1.860 um ( 0.65 row height)
Cell: byte_controller/U55 (AO21X1)
  Input location: (15.4131,85.3613)
  Legal location: (15.32,87)
  Displacement:   1.641 um ( 0.57 row height)
Cell: byte_controller/U56 (NAND3X0)
  Input location: (15.6561,65.4297)
  Legal location: (15,66.84)
  Displacement:   1.555 um ( 0.54 row height)
Cell: byte_controller/bit_controller/U155 (NOR3X0)
  Input location: (47.0611,120.022)
  Legal location: (47,121.56)
  Displacement:   1.540 um ( 0.53 row height)
Cell: byte_controller/bit_controller/U84 (AO21X1)
  Input location: (76.1041,120.119)
  Legal location: (76.12,118.68)
  Displacement:   1.439 um ( 0.50 row height)
Cell: byte_controller/bit_controller/sub_260/U33 (NOR2X0)
  Input location: (130.01,94.2099)
  Legal location: (129.88,95.64)
  Displacement:   1.436 um ( 0.50 row height)
Cell: byte_controller/bit_controller/U112 (AO22X1)
  Input location: (122.14,76.9137)
  Legal location: (122.2,75.48)
  Displacement:   1.435 um ( 0.50 row height)
Cell: byte_controller/U80 (OA22X1)
  Input location: (28.8386,74.0294)
  Legal location: (28.76,72.6)
  Displacement:   1.432 um ( 0.50 row height)
Cell: byte_controller/U64 (NAND3X0)
  Input location: (122.539,30.871)
  Legal location: (122.52,32.28)
  Displacement:   1.409 um ( 0.49 row height)
Cell: U61 (AO221X1)
  Input location: (74.4573,62.4719)
  Legal location: (74.52,61.08)
  Displacement:   1.393 um ( 0.48 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 415 out of 566 cells, ratio = 0.733216
Total displacement = 618.425110(um)
Max displacement = 4.445100(um), byte_controller/U58 (18.798800, 77.073700, 6) => (18.520000, 81.239998, 2)
Displacement histogram:
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Design initial_placement has 668 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design initial_placement  (NEX-011)
Information: r = 0.523573 ohm/um, via_r = 0.869074 ohm/cut, c = 0.086559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.870754 ohm/cut, c = 0.101236 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 666, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 666, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.009           -           1.467
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (1346800 1330800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.009           -           1.467
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.060209  Design MT = inf  Target = 0.481676 (8.000 nominal)  MaxRC = 0.173897
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.060209  Design MT = inf  Target = 0.481676 (8.000 nominal)  MaxRC = 0.173897
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         0       0.009           -           1.467

CCL: Total Usage Adjustment : 1
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Updating congestion ...
Updating congestion ...
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 11 Iter  3         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 11 Iter  4         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 11 Iter  5         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 11 Iter  6         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 11 Iter  7         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.009           -           1.467

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 14 Iter  2         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.009           -           1.467

CCL: Total Usage Adjustment : 1
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Updating congestion ...
Updating congestion ...
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 16 Iter  2         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 16 Iter  3         0.00      0.00         0       0.009           -           1.467
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  4         0.00      0.00         0       0.009           -           1.467
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  5         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.009           -           1.467

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.009           -           1.467

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.009           -           1.467
npo-clock-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.009           -           1.467

npo-clock-opt optimization Phase 23 Iter  1         0.00      1.75         0       0.009           -           1.467
npo-clock-opt optimization Phase 23 Iter  2         0.00      1.75         0       0.009           -           1.467
Begin building search trees for block I2C:SCRATCH_DESIGN_2147483648.design
Done building search trees for block I2C:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 23 Iter  3         0.00      0.00         0       0.009           -           1.468
npo-clock-opt optimization Phase 23 Iter  4         0.00      0.00         0       0.009           -           1.468

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.009           -           1.468
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.009           -           1.468
Number of feedthrough buffers added 0

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.009           -           1.468
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 180 total shapes.
Layer M2: cached 0 shapes out of 300 total shapes.
Cached 462 vias out of 1980 total vias.

Legalizing Top Level Design i2c_master_top ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14131.8          650        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    650
number of references:                35
number of site rows:                 41
number of locations attempted:    14139
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         650 (9850 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.468 um ( 0.16 row height)
rms weighted cell displacement:   0.468 um ( 0.16 row height)
max cell displacement:            3.433 um ( 1.19 row height)
avg cell displacement:            0.137 um ( 0.05 row height)
avg weighted cell displacement:   0.137 um ( 0.05 row height)
number of cells moved:              144
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_15 (NBUFFX2)
  Input location: (18.099,23.113)
  Legal location: (18.52,26.52)
  Displacement:   3.433 um ( 1.19 row height)
Cell: byte_controller/bit_controller/copt_h_inst_9 (NBUFFX4)
  Input location: (54.9875,103.862)
  Legal location: (54.36,107.16)
  Displacement:   3.357 um ( 1.17 row height)
Cell: byte_controller/bit_controller/copt_h_inst_38 (NBUFFX2)
  Input location: (70.7815,72.5065)
  Legal location: (69.4,69.72)
  Displacement:   3.110 um ( 1.08 row height)
Cell: copt_h_inst_25 (NBUFFX2)
  Input location: (44.462,61.303)
  Legal location: (44.44,58.2)
  Displacement:   3.103 um ( 1.08 row height)
Cell: byte_controller/bit_controller/copt_h_inst_33 (NBUFFX2)
  Input location: (51.2675,80.5175)
  Legal location: (53.4,78.36)
  Displacement:   3.034 um ( 1.05 row height)
Cell: U114 (NOR3X0)
  Input location: (20.12,17.88)
  Legal location: (20.12,15)
  Displacement:   2.880 um ( 1.00 row height)
Cell: byte_controller/bit_controller/copt_h_inst_71 (NBUFFX2)
  Input location: (104.099,129.928)
  Legal location: (104.6,127.32)
  Displacement:   2.656 um ( 0.92 row height)
Cell: byte_controller/copt_h_inst_52 (NBUFFX2)
  Input location: (104.02,41.1485)
  Legal location: (103.96,43.8)
  Displacement:   2.652 um ( 0.92 row height)
Cell: copt_h_inst_8 (DELLN1X2)
  Input location: (18.069,20.5025)
  Legal location: (18.2,17.88)
  Displacement:   2.626 um ( 0.91 row height)
Cell: byte_controller/bit_controller/copt_h_inst_51 (NBUFFX2)
  Input location: (100.547,65.3175)
  Legal location: (102.68,66.84)
  Displacement:   2.620 um ( 0.91 row height)

Legalization succeeded.
Total Legalizer CPU: 0.304
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Design initial_placement has 752 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design initial_placement  (NEX-011)
Information: r = 0.523573 ohm/um, via_r = 0.869074 ohm/cut, c = 0.086559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.870754 ohm/cut, c = 0.101236 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 750, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 750, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0

CCL: Total Usage Adjustment : 1
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Updating congestion ...
Updating congestion ...
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.009           -           1.468
npo-clock-opt optimization Phase 27 Iter  2         0.00      0.00         0       0.009           -           1.468
npo-clock-opt optimization Phase 27 Iter  3         0.00      0.00         0       0.009           -           1.468
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  4         0.00      0.00         0       0.009           -           1.468
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  5         0.00      0.00         0       0.009           -           1.468
npo-clock-opt optimization Phase 27 Iter  6         0.00      0.00         0       0.009           -           1.468

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         0       0.009           -           1.468
npo-clock-opt optimization Phase 28 Iter  2         0.00      0.00         0       0.009           -           1.468

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00         0       0.009           -           1.468
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.060209  Design MT = inf  Target = 0.481676 (8.000 nominal)  MaxRC = 0.173897
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.060209  Design MT = inf  Target = 0.481676 (8.000 nominal)  MaxRC = 0.173897
npo-clock-opt optimization Phase 29 Iter  2         0.00      0.00         0       0.009           -           1.468

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         0       0.009           -           1.468
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 180 total shapes.
Layer M2: cached 0 shapes out of 300 total shapes.
Cached 462 vias out of 1980 total vias.

Legalizing Top Level Design i2c_master_top ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14131.8          650        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    650
number of references:                35
number of site rows:                 41
number of locations attempted:    12867
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         650 (9850 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U44 (AND3X1)
  Input location: (28.76,32.28)
  Legal location: (28.76,32.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U129 (AND2X1)
  Input location: (22.36,26.52)
  Legal location: (22.36,26.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U66 (AND2X1)
  Input location: (57.88,92.76)
  Legal location: (57.88,92.76)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U119 (AND2X1)
  Input location: (47.96,124.44)
  Legal location: (47.96,124.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U39 (AND2X1)
  Input location: (31.96,29.4)
  Legal location: (31.96,29.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U117 (AND2X1)
  Input location: (32.6,130.2)
  Legal location: (32.6,130.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/bit_controller/U55 (AND2X1)
  Input location: (67.16,107.16)
  Legal location: (67.16,107.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: byte_controller/U77 (AND2X1)
  Input location: (46.04,69.72)
  Legal location: (46.04,69.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U115 (AND2X1)
  Input location: (40.92,29.4)
  Legal location: (40.92,29.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (AND3X1)
  Input location: (55,26.52)
  Legal location: (55,26.52)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.297
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Design initial_placement has 752 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design initial_placement  (NEX-011)
Information: r = 0.523573 ohm/um, via_r = 0.869074 ohm/cut, c = 0.086559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.870754 ohm/cut, c = 0.101236 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 750, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 750, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 31 Iter  1         0.00      0.00         0       0.009           -           1.468

npo-clock-opt optimization Phase 32 Iter  1         0.00      0.00         0       0.009           -           1.468
route_group -all_clock_nets
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   72  Alloctr   72  Proc 1662 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.debug_compact_coef                               :	 1                   
global.deterministic                                    :	 off                 
global.global_route_topology_style                      :	 0                   
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,149.68,148.08)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   72  Alloctr   73  Proc 1662 
Net statistics:
Total number of nets     = 754
Number of nets to route  = 1
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 1662 
Average gCell capacity  4.12	 on layer (1)	 M1
Average gCell capacity  7.41	 on layer (2)	 M2
Average gCell capacity  4.25	 on layer (3)	 M3
Average gCell capacity  4.17	 on layer (4)	 M4
Average gCell capacity  2.13	 on layer (5)	 M5
Average gCell capacity  2.10	 on layer (6)	 M6
Average gCell capacity  2.12	 on layer (7)	 M7
Average gCell capacity  1.02	 on layer (8)	 M8
Average gCell capacity  0.72	 on layer (9)	 M9
Average number of tracks per gCell 9.10	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.57	 on layer (3)	 M3
Average number of tracks per gCell 4.52	 on layer (4)	 M4
Average number of tracks per gCell 2.29	 on layer (5)	 M5
Average number of tracks per gCell 2.29	 on layer (6)	 M6
Average number of tracks per gCell 2.29	 on layer (7)	 M7
Average number of tracks per gCell 1.52	 on layer (8)	 M8
Average number of tracks per gCell 1.16	 on layer (9)	 M9
Number of gCells = 23868
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   73  Alloctr   73  Proc 1662 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   73  Alloctr   73  Proc 1662 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   73  Alloctr   73  Proc 1662 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =    17 (0.32%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.19%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.45%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.19%)
Initial. M2         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.45%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6.59
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 6.59
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via VIA12C count = 1
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =    17 (0.32%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.19%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.45%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.19%)
phase1. M2         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.45%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6.59
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 6.59
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1
phase1. Via VIA12C count = 1
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   73  Alloctr   73  Proc 1662 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.77 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.35 %
Peak    horizontal track utilization = 22.22 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1662 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1662 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   72  Alloctr   72  Proc 1662 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   68  Alloctr   68  Proc 1662 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 8 of 10


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc   30 
[Track Assign: Iteration 0] Total (MB): Used   68  Alloctr   69  Proc 1692 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc   30 
[Track Assign: Iteration 1] Total (MB): Used   68  Alloctr   69  Proc 1692 

Number of wires with overlap after iteration 1 = 6 of 7


Wire length and via report:
---------------------------
Number of M1 wires: 6 		 POLYCON: 0
Number of M2 wires: 1 		 VIA12C: 1
Number of M3 wires: 0 		 VIA23C: 0
Number of M4 wires: 0 		 VIA34C: 0
Number of M5 wires: 0 		 VIA45C: 0
Number of M6 wires: 0 		 VIA56C: 0
Number of M7 wires: 0 		 VIA67C: 0
Number of M8 wires: 0 		 VIA78C: 0
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 7 		 vias: 1

Total M1 wire length: 3.8
Total M2 wire length: 6.7
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 10.5

Longest M1 wire length: 1.7
Longest M2 wire length: 6.7
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   30 
[Track Assign: Done] Total (MB): Used   67  Alloctr   68  Proc 1692 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   75  Proc 1692 
Total number of nets = 754, of which 0 are not extracted
Total number of open nets = 750, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/30 Partitions, Violations =	0
Routed	2/30 Partitions, Violations =	0
Routed	3/30 Partitions, Violations =	0
Routed	4/30 Partitions, Violations =	0
Routed	5/30 Partitions, Violations =	0
Routed	6/30 Partitions, Violations =	0
Routed	7/30 Partitions, Violations =	0
Routed	8/30 Partitions, Violations =	0
Routed	9/30 Partitions, Violations =	0
Routed	10/30 Partitions, Violations =	2
Routed	11/30 Partitions, Violations =	2
Routed	12/30 Partitions, Violations =	4
Routed	13/30 Partitions, Violations =	4
Routed	14/30 Partitions, Violations =	2
Routed	15/30 Partitions, Violations =	2
Routed	17/30 Partitions, Violations =	0
Routed	18/30 Partitions, Violations =	0
Routed	19/30 Partitions, Violations =	7
Routed	20/30 Partitions, Violations =	7
Routed	22/30 Partitions, Violations =	7
Routed	23/30 Partitions, Violations =	4
Routed	24/30 Partitions, Violations =	7
Routed	26/30 Partitions, Violations =	3
Routed	27/30 Partitions, Violations =	3
Routed	29/30 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc   15 
[Iter 0] Total (MB): Used   83  Alloctr   83  Proc 1708 

End DR iteration 0 with 30 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[DR] Stage (MB): Used    0  Alloctr    0  Proc   15 
[DR] Total (MB): Used   68  Alloctr   68  Proc 1708 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   15 
[DR: Done] Total (MB): Used   68  Alloctr   68  Proc 1708 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1541 micron
Total Number of Contacts =             274
Total Number of Wires =                469
Total Number of PtConns =              1
Total Number of Routed Wires =       469
Total Routed Wire Length =           1541 micron
Total Number of Routed Contacts =       274
	Layer          M1 :        250 micron
	Layer          M2 :       1291 micron
	Layer          M3 :          0 micron
	Layer          M4 :          0 micron
	Layer          M5 :          0 micron
	Layer          M6 :          0 micron
	Layer          M7 :          0 micron
	Layer          M8 :          0 micron
	Layer          M9 :          0 micron
	Via        VIA12C :          1
	Via   VIA12C(rot) :        255
	Via   VIA12B(rot) :         18

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 274 vias)
 
    Layer VIA1       =  0.00% (0      / 274     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (274     vias)
 
  Total double via conversion rate    =  0.00% (0 / 274 vias)
 
    Layer VIA1       =  0.00% (0      / 274     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 274 vias)
 
    Layer VIA1       =  0.00% (0      / 274     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (274     vias)
 

Total number of nets = 754
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Begin building search trees for block I2C:initial_placement.design
Done building search trees for block I2C:initial_placement.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'I2C:initial_placement.design'. (TIM-125)
Information: Design initial_placement has 752 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'i2c_master_top'. (NEX-022)
Information: Design Average RC for design initial_placement  (NEX-011)
Information: r = 0.523573 ohm/um, via_r = 0.869074 ohm/cut, c = 0.086559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.870754 ohm/cut, c = 0.101236 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 750, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 750, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.00      0.00         0       0.009           -           1.473
Number of feedthrough buffers added 0
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00      0.00         0       0.009           -           1.473
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.104426611456  9.863485109851  6.078123264085  2.744203041123
8.318115604907  9.699225026083  2.464623950064  1.382370231644  9.387184194168  3.142427406669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.191981914119  0.963780741094  2.700148743881  3.840455764440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.278107109781  1.183771790997  3.334436708244  5.867604431622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.403774984154  6.139808144054  4.100210366110  1.274713289655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.027326429085  6.119869046103  6.181472612107  1.581670065776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.095191718102  2.197097309512  0.915900367443  5.466097008426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.529792467785  3.090925009795  5.580726436993  1.131392463510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.823365952141  0.356117886693  8.022019869284  2.603137285844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  -1.833872565081  -6.448557837188  -4.848373212548  -2.936801155033  8.671240935748  4.212351916610  9.007627570112  3.308102878452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  -0.754685130179  -1.961421511696  -2.781303441418  -3.355375255650  9.437755604125  9.136758242545  9.020209508464  9.978476195117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  -7.452798306103  -1.902827024529  -5.623407359547  -7.269363108696  3.367259914207  7.093697115702  7.411336456476  6.944241676650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  -9.287277874418  -7.540401148505  -0.000353417956  -5.833784656721  4.754333090968  4.387417256592  1.217863201793  7.505879010467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  -3.950064238237  -0.221226038718  -4.029619414242  -9.406669196875  2.789710472831  0.723240014657  8.793224087635  8.918117919113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  -1.167950875967  -8.473967886224  -3.056717140238  -7.977150103284  5.095643860134  1.512327070128  7.396892020513  5.512164527835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  -7.347087863210  -6.393266867907  -8.063326083131  -4.288630287880  5.817774134520  2.343585722627  0.037326005045  0.494785940392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  -7.253678575913  -3.418263640902  -7.926377360982  -3.652834162614  2.538420449680  6.652965518747  4.022495351365  6.796626202757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  -7.387119492116  -0.867338165048  -8.682345047245  -8.902409436848  4.394740290234  1.549076286014  9.244452500010  4.051696609534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  -3.794567450487  -0.705451268271  -6.012888817343  -3.718510093956  2.708129070011  2.772639494677  2.637652416996  9.532702152994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  -2.209371201703  -1.043513681151  -9.666269682673  -0.883342534938  3.292281730957  6.918363561214  2.422527031115  6.782109782351
9.141628035616  1.286693802201  9.569284260313  2.585844512832  2.551363200351  9.521351540756  -3.451201380412  -3.477518226530  -0.052200141776  -0.313533283387  2.465837353181  7.737134084837  3.112548593680  1.055038567149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  -6.979434032421  -6.938770255119  -9.989997330050  -8.202625175468  5.030076861019  1.411651278130  3.341416035537  5.155655643790
9.893602913670  2.642545902020  9.208464997847  1.495117746745  7.734047317127  4.721421981592  -0.740044533141  -4.637138141352  -4.984361430991  -0.198619845279  8.206000865159  7.924584562340  7.259545426936  3.008691036740
3.103784709364  1.515702741133  6.156476694424  6.976650523956  5.921087480218  9.647382389440  -1.463832553161  -0.419342260515  -5.657803917373  -0.247963028727  7.774315429917  1.048560000035  3.317954283378  4.556726175458
7.289445438746  1.656592121786  3.901793750587  4.310467080093  3.986343950985  1.607812396408  -5.274420934112  -3.831811660490  -7.969922602608  -3.246462495006  4.138134797099  6.938773402961  9.314240640666  9.096870978996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  -1.384045106444  -0.375020705316  -9.766345984229  -9.621220216795  0.775864512263  7.786289305671  7.040236497715  0.003289209589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  -4.586760073162  -2.717389538536  -4.966981099976  -1.759148834708  7.763117304293  6.767962806332  6.983139128863  0.187885281792
8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  -0.127471958965  -5.457074765306  -3.562487980882  -0.782685825367  8.475810016793  3.540967792637  7.260980065283  4.062619953867
4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  -7.158167636577  -6.748604282210  -7.958456346975  -6.204172838711  9.392013751600  8.065003868234  5.947243590240  9.336843139499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  -3.546609330842  -6.814269105588  -3.460719426522  -4.824446479456  7.350384745412  1.168236601288  8.717341071851  0.993951970837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  -3.113139876351  -0.072170062525  -4.751594841769  -0.064932320937  1.101600879228  3.581116966626  9.582671788334  2.434933029243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  -4.260313358584  -4.502480355136  -3.135935052135  -3.540756445120  1.280319012628  8.126595005220  0.041774731353  3.183382946508

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -      9077.76        650         87         57
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -      9077.76        650

npo-clock-opt command complete                CPU:   628 s (  0.17 hr )  ELAPSE:  5304 s (  1.47 hr )  MEM-PEAK:   494 MB
npo-clock-opt command statistics  CPU=25 sec (0.01 hr) ELAPSED=29 sec (0.01 hr) MEM-PEAK=0.482 GB
Information: Running auto PG connection. (NDM-099)
1
