// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6833-clk.h>
#include <dt-bindings/gce/mt6833-gce.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/pinctrl/mt6833-pinfunc.h>
#include <dt-bindings/power/mt6833-power.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/memory/mt6833-larb-port.h>
#include <dt-bindings/reset/ti-syscon.h>

/ {
	model = "MT6833";
	compatible = "mediatek,MT6833";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		ovl0  = &disp_ovl0;
		ovl3  = &disp_ovl0_2l;
		rdma0 = &disp_rdma0;
		wdma0 = &disp_wdma0;
		dsi0  = &dsi0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		postmask0 = &disp_postmask0;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			earlycon=uart8250,mmio32,0x11002000 \
			vmalloc=400M swiotlb=noforce \
			firmware_class.path=/vendor/firmware \
			androidboot.hardware=mt6833";
		kaslr-seed = <0 0>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
		};

		cpu4: cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			enable-method = "psci";
		};

		cpu5: cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			enable-method = "psci";
		};

		cpu6: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0600>;
			enable-method = "psci";
		};

		cpu7: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0700>;
			enable-method = "psci";
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
			};
			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ssmr_cma_mem: ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x4000000>;
		prot-region-based-size = <0 0x8000000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0 0x1021a000 0 0x1000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x00000000>;
		page-size = <0x200000>;
		interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <13000000>;
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6833-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6833-infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;

		infracfg_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				0x120 0 0x124 0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: lvts_ap */
				0x730 12 0x734 12 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 1: lvts_mcu */

				/* ufs reset */
				0x130 15 0x134 15 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 2: ufshci */
				0x140  7 0x144  7 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 3: unipro */
				0x150 21 0x154 21 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 4: ufs-crypto */
				>;
		};
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001e000 0 0x4000>;
	};

	pericfg_clk: syscon@10003000 {
		compatible = "mediatek,mt6833-pericfg", "syscon";
		reg = <0 0x10003000 0 0x1000>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@10006000 {
		compatible = "mediatek,mt6833-scpsys", "syscon";
		reg = <0 0x10006000 0 0x1000>;
		#power-domain-cells = <1>;
		infracfg = <&infracfg_ao_clk>;
	};

	eint: apirq@1000b000 {
		compatible = "mediatek,mtk-eint";
		reg = <0 0x1000b000 0 0x1000>;
		reg-name = "eint";
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,total-pin-number = <121>;
	};

	apmixedsys_clk: syscon@1000C000 {
		compatible = "mediatek,mt6833-apmixedsys", "syscon";
		reg = <0 0x1000C000 0 0x1000>;
		#clock-cells = <1>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0 0x1a004000 0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0 0x1a005000 0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0 0x1a006000 0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0 0x1a007000 0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0 0x1a008000 0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0 0x1a009000 0 0x1000>;
	};

	seninf_top:seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0 0x1a004000 0 0x1000>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM>;
		mediatek,platform = "mt6833";
		mediatek,seninf_max_num = "6";
		clocks = <&camsys_main_clk CLK_CAM_M_SENINF>,
			<&topckgen_clk CLK_TOP_SENINF_SEL>,
			<&topckgen_clk CLK_TOP_SENINF1_SEL>,
			<&topckgen_clk CLK_TOP_SENINF2_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG2_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG3_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG4_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG5_SEL>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&topckgen_clk CLK_TOP_UNIVPLL_192M_D8>,
			<&topckgen_clk CLK_TOP_UNIVPLL_D6_D8>,
			<&topckgen_clk CLK_TOP_UNIVPLL_192M_D4>,
			<&topckgen_clk CLK_TOP_F26M_CK_D2>,
			<&topckgen_clk CLK_TOP_UNIVPLL_192M_D16>,
			<&topckgen_clk CLK_TOP_UNIVPLL_192M_D32>;
		clock-names = "CAMSYS_SENINF_CGPDN",
			"TOP_MUX_SENINF",
			"TOP_MUX_SENINF1",
			"TOP_MUX_SENINF2",
			"TOP_MUX_CAMTG",
			"TOP_MUX_CAMTG2",
			"TOP_MUX_CAMTG3",
			"TOP_MUX_CAMTG4",
			"TOP_MUX_CAMTG5",
			"TOP_CLK26M",
			"TOP_UNIVP_192M_D8",
			"TOP_UNIVPLL_D6_D8",
			"TOP_UNIVP_192M_D4",
			"TOP_F26M_CK_D2",
			"TOP_UNIVP_192M_D16",
			"TOP_UNIVP_192M_D32";
		operating-points-v2 = <&opp_table_cam>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
	};

	kd_camera_hw1:kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
	};
	pd_adapter: pd_adapter {
		compatible = "mediatek,pd_adapter";
		boot_mode = <&chosen>;
		adapter_name = "pd_adapter";
		force_cv;
		phys = <&u2port0 PHY_TYPE_USB2>;
		phy-names = "usb2-phy";
	};

	mtk_ctd: mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		bc12 = <&mt6360_chg>;
		bc12_sel = <0>;
	};
	cam_qos_legacy {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam_qos_legacy";
			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;

			l13_cam_mrawi = <M4U_PORT_L13_CAM_MRAWI>;
			l13_cam_mrawo0 = <M4U_PORT_L13_CAM_MRAWO0>;
			l13_cam_mrawo1 = <M4U_PORT_L13_CAM_MRAWO1>;
			l13_cam_camsv4 = <M4U_PORT_L13_CAM_CAMSV4>;
			l13_cam_camsv5 = <M4U_PORT_L13_CAM_CAMSV5>;
			l13_cam_camsv6 = <M4U_PORT_L13_CAM_CAMSV6>;

			l16_cam_imgo_r1_a  = <M4U_PORT_L16_CAM_IMGO_R1_A>;
			l16_cam_rrzo_r1_a  = <M4U_PORT_L16_CAM_RRZO_R1_A>;
			l16_cam_cqi_r1_a   = <M4U_PORT_L16_CAM_CQI_R1_A>;
			l16_cam_bpci_r1_a  = <M4U_PORT_L16_CAM_BPCI_R1_A>;
			l16_cam_yuvo_r1_a  = <M4U_PORT_L16_CAM_YUVO_R1_A>;
			l16_cam_ufdi_r2_a  = <M4U_PORT_L16_CAM_UFDI_R2_A>;
			l16_cam_rawi_r2_a  = <M4U_PORT_L16_CAM_RAWI_R2_A>;
			l16_cam_rawi_r3_a  = <M4U_PORT_L16_CAM_RAWI_R3_A>;
			l16_cam_aao_r1_a   = <M4U_PORT_L16_CAM_AAO_R1_A>;
			l16_cam_afo_r1_a   = <M4U_PORT_L16_CAM_AFO_R1_A>;
			l16_cam_flko_r1_a  = <M4U_PORT_L16_CAM_FLKO_R1_A>;
			l16_cam_lceso_r1_a = <M4U_PORT_L16_CAM_LCESO_R1_A>;
			l16_cam_crzo_r1_a  = <M4U_PORT_L16_CAM_CRZO_R1_A>;
			l16_cam_ltmso_r1_a = <M4U_PORT_L16_CAM_LTMSO_R1_A>;
			l16_cam_rsso_r1_a  = <M4U_PORT_L16_CAM_RSSO_R1_A>;
			l16_cam_aaho_r1_a  = <M4U_PORT_L16_CAM_AAHO_R1_A>;
			l16_cam_lsci_r1_a  = <M4U_PORT_L16_CAM_LSCI_R1_A>;

			l17_cam_imgo_r1_b  = <M4U_PORT_L17_CAM_IMGO_R1_B>;
			l17_cam_rrzo_r1_b  = <M4U_PORT_L17_CAM_RRZO_R1_B>;
			l17_cam_cqi_r1_b   = <M4U_PORT_L17_CAM_CQI_R1_B>;
			l17_cam_bpci_r1_b  = <M4U_PORT_L17_CAM_BPCI_R1_B>;
			l17_cam_yuvo_r1_b  = <M4U_PORT_L17_CAM_YUVO_R1_B>;
			l17_cam_ufdi_r2_b  = <M4U_PORT_L17_CAM_UFDI_R2_B>;
			l17_cam_rawi_r2_b  = <M4U_PORT_L17_CAM_RAWI_R2_B>;
			l17_cam_rawi_r3_b  = <M4U_PORT_L17_CAM_RAWI_R3_B>;
			l17_cam_aao_r1_b   = <M4U_PORT_L17_CAM_AAO_R1_B>;
			l17_cam_afo_r1_b   = <M4U_PORT_L17_CAM_AFO_R1_B>;
			l17_cam_flko_r1_b  = <M4U_PORT_L17_CAM_FLKO_R1_B>;
			l17_cam_lceso_r1_b = <M4U_PORT_L17_CAM_LCESO_R1_B>;
			l17_cam_crzo_r1_b  = <M4U_PORT_L17_CAM_CRZO_R1_B>;
			l17_cam_ltmso_r1_b = <M4U_PORT_L17_CAM_LTMSO_R1_B>;
			l17_cam_rsso_r1_b  = <M4U_PORT_L17_CAM_RSSO_R1_B>;
			l17_cam_aaho_r1_b  = <M4U_PORT_L17_CAM_AAHO_R1_B>;
			l17_cam_lsci_r1_b  = <M4U_PORT_L17_CAM_LSCI_R1_B>;
		};

		cam_mem {
			compatible = "mediatek,cam_mem";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;

			iommus = /* imgsys_config, msf_b and wpe */
				<&iommu0 M4U_PORT_L9_IMG_IMGI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_IMGBI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_DMGI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_DEPI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_ICE_D1>,
				<&iommu0 M4U_PORT_L9_IMG_SMTI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_SMTO_D2>,
				<&iommu0 M4U_PORT_L9_IMG_SMTO_D1>,
				<&iommu0 M4U_PORT_L9_IMG_CRZO_D1>,
				<&iommu0 M4U_PORT_L9_IMG_IMG3O_D1>,
				<&iommu0 M4U_PORT_L9_IMG_VIPI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_SMTI_D5>,
				<&iommu0 M4U_PORT_L9_IMG_TIMGO_D1>,
				<&iommu0 M4U_PORT_L9_IMG_UFBC_W0>,
				<&iommu0 M4U_PORT_L9_IMG_UFBC_R0>,
				<&iommu0 M4U_PORT_L9_IMG_WPE_RDMA1>,
				<&iommu0 M4U_PORT_L9_IMG_WPE_RDMA0>,
				<&iommu0 M4U_PORT_L9_IMG_WPE_WDMA>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_RDMA0>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_RDMA1>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_RDMA2>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_RDMA3>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_RDMA4>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_RDMA5>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_WDMA0>,
				<&iommu0 M4U_PORT_L9_IMG_MFB_WDMA1>,

				<&iommu0 M4U_PORT_L11_IMG_IMGI_D1>,
				<&iommu0 M4U_PORT_L11_IMG_IMGBI_D1>,
				<&iommu0 M4U_PORT_L11_IMG_DMGI_D1>,
				<&iommu0 M4U_PORT_L11_IMG_DEPI_D1>,
				<&iommu0 M4U_PORT_L11_IMG_ICE_D1>,
				<&iommu0 M4U_PORT_L11_IMG_SMTI_D1>,
				<&iommu0 M4U_PORT_L11_IMG_SMTO_D2>,
				<&iommu0 M4U_PORT_L11_IMG_SMTO_D1>,
				<&iommu0 M4U_PORT_L11_IMG_CRZO_D1>,
				<&iommu0 M4U_PORT_L11_IMG_IMG3O_D1>,
				<&iommu0 M4U_PORT_L11_IMG_VIPI_D1>,
				<&iommu0 M4U_PORT_L11_IMG_SMTI_D5>,
				<&iommu0 M4U_PORT_L11_IMG_TIMGO_D1>,
				<&iommu0 M4U_PORT_L11_IMG_UFBC_W0>,
				<&iommu0 M4U_PORT_L11_IMG_UFBC_R0>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_RDMA1>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_RDMA0>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_WDMA>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA0>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA1>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA2>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA3>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA4>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA5>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_WDMA0>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_WDMA1>,

				/* mraw */
				<&iommu0 M4U_PORT_L13_CAM_MRAWI>,
				<&iommu0 M4U_PORT_L13_CAM_MRAWO0>,
				<&iommu0 M4U_PORT_L13_CAM_MRAWO1>,

				/* camsv */
				<&iommu0 M4U_PORT_L13_CAM_CAMSV4>,
				<&iommu0 M4U_PORT_L13_CAM_CAMSV5>,
				<&iommu0 M4U_PORT_L13_CAM_CAMSV6>,

				/* isp p1 */
				<&iommu0 M4U_PORT_L16_CAM_IMGO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_RRZO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_CQI_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_BPCI_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_YUVO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_UFDI_R2_A>,
				<&iommu0 M4U_PORT_L16_CAM_RAWI_R2_A>,
				<&iommu0 M4U_PORT_L16_CAM_RAWI_R3_A>,
				<&iommu0 M4U_PORT_L16_CAM_AAO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_AFO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_FLKO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_LCESO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_CRZO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_LTMSO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_RSSO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_AAHO_R1_A>,
				<&iommu0 M4U_PORT_L16_CAM_LSCI_R1_A>,

				<&iommu0 M4U_PORT_L17_CAM_IMGO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_RRZO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_CQI_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_BPCI_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_YUVO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_UFDI_R2_B>,
				<&iommu0 M4U_PORT_L17_CAM_RAWI_R2_B>,
				<&iommu0 M4U_PORT_L17_CAM_RAWI_R3_B>,
				<&iommu0 M4U_PORT_L17_CAM_AAO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_AFO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_FLKO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_LCESO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_CRZO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_LTMSO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_RSSO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_AAHO_R1_B>,
				<&iommu0 M4U_PORT_L17_CAM_LSCI_R1_B>;
		};

		camisp_legacy: camisp_legacy@1a000000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camisp_legacy";
			reg = <0 0x1a000000 0 0x10000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM>;
			mediatek,larbs = <&smi_larb13 &smi_larb14>;
			mediatek,platform = "mt6833";

			#clock-cells = <1>;
			/* Camera CCF */
			clocks = <&camsys_main_clk CLK_CAM_M_CAM>,
				 <&camsys_main_clk CLK_CAM_M_CAMTG>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV1>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV2>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV3>,
				 <&camsys_main_clk CLK_CAM_M_LARB13>,
				 <&camsys_main_clk CLK_CAM_M_LARB14>,
				 <&camsys_main_clk CLK_CAM_M_SENINF>,
				 <&camsys_main_clk CLK_CAM_M_CAM2MM_GALS>,
				 <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAM>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				 <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAM>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "CAMSYS_CAM_CGPDN",
				      "CAMSYS_CAMTG_CGPDN",
				      "CAMSYS_CAMSV1_CGPDN",
				      "CAMSYS_CAMSV2_CGPDN",
				      "CAMSYS_CAMSV3_CGPDN",
				      "CAMSYS_LARB13_CGPDN",
				      "CAMSYS_LARB14_CGPDN",
				      "CAMSYS_SENINF_CGPDN",
				      "CAMSYS_MAIN_CAM2MM_GALS_CGPDN",
				      "CAMSYS_RAWALARB16_CGPDN",
				      "CAMSYS_RAWACAM_CGPDN",
				      "CAMSYS_RAWATG_CGPDN",
				      "CAMSYS_RAWBLARB17_CGPDN",
				      "CAMSYS_RAWBCAM_CGPDN",
				      "CAMSYS_RAWBTG_CGPDN",
				      "TOPCKGEN_TOP_MUX_CAMTM";
		};

		cam1_legacy: cam1_legacy@1a030000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_legacy";
			reg = <0 0x1a030000 0 0x8000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM_RAWA>;
			mediatek,larb = <&smi_larb16>;
		};

		cam1_inner_legacy@1a038000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_inner_legacy";
			reg = <0 0x1a038000 0 0x8000>;
		};

		camsys_rawa_legacy: camsys_rawa_legacy@1a04f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawa_legacy";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam2_legacy: cam2_legacy@1a050000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_legacy";
			reg = <0 0x1a050000 0 0x8000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM_RAWB>;
			mediatek,larb = <&smi_larb17>;
		};

		cam2_inner_legacy@1a058000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_inner_legacy";
			reg = <0 0x1a058000 0 0x8000>;
		};

		camsys_rawb_legacy: camsys_rawb_legacy@1a06f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawb_legacy";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		/* Dummy */
		cam3_legacy: cam3_legacy@1a070000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_legacy";
			reg = <0 0x1a070000 0 0x8000>;
		};

		/* Dummy */
		cam3_inner_legacy@1a078000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_inner_legacy";
			reg = <0 0x1a078000 0 0x8000>;
		};

		/* Dummy */
		camsys_rawc_legacy: camsys_rawc_legacy@1a08f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawc_legacy";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsv2_legacy: camsv2_legacy@1a092000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv2_legacy";
			reg = <0 0x1a092000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		camsv3_legacy: camsv3_legacy@1a093000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv3_legacy";
			reg = <0 0x1a093000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		camsv4_legacy: camsv4_legacy@1a094000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv4_legacy";
			reg = <0 0x1a094000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		camsv5_legacy: camsv5_legacy@1a095000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv5_legacy";
			reg = <0 0x1a095000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		camsv6_legacy: camsv6_legacy@1a096000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv6_legacy";
			reg = <0 0x1a096000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		camsv7_legacy: camsv7_legacy@1a097000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv7_legacy";
			reg = <0 0x1a097000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH 0>;
		};

	subpmic_pmu_eint:subpmic_pmu_eint {
	};

	auxadc: auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0 0x11001000 0 0x1000>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_AUXADC>;
		clock-names = "main";
		#io-channel-cells = <1>;
		/* Auxadc efuse calibration */
		/* 1. Auxadc cali on/off bit shift */
		mediatek,cali-en-bit = <20>;
		/* 2. Auxadc cali ge bits shift */
		mediatek,cali-ge-bit = <10>;
		/* 3. Auxadc cali oe bits shift */
		mediatek,cali-oe-bit = <0>;
		/* 4. Auxadc cali efuse reg offset */
		mediatek,cali-efuse-reg-offset = <0x1c4>;
		nvmem = <&efuse>;
		nvmem-names = "mtk_efuse";
		#interconnect-cells = <1>;
	};

	gpio: gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	iocfg_rb: iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		reg = <0 0x11c30000 0 0x1000>;
	};

	iocfg_bm: iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0 0x11d10000 0 0x1000>;
	};

	iocfg_br: iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0 0x11d40000 0 0x1000>;
	};

	iocfg_lm: iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0 0x11e20000 0 0x1000>;
	};

	iocfg_bl: iocfg_bl@11e60000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0 0x11e60000 0 0x1000>;
	};

	iocfg_rt: iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0 0x11ea0000 0 0x1000>;
	};

	pio: pinctrl {
		compatible = "mediatek,mt6833-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11c30000 0 0x1000>,
		      <0 0x11d10000 0 0x1000>,
		      <0 0x11d40000 0 0x1000>,
		      <0 0x11e20000 0 0x1000>,
		      <0 0x11e60000 0 0x1000>,
		      <0 0x11ea0000 0 0x1000>;
		reg-names = "gpio",
			    "iocfg_rb",
			    "iocfg_bm",
			    "iocfg_br",
			    "iocfg_lm",
			    "iocfg_bl",
			    "iocfg_rt";
		gpio-controller;
		gpio-ranges = <&pio 0 0 201>;
		#gpio-cells = <2>;
		interrupt-controller;
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
		#interrupt-cells = <2>;
		mediatek,eint = <&eint>;
	};

	keypad:kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>;
		mediatek,key-debounce-ms = <1024>;
		mediatek,hw-map-num = <72>;
		mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0>;
		clocks = <&clk26m>;
		clock-names = "kpd";
	};

	dvfsrc: dvfsrc@10012000 {
		compatible = "mediatek,mt6833-dvfsrc";
		reg = <0 0x10012000 0 0x1000>;
		reg-names = "dvfsrc";
		dvfsrc,bringup = <1>;
		dvfsrc_flag = <0x3>;
		#interconnect-cells = <1>;

		dvfsrc_vcore: dvfsrc-vcore {
			regulator-name = "dvfsrc-vcore";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <725000>;
			regulator-always-on;
		};
		dvfsrc_vscp: dvfsrc-vscp {
			regulator-name = "dvfsrc-vscp";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <725000>;
			regulator-always-on;
		};

		dvfsrc_freq_opp7: opp7 {
			opp-peak-KBps = <0>;
		};
		dvfsrc_freq_opp6: opp6 {
			opp-peak-KBps = <1200000>;
		};
		dvfsrc_freq_opp5: opp5 {
			opp-peak-KBps = <2500000>;
		};
		dvfsrc_freq_opp4: opp4 {
			opp-peak-KBps = <3800000>;
		};
		dvfsrc_freq_opp3: opp3 {
			opp-peak-KBps = <5100000>;
		};
		dvfsrc_freq_opp2: opp2 {
			opp-peak-KBps = <5900000>;
		};
		dvfsrc_freq_opp1: opp1 {
			opp-peak-KBps = <7600000>;
		};
		dvfsrc_freq_opp0: opp0 {
			opp-peak-KBps = <10200000>;
		};

		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			vcore-supply = <&mt6359p_vcore_reg>;
			rc-vcore-supply = <&dvfsrc_vcore>;
			rc-vscp-supply = <&dvfsrc_vscp>;
			interconnects = <&dvfsrc MT6873_MASTER_DBGIF
					 &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_DBGIF
					 &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_DBGIF
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>,
					<&dvfsrc_freq_opp2>,
					<&dvfsrc_freq_opp3>,
					<&dvfsrc_freq_opp4>,
					<&dvfsrc_freq_opp5>,
					<&dvfsrc_freq_opp6>,
					<&dvfsrc_freq_opp7>;
		};

		dvfsrc-met {
			compatible = "mediatek,dvfsrc-met";
		};
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10002000 0 0x1000>;
	};

	md_auxadc:md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <&auxadc 2>;
		io-channel-names = "md-channel";
	};

	gpio_usage_mapping:gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
	};

	md1_sim1_hot_plug_eint:md1_sim1_hot_plug_eint {
	};

	md1_sim2_hot_plug_eint:md1_sim2_hot_plug_eint {
	};

	watchdog: watchdog@10007000 {
		compatible = "mediatek,mt6833-wdt",
				"mediatek,mt6589-wdt",
				"syscon", "simple-mfd";
		mediatek,rg_dfd_timeout = <0xea60>;
		reg = <0 0x10007000 0 0x100>;
		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0xf>;
			mode-charger = <BOOT_CHARGER>;
			mode-recovery = <BOOT_RECOVERY>;
			mode-bootloader = <BOOT_BOOTLOADER>;
			mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
			mode-kpoc = <BOOT_KPOC>;
			mode-ddr-reserve = <BOOT_DDR_RSVD>;
			mode-meta = <BOOT_META>;
			mode-rpmbpk = <BOOT_RPMBPK>;
		};
	};

	systimer: systimer@10017000 {
		compatible = "mediatek,mt6833-timer",
				"mediatek,mt6765-timer";
		reg = <0 0x10017000 0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk13m>;
	};

	apdma: dma-controller@10217a80 {
		compatible = "mediatek,mt6779-uart-dma";
		reg = <0 0x10217a80 0 0x80>,
			  <0 0x10217b00 0 0x80>,
			  <0 0x10217b80 0 0x80>,
			  <0 0x10217c00 0 0x80>;
		interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "apdma";
		dma-requests = <4>;
		#dma-cells = <1>;
		dma-bits = <34>;
	};

	gce: gce_mbox@10228000 {
		compatible = "mediatek,mt6833-gce";
		reg = <0 0x10228000 0 0x4000>;
		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>,
			 <&infracfg_ao_clk CLK_IFRAO_GCE_26M>;
		clock-names = "gce", "gce-timer";
	};

	gce_sec: gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0 0x10228000 0 0x4000>;
		#mbox-cells = <3>;
		mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>;
		clock-names = "gce";
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce>;
		// mmsys_config = <&dispsys_config>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce 23 0 CMDQ_THR_PRIO_1>,
			 <&gce 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	apuart0: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk26m>, <&infracfg_ao_clk CLK_IFRAO_UART0>;
			clock-names = "baud", "bus";
		dmas = <&apdma 0
				&apdma 1>;
		dma-names = "tx", "rx";
	};

	apuart1: serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11003000 0 0x1000>;
		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk26m>, <&infracfg_ao_clk CLK_IFRAO_UART1>;
			clock-names = "baud", "bus";
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	touch:touch {
		compatible = "goodix,touch";
	};

	disp_pwm: disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0",
				"mediatek,mt6833-disp-pwm";
		reg = <0 0x1100e000 0 0x1000>;
		interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
		#pwm-cells = <2>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_DISP_PWM>,
			<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_OSC_D4>;
		clock-names = "main", "mm", "pwm_src";
	};

	efuse: efuse@11c10000 {
		compatible = "mediatek,devinfo";
		reg = <0 0x11c10000 0 0x10000>;
		#address-cells = <1>;
		#size-cells = <1>;

		efuse_segment: segment@78 {
			reg = <0x78 0x4>;
		};
	};

	ufshci: ufshci@11270000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0 0x11270000 0 0x2300>;
		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH 0>;

		clocks =
			<&infracfg_ao_clk CLK_IFRAO_UFS>,
			<&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
			<&infracfg_ao_clk CLK_IFRAO_U_SAP_BCLK>,
			<&infracfg_ao_clk CLK_IFRAO_U_AES>,
			<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
			<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4>;
		clock-names =
			"ufs-clk",
			"ufs-unipro-clk",
			"ufs-mp-clk",
			"ufs-crypto-clk",
			"ufs-vendor-crypto-clk-mux",
			"ufs-vendor-crypto-normal-parent-clk",
			"ufs-vendor-crypto-perf-parent-clk";
		freq-table-hz =
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>;

		resets = <&infracfg_rst 2>, <&infracfg_rst 3>,
			 <&infracfg_rst 4>;
		reset-names = "hci_rst", "unipro_rst", "crypto_rst";
		vcc-supply = <&mt6359p_vemc_reg>;
		mediatek,ufs-boost-crypt;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		boost-crypt-vcore-min = <600000>;
		/* Reference clock control mode */
		/* SW mode: 0, Half-HW mode: 1, HW mode: 2 */
		mediatek,refclk_ctrl = <1>;
		mediatek,ufs-disable-ah8;
		bootmode = <&chosen>;
		mediatek,ufs-qos;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x10500000 0 0xc0000>, /* tcm */
		<0 0x10724000 0 0x1000>,	 /* cfg */
		<0 0x10721000 0 0x1000>,	 /* clk*/
		<0 0x10730000 0 0x3000>,	 /* cfg core0 */
		<0 0x10740000 0 0x1000>,	 /* cfg core1 */
		<0 0x10752000 0 0x1000>,	 /* bus tracker */
		<0 0x10760000 0 0x40000>,	 /* llc */
		<0 0x107a5000 0 0x4>,		 /* cfg_sec */
		<0 0x107fb000 0 0x100>,		 /* mbox0 base */
		<0 0x107fb100 0 0x4>,		 /* mbox0 set */
		<0 0x107fb10c 0 0x4>,		 /* mbox0 clr */
		<0 0x107a5020 0 0x4>,		 /* mbox0 init */
		<0 0x107fc000 0 0x100>,		 /* mbox1 base */
		<0 0x107fc100 0 0x4>,		 /* mbox1 set */
		<0 0x107fc10c 0 0x4>,		 /* mbox1 clr */
		<0 0x107a5024 0 0x4>,		 /* mbox1 init */
		<0 0x107fd000 0 0x100>,		 /* mbox2 base */
		<0 0x107fd100 0 0x4>,		 /* mbox2 set */
		<0 0x107fd10c 0 0x4>,		 /* mbox2 clr */
		<0 0x107a5028 0 0x4>,		 /* mbox2 init */
		<0 0x107fe000 0 0x100>,		 /* mbox3 base */
		<0 0x107fe100 0 0x4>,		 /* mbox3 set */
		<0 0x107fe10c 0 0x4>,		 /* mbox3 clr */
		<0 0x107a502c 0 0x4>,		 /* mbox3 init */
		<0 0x107ff000 0 0x100>,		 /* mbox4 base */
		<0 0x107ff100 0 0x4>,		 /* mbox4 set */
		<0 0x107ff10c 0 0x4>,		 /* mbox4 clr */
		<0 0x107a5030 0 0x4>;		 /* mbox4 init */

		reg-names = "scp_sram_base",
			"scp_cfgreg",
			"scp_clkreg",
			"scp_cfgreg_core0",
			"scp_cfgreg_core1",
			"scp_bus_tracker",
			"scp_l1creg",
			"scp_cfgreg_sec",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox1_init",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox2_init",
			"mbox3_base",
			"mbox3_set",
			"mbox3_clr",
			"mbox3_init",
			"mbox4_base",
			"mbox4_set",
			"mbox4_clr",
			"mbox4_init";

		interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>;

		 interrupt-names = "ipc0",
			"ipc1",
			"mbox0",
			"mbox1",
			"mbox2",
			"mbox3",
			"mbox4";

		core_0 = "enable";
		scp_sramSize = <0x000c0000>;
	};

	scp_clk_ctrl: scp_clk_ctrl@10721000 {
		compatible = "mediatek,scp_clk_ctrl", "syscon";
		reg = <0 0x10721000 0 0x1000>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		/*scp-dvfs-disable;*/
		clocks =
			<&topckgen_clk CLK_TOP_SCP_SEL>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&topckgen_clk CLK_TOP_UNIVPLL_D4>,
			<&topckgen_clk CLK_TOP_NPUPLL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D6>,
			<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4>,
			<&topckgen_clk CLK_TOP_MAINPLL_D7>;

		clock-names =
			"clk_mux",
			"clk_pll_0",
			"clk_pll_1",
			"clk_pll_2",
			"clk_pll_3",
			"clk_pll_4",
			"clk_pll_5",
			"clk_pll_6",
			"clk_pll_7";

		dvfs-opp =
		/* vcore vsram dvfsrc spm   freq  mux resource */
		<550000 750000	 0    0x10   250   0    0>,
		<600000 750000	 1    0x108  330   7	0>,
		<650000 750000	 2    0x204  400   3	0>,
		<725000 750000	 3    0x302  624   1	0x3>;

		gpio-base = <&pio>;
		gpio-vreq-mode = <1>;
		gpio-vreq = <0x420 0x7 4>;

		scp-cores = <1>;
		pmic = <&pmic>;
		dvfsrc-vscp-supply = <&dvfsrc_vscp>;

		do-ulposc-cali;
		fmeter_clksys = <&topckgen_clk>;
		ulposc_clksys = <&apmixedsys_clk>;
		scp_clk_ctrl = <&scp_clk_ctrl>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v1";
		ulposc-cali-num = <3>;
		ulposc-cali-target = <250 330 400>;
		ulposc-cali-config =
			/* con0		con1		con2 */
			<0x38a940	0x2900		0x41>,
			<0x52a940	0x2900		0x41>,
			<0x5ea940	0x2900		0x41>;
		clk-dbg-ver = "v1";
		ccf-fmeter-support;
		secure_access = "enable"; /* enable: need to secure access scp */
	};

	imp_iic_wrap_c_clk: syscon@11007000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_c", "syscon";
		reg = <0 0x11007000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11210000 {
		compatible = "mediatek,mt6833-afe", "syscon";
		reg = <0 0x11210000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_e_clk: syscon@11CB1000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_e", "syscon";
		reg = <0 0x11CB1000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_s_clk: syscon@11D02000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_s", "syscon";
		reg = <0 0x11D02000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_ws_clk: syscon@11D23000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_ws", "syscon";
		reg = <0 0x11D23000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_w_clk: syscon@11E03000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_w", "syscon";
		reg = <0 0x11E03000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_n_clk: syscon@11F01000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_n", "syscon";
		reg = <0 0x11F01000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfg_top_config_clk: syscon@13fbf000 {
		compatible = "mediatek,mt6833-mfg", "syscon";
		reg = <0 0x13fbf000 0 0x1000>;
		#clock-cells = <1>;
	};

	mali: mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0 0x13000000 0 0x4000>;
		interrupts =
			<GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names =
			"GPU",
			"MMU",
			"JOB",
			"EVENT",
			"PWR";
		ged-supply = <&ged>;
	};


	ged: ged {
		compatible = "mediatek,ged";
	};


	opp_table_disp: opp-table-disp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <208000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <286000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <392000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_img2: opp-table-img2 {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_dpe: opp-table-dpe {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <249000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_ipe: opp-table-ipe {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <249000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_mdp: opp-table-mdp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_ccu: opp-table-ccu {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <392000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <499000000>;
			opp-microvolt = <725000>;
		};
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6833-mmsys", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys1_clk: syscon@15020000 {
		compatible = "mediatek,mt6833-imgsys1", "syscon";
		reg = <0 0x15020000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys2_clk: syscon@15820000 {
		compatible = "mediatek,mt6833-imgsys2", "syscon";
		reg = <0 0x15820000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6833-vdec_gcon_base", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6833-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6833-camsys_main", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6833-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6833-camsys_rawb", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	ipesys_clk: syscon@1b000000 {
		compatible = "mediatek,mt6833-ipesys", "syscon";
		reg = <0 0x1b000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6833-mdpsys_config", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config: mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_IMG_DL_ASYNC0>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_ASYNC1>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY0_ASYNC0>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY1_ASYNC1>,
			<&mdpsys_config_clk CLK_MDP_APB_BUS>;
		clock-names = "MDP_IMG_DL_ASYNC0",
				"MDP_IMG_DL_ASYNC1",
				"MDP_IMG_DL_RELAY0_ASYNC0",
				"MDP_IMG_DL_RELAY1_ASYNC1",
				"MDP_APB_BUS";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		iommus = <&iommu0 M4U_PORT_L2_MDP_RDMA0>,
			<&iommu0 M4U_PORT_L2_MDP_RDMA1>,
			<&iommu0 M4U_PORT_L2_MDP_WROT0>,
			<&iommu0 M4U_PORT_L2_MDP_WROT1>;
		dma_mask_bit = <35>;
	};

	mdp: mdp@1f000000 {
		compatible = "mediatek,mdp";
		reg = <0 0x1f000000 0 0x1000>;
		thread_count = <24>;
		mboxes = <&gce 10 0 CMDQ_THR_PRIO_1>,
			<&gce 19 0 CMDQ_THR_PRIO_1>,
			<&gce 20 0 CMDQ_THR_PRIO_1>,
			<&gce 21 0 CMDQ_THR_PRIO_1>,
			<&gce 22 0 CMDQ_THR_PRIO_1>;
		mmsys_config = <&mdpsys_config>;
		mm_mutex   = <&mdp_mutex>;
		mdp_rdma0  = <&mdp_rdma0>;
		mdp_rsz0   = <&mdp_rsz0>;
		mdp_rsz1   = <&mdp_rsz1>;
		mdp_wrot0  = <&mdp_wrot0>;
		mdp_wrot1  = <&mdp_wrot1>;
		mdp_tdshp0 = <&mdp_tdshp0>;
		mdp_aal0   = <&mdp_aal0>;
		mdp_hdr0   = <&mdp_hdr0>;
		mediatek,larb = <&smi_larb2>;
		g3d_config_base = <0x13000000 0 0xffff0000>;
		mmsys_config_base = <0x14000000 1 0xffff0000>;
		disp_dither_base = <0x14010000 2 0xffff0000>;
		mm_na_base = <0x14020000 3 0xffff0000>;
		imgsys_base = <0x15020000 4 0xffff0000>;
		vdec_gcon_base = <0x18800000 5 0xffff0000>;
		venc_gcon_base = <0x18810000 6 0xffff0000>;
		conn_peri_base = <0x18820000 7 0xffff0000>;
		topckgen_base = <0x18830000 8 0xffff0000>;
		kp_base = <0x18840000 9 0xffff0000>;
		scp_sram_base = <0x10000000 10 0xffff0000>;
		infra_na3_base = <0x10010000 11 0xffff0000>;
		infra_na4_base = <0x10020000 12 0xffff0000>;
		scp_base = <0x10030000 13 0xffff0000>;
		mcucfg_base = <0x10040000 14 0xffff0000>;
		gcpu_base = <0x10050000 15 0xffff0000>;
		usb0_base = <0x10200000 16 0xffff0000>;
		usb_sif_base = <0x10280000 17 0xffff0000>;
		audio_base = <0x17000000 18 0xffff0000>;
		vdec_base = <0x17010000 19 0xffff0000>;
		msdc2_base = <0x17020000 20 0xffff0000>;
		vdec1_base = <0x17030000 21 0xffff0000>;
		msdc3_base = <0x18000000 22 0xffff0000>;
		ap_dma_base = <0x18010000 23 0xffff0000>;
		gce_base = <0x18020000 24 0xffff0000>;
		vdec2_base = <0x18040000 25 0xffff0000>;
		vdec3_base = <0x18050000 26 0xffff0000>;
		camsys_base = <0x18080000 27 0xffff0000>;
		camsys1_base = <0x180a0000 28 0xffff0000>;
		camsys2_base = <0x180b0000 29 0xffff0000>;
		dip_cq_thread0_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT0>;
		dip_cq_thread1_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT1>;
		dip_cq_thread2_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT2>;
		dip_cq_thread3_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT3>;
		dip_cq_thread4_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT4>;
		dip_cq_thread5_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT5>;
		dip_cq_thread6_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT6>;
		dip_cq_thread7_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT7>;
		dip_cq_thread8_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT8>;
		dip_cq_thread9_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT9>;
		dip_cq_thread10_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT10>;
		dip_cq_thread11_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT11>;
		dip_cq_thread12_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT12>;
		dip_cq_thread13_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT13>;
		dip_cq_thread14_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT14>;
		dip_cq_thread15_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT15>;
		dip_cq_thread16_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT16>;
		dip_cq_thread17_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT17>;
		dip_cq_thread18_frame_done =
			<CMDQ_EVENT_GCE_IMG1_EVENT18>;
		dip2_cq_thread21_frame_done =
			<CMDQ_EVENT_GCE_IMG2_EVENT21>;
		dip2_cq_thread23_frame_done =
			<CMDQ_EVENT_GCE_IMG2_EVENT23>;
		wpe_b_frame_done =
			<CMDQ_EVENT_GCE_IMG2_EVENT22>;
		mdp_rdma0_sof = <CMDQ_EVENT_MDP_RDMA0_SOF>;
		mdp_aal_sof = <CMDQ_EVENT_MDP_AAL0_SOF>;
		mdp_hdr0_sof = <CMDQ_EVENT_MDP_HDR0_SOF>;
		mdp_rsz0_sof = <CMDQ_EVENT_MDP_RSZ0_SOF>;
		mdp_rsz1_sof = <CMDQ_EVENT_MDP_RSZ1_SOF>;
		mdp_wrot0_sof = <CMDQ_EVENT_MDP_WROT0_SOF>;
		mdp_wrot1_sof = <CMDQ_EVENT_MDP_WROT1_SOF>;
		mdp_tdshp_sof = <CMDQ_EVENT_MDP_TDSHP0_SOF>;
		img_dl_relay_sof = <CMDQ_EVENT_IMG_DL_RELAY0_SOF>;
		img_dl_relay1_sof = <CMDQ_EVENT_IMG_DL_RELAY1_SOF>;
		mdp_wrot1_write_frame_done = <CMDQ_EVENT_MDP_WROT1_FRAME_DONE>;
		mdp_wrot0_write_frame_done = <CMDQ_EVENT_MDP_WROT0_FRAME_DONE>;
		mdp_tdshp_frame_done = <CMDQ_EVENT_MDP_TDSHP0_FRAME_DONE>;
		mdp_rsz1_frame_done = <CMDQ_EVENT_MDP_RSZ1_FRAME_DONE>;
		mdp_rsz0_frame_done = <CMDQ_EVENT_MDP_RSZ0_FRAME_DONE>;
		mdp_rdma0_frame_done = <CMDQ_EVENT_MDP_RDMA0_FRAME_DONE>;
		mdp_hdr0_frame_done = <CMDQ_EVENT_MDP_HDR0_FRAME_DONE>;
		mdp_aal_frame_done = <CMDQ_EVENT_MDP_AAL0_FRAME_DONE>;
		dre30_hist_sram_start = <1536>;
	};

	mdp_mutex: mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0 0x1f001000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
		clock-names = "MDP_MUTEX0";
	};

	mdp_rdma0: mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x1f003000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RDMA0>;
		clock-names = "MDP_RDMA0";
	};

	reserved@1f004000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1f004000 0 0x1000>;
	};

	mdp_aal0: mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x1f005000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_AAL0>;
		clock-names = "MDP_AAL0";
	};

	reserved@1f006000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1f006000 0 0x1000>;
	};

	mdp_hdr0: mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x1f007000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_HDR0>;
		clock-names = "MDP_HDR0";
	};

	mdp_rsz0: mdp_rsz0@1f008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1f008000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RSZ0>;
		clock-names = "MDP_RSZ0";
	};

	mdp_rsz1: mdp_rsz1@1f009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f009000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RSZ1>;
		clock-names = "MDP_RSZ1";
	};

	mdp_wrot0: mdp_wrot0@1f00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1f00a000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_WROT0>;
		clock-names = "MDP_WROT0";
	};

	mdp_wrot1: mdp_wrot1@1f00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f00b000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_WROT1>;
		clock-names = "MDP_WROT1";
	};

	mdp_tdshp0: mdp_tdshp0@1f00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x1f00c000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0>;
		clock-names = "MDP_TDSHP0";
	};

	reserved@1f00d000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1f00d000 0 0x1000>;
	};

	reserved@1f00e000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1f00e000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0: disp_smi_2x1_sub_comm0@1401b000 {
		compatible = "mediatek,mt6833-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1401b000 0 0x1000>;
		mediatek,common-id = <1>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	disp_smi_2x1_sub_common_u1: disp_smi_2x1_sub_comm1@1401c000 {
		compatible = "mediatek,mt6833-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1401c000 0 0x1000>;
		mediatek,common-id = <2>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp_common: smi_disp_comm@14002000 {
		compatible = "mediatek,mt6833-smi-common", "syscon",
						"mediatek,smi-common";
		reg = <0 0x14002000 0 0x1000>;
		mediatek,smi = <&disp_smi_2x1_sub_common_u0 &disp_smi_2x1_sub_common_u1>;
		mediatek,common-id = <0>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_IOMMU>,
				<&dispsys_config_clk CLK_MM_SMI_GALS>,
				<&dispsys_config_clk CLK_MM_SMI_INFRA>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb0: smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&smi_disp_common>;
		reg = <0 0x14003000 0 0x1000>;
		mediatek,larb-id = <0>;
		init-power-on;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>,
				<&dispsys_config_clk CLK_MM_SMI_GALS>,
				<&dispsys_config_clk CLK_MM_SMI_INFRA>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb1: smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&smi_disp_common>;
		/*mediatek,smi = <&ipe_smi_2x1_sub_common>;*/
		reg = <0 0x14004000 0 0x1000>;
		mediatek,larb-id = <1>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>,
				<&dispsys_config_clk CLK_MM_SMI_GALS>,
				<&dispsys_config_clk CLK_MM_SMI_INFRA>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb4: smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&smi_disp_common>;
		reg = <0 0x1602e000 0 0x1000>;
		mediatek,larb-id = <4>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_VDEC>;
		clocks =	<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>,
						<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
		clock-names = "apb", "smi";
	};

	smi_larb7: smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17010000 0 0x1000>;
		mediatek,smi = <&smi_disp_common>;
		mediatek,larb-id = <7>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_VENC>;
		clocks =	<&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
						<&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>;
		clock-names = "apb", "smi";
	};

	smi_larb2: smi_larb2@1f002000 {
		compatible = "mediatek,smi_larb2",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&smi_disp_common>;
		reg = <0 0x1f002000 0 0x1000>;
		mediatek,larb-id = <2>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&mdpsys_config_clk CLK_MDP_SMI0>,
						<&mdpsys_config_clk CLK_MDP_SMI0>;
		clock-names = "apb","smi";
	};

	img1_smi_2x1_sub_common: img1_smi_2x1_sub_comm@1401e000 {
		compatible = "mediatek,mt6833-smi-common", "syscon",
						"mediatek,smi-common", "mediatek,smi-sub-common";
		reg = <0 0x1401e000 0 0x1000>;
		mediatek,smi = <&smi_disp_common>;
		mediatek,common-id = <3>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>,
				<&dispsys_config_clk CLK_MM_SMI_GALS>,
				<&dispsys_config_clk CLK_MM_SMI_INFRA>,
				<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	img0_smi_2x1_sub_common: img0_smi_2x1_sub_comm@1502f000 {
		compatible = "mediatek,mt6833-smi-common", "syscon",
						"mediatek,smi-common", "mediatek,smi-sub-common";
		reg = <0 0x1502f000 0 0x1000>;
		mediatek,smi = <&img1_smi_2x1_sub_common>;
		mediatek,common-id = <4>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_ISP>;
		clocks = <&imgsys1_clk CLK_IMGSYS1_LARB9>,
			<&imgsys1_clk CLK_IMGSYS1_LARB10>,
			<&imgsys1_clk CLK_IMGSYS1_DIP>,
			<&imgsys1_clk CLK_IMGSYS1_GALS>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	imgsys_config: imgsys_config@15020000 {
			compatible = "mediatek,imgsys", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			mediatek,larb = <&smi_larb9>, <&smi_larb11>;
			iommus = <&iommu0 M4U_PORT_L9_IMG_IMGI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_IMGBI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_DMGI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_DEPI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_ICE_D1>,
				<&iommu0 M4U_PORT_L9_IMG_SMTI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_SMTO_D2>,
				<&iommu0 M4U_PORT_L9_IMG_SMTO_D1>,
				<&iommu0 M4U_PORT_L9_IMG_CRZO_D1>,
				<&iommu0 M4U_PORT_L9_IMG_IMG3O_D1>,
				<&iommu0 M4U_PORT_L9_IMG_VIPI_D1>,
				<&iommu0 M4U_PORT_L9_IMG_SMTI_D5>,
				<&iommu0 M4U_PORT_L9_IMG_TIMGO_D1>,
				<&iommu0 M4U_PORT_L9_IMG_UFBC_W0>,
				<&iommu0 M4U_PORT_L9_IMG_UFBC_R0>;

			clocks =
				<&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_DIP>;

			clock-names =
				"DIP_CG_IMG_LARB9",
				"DIP_CG_IMG_DIP";
		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			reg = <0 0x15021000 0 0xc000>;
			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0 0x15022000 0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0 0x15023000 0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0 0x15024000 0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0 0x15025000 0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0 0x15026000 0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0 0x15027000 0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0 0x15028000 0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0 0x15029000 0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0 0x1502a000 0 0x1000>;
		};

	smi_larb9: smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&img0_smi_2x1_sub_common>;
		reg = <0 0x1502e000 0 0x1000>;
		mediatek,larb-id = <9>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_ISP>;
		clocks =  <&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_LARB9>;
		clock-names = "apb", "smi";
	};

	smi_larb11: smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&img0_smi_2x1_sub_common>;
		reg = <0 0x1582e000 0 0x1000>;
		mediatek,larb-id = <11>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_ISP2>;
		clocks =  <&imgsys2_clk CLK_IMGSYS2_LARB9>,
				<&imgsys2_clk CLK_IMGSYS2_LARB9>;
		clock-names = "apb", "smi";
	};

	ipe_smi_2x1_sub_common: ipe_smi_2x1_sub_comm@1b00e000 {
		compatible = "mediatek,mt6833-smi-common", "syscon",
						"mediatek,smi-common", "mediatek,smi-sub-common";
		reg = <0 0x1b00e000 0 0x1000>;
		mediatek,smi = <&img1_smi_2x1_sub_common>;
		mediatek,common-id = <5>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_IPE>;
		clocks = <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
				<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
				<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
				<&ipesys_clk CLK_IPE_SMI_SUBCOM>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb19: smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19",
			"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1b10f000 0 0x1000>;
		mediatek,smi = <&ipe_smi_2x1_sub_common>;
		mediatek,larb-id = <19>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_IPE>;
		clocks = <&topckgen_clk CLK_TOP_DPE>,
				<&ipesys_clk CLK_IPE_LARB19>;
		clock-names = "apb", "smi";
	};

	smi_larb20: smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20",
			"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1b00f000 0 0x1000>;
		mediatek,smi = <&ipe_smi_2x1_sub_common>;
		mediatek,larb-id = <20>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_IPE>;
		clocks = <&ipesys_clk CLK_IPE_LARB20>,
				<&ipesys_clk CLK_IPE_LARB20>;
		clock-names = "apb", "smi";
	};

	aie@1b001000 {
		compatible = "mediatek,mt6833-aie", "mediatek,aie-hw2.0";
		reg = <0 0x1b001000 0 0x1000>;
		interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_IPE>;
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		clocks = <&ipesys_clk CLK_IPE_FD>,
				 <&ipesys_clk CLK_IPE_LARB20>;
		clock-names = "aie",
				 "FDVT_CLK_IPE_LARB20";
		mboxes = <&gce 14 0 CMDQ_THR_PRIO_1>,
				 <&gce_sec 11 0 CMDQ_THR_PRIO_1>;
		iommus = <&iommu0 M4U_PORT_L20_IPE_FDVT_RDA>,
				 <&iommu0 M4U_PORT_L20_IPE_FDVT_RDB>,
				 <&iommu0 M4U_PORT_L20_IPE_FDVT_WRA>,
				 <&iommu0 M4U_PORT_L20_IPE_FDVT_WRB>;
		fdvt_frame_done = <CMDQ_EVENT_FDVT_DONE>;
		mediatek,larb = <&smi_larb20>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <&smi_larb20>;
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_IPE>;
		iommus = <&iommu0 M4U_PORT_L20_IPE_RSC_RDMA0>,
				<&iommu0 M4U_PORT_L20_IPE_RSC_WDMA>;
		reg = <0 0x1b003000 0 0x1000>;
		interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
		mboxes = <&gce 13 0 CMDQ_THR_PRIO_1>;
		gce-event-names = "rsc_eof";
		gce-events = <&gce CMDQ_EVENT_RSC_DONE>;
		clocks = <&ipesys_clk CLK_IPE_RSC>,
				<&ipesys_clk CLK_IPE_LARB20>;
		clock-names = "RSC_CLK_IPE_RSC",
					  "RSC_CLK_IPE_LARB20";
	};

	cam_smi_3x1_sub_common1: cam_smi_3x1_sub_comm1@1a00c000 {
		compatible = "mediatek,mt6833-smi-common", "syscon",
						"mediatek,smi-common", "mediatek,smi-sub-common";
		reg = <0 0x1a00c000 0 0x1000>;
		mediatek,smi = <&smi_disp_common>;
		mediatek,common-id = <6>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM>;
		clocks = <&camsys_main_clk CLK_CAM_M_LARB14>,
				<&camsys_main_clk CLK_CAM_M_LARB14>,
				<&camsys_main_clk CLK_CAM_M_LARB14>,
				<&camsys_main_clk CLK_CAM_M_LARB14>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	cam_smi_4x1_sub_common0: cam_smi_4x1_sub_comm0@1a00d000 {
		compatible = "mediatek,mt6833-smi-common", "syscon",
						"mediatek,smi-common", "mediatek,smi-sub-common";
		reg = <0 0x1a00d000 0 0x1000>;
		mediatek,smi = <&smi_disp_common>;
		mediatek,common-id = <7>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM>;
		clocks = <&camsys_main_clk CLK_CAM_M_LARB13>,
			<&camsys_main_clk CLK_CAM_M_LARB13>,
			<&camsys_main_clk CLK_CAM_M_LARB13>,
			<&camsys_main_clk CLK_CAM_M_LARB13>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb13: smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&cam_smi_4x1_sub_common0>;
		reg = <0 0x1a001000 0 0x1000>;
		mediatek,larb-id = <13>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM>;
		clocks = <&camsys_main_clk CLK_CAM_M_LARB13>,
				<&camsys_main_clk CLK_CAM_M_LARB13>;
		clock-names = "apb", "smi";
	};

	smi_larb14: smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14",
				"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&cam_smi_3x1_sub_common1>;
		reg = <0 0x1a002000 0 0x1000>;
		mediatek,larb-id = <14>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM>;
		clocks = <&camsys_main_clk CLK_CAM_M_LARB14>,
				<&camsys_main_clk CLK_CAM_M_LARB14>;
		clock-names = "apb", "smi";
	};

	smi_larb16: smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16",
			"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&cam_smi_3x1_sub_common1>;
		reg = <0 0x1a00f000 0 0x1000>;
		mediatek,larb-id = <16>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM_RAWA>;
		clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>;
		clock-names = "apb", "smi";
	};

	smi_larb17: smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17",
			"mediatek,mt6833-smi-larb", "mediatek,smi-larb";
		mediatek,smi = <&cam_smi_4x1_sub_common0>;
		reg = <0 0x1a010000 0 0x1000>;
		mediatek,larb-id = <17>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_CAM_RAWB>;
		clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>;
		clock-names = "apb", "smi";
	};

	i2c0: i2c@11e00000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11e00000 0 0x1000>,
			<0 0x10217080 0 0x80>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C0_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11d20000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11d20000 0 0x1000>,
			<0 0x10217100 0 0x80>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_ws_clk CLK_IMPWS_I2C1_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11d21000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11d21000 0 0x1000>,
			<0 0x10217180 0 0x180>;
		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_ws_clk CLK_IMPWS_I3C2_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11cb0000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11cb0000 0 0x1000>,
			<0 0x10217300 0 0x80>;
		interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_e_clk CLK_IMPE_I2C3_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11d22000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11d22000 0 0x1000>,
			<0 0x10217380 0 0x180>;
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_ws_clk CLK_IMPWS_I3C4_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11e01000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11e01000 0 0x1000>,
			<0 0x10217500 0 0x80>;
		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C5_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11f00000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11f00000 0 0x1000>,
			<0 0x10217580 0 0x80>;
		interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C6_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11e02000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11e02000 0 0x1000>,
			<0 0x10217600 0 0x180>;
		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I3C7_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11d00000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11d00000 0 0x1000>,
			<0 0x10217780 0 0x180>;
		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I3C8_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11d01000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0 0x11d01000 0 0x1000>,
			<0 0x10217900 0 0x180>;
		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I3C9_AP_CLOCK>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	spi0: spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x1100a000 0 0x100>;
		interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI0>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi1: spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x11010000 0 0x100>;
		interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI1>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi2: spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x11012000 0 0x100>;
		interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI2>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi3: spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x11013000 0 0x100>;
		interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI3>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi4: spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x11018000 0 0x100>;
		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI4>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi5: spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x11019000 0 0x100>;
		interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI5>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi6: spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x1101d000 0 0x100>;
		interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI6_CK>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	spi7: spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0>;
		reg = <0 0x1101e000 0 0x100>;
		interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_SPI7_CK>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
	};

	pmic_clock_buffer_ctrl:pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <7>;
		mediatek,clkbuf-config = <2 1 1 2 0 0 1>;
		mediatek,clkbuf-output_impedance = <6 4 4 4 0 0 4>;
		mediatek,clkbuf-controls-for-desense = <0 4 0 4 0 0 0>;
		tcxo_support = "false";
	};

	mrdump_ext_rst: mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	mtk_leds: mtk_leds {
		backlight {
			label = "lcd-backlight";
			max-brightness = <255>;
			max-hw-brightness = <1024>;
		};
	};

	clock_buffer_ctrl: clock_buffer_ctrl {
	};

	pwrap: pwrap@10026000 {
		compatible = "mediatek,mt6833-pwrap";
		reg = <0 0x10026000 0 0x1000>;
		reg-names = "pwrap";
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_PMIC_AP>,
			 <&infracfg_ao_clk CLK_IFRAO_PMIC_TMR>,
			 <&topckgen_clk CLK_TOP_PWRAP_ULPOSC_SEL>,
			 <&topckgen_clk CLK_TOP_OSC_D10>;
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
	};

	pwraph: pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <&pwrap>;
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0 0x10026000 0 0x1000>;
	};

	spmi: spmi@10027000 {
		compatible = "mediatek,mt6833-spmi";
		reg = <0 0x10027000 0 0x0008ff>,
		      <0 0x10027900 0 0x000500>,
		      <0 0x10029000 0 0x000100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x0 0x0 0x0 0x0 0x0>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_PMIC_AP>,
			<&infracfg_ao_clk CLK_IFRAO_PMIC_TMR>,
			<&topckgen_clk CLK_TOP_PWRAP_ULPOSC_SEL>,
			<&topckgen_clk CLK_TOP_OSC_D10>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&topckgen_clk CLK_TOP_SPMI_MST_SEL>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&topckgen_clk CLK_TOP_OSC_D10>;
		clock-names = "pmif_sys_ck",
			"pmif_tmr_ck",
			"pmif_clk_mux",
			"pmif_clk_osc_d10",
			"pmif_clk26m",
			"spmimst_clk_mux",
			"spmimst_clk26m",
			"spmimst_clk_osc_d10";
		swinf_ch_start = <4>;
		ap_swinf_no = <2>;
		#address-cells = <2>;
		#size-cells = <0>;
	};

	iommu0: iommu@14016000 {
		compatible = "mediatek,mt6833-m4u";
		reg = <0 0x14016000 0 0x1000>;
		interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2
				  &smi_larb4 &smi_larb7
				  &smi_larb9 &smi_larb11 &smi_larb13
				  &smi_larb14 &smi_larb16 &smi_larb17
				  &smi_larb19 &smi_larb20>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_IOMMU>;
		clock-names = "bclk";
		#iommu-cells = <1>;
	};

	mtk_iommu_debug {
		compatible = "mediatek,mt6833-iommu-debug";
	};

	mtkfb: mtkfb@0 {
		compatible = "mediatek,mtkfb";
	};

	dispsys_config: dispsys_config@14000000 {
		compatible = "mediatek,mt6833-disp";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
		iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>;
		mediatek,larb = <&smi_larb1>;
		fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
				<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
		power-domains = <&scpsys MT6833_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_26M>,
			   <&dispsys_config_clk CLK_MM_APB_BUS>,
			   <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
		clock-num = <3>;
		operating-points-v2 = <&opp_table_disp>;
		// dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		// interconnects = <&mmqos SLAVE_LARB(31) &mmqos SLAVE_COMMON(0)>;
		// interconnect-names = "disp_hrt_qos";

		/* define threads, see mt6833-gce.h */
		mediatek,mailbox-gce = <&gce>;
		mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
			<&gce 1 0 CMDQ_THR_PRIO_4>,
			<&gce 2 0 CMDQ_THR_PRIO_4>,
			<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			<&gce 4 0 CMDQ_THR_PRIO_4>,
			<&gce 6 0 CMDQ_THR_PRIO_3>;

		gce-client-names = "CLIENT_CFG0",
			"CLIENT_CFG1",
			"CLIENT_CFG2",
			"CLIENT_TRIG_LOOP0",
			"CLIENT_SUB_CFG0",
			"CLIENT_DSI_CFG0";

		gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
			<&gce 0x14010000 SUBSYS_1401XXXX>,
			<&gce 0x14020000 SUBSYS_1402XXXX>;

		gce-event-names = "disp_mutex0_eof",
			"disp_token_stream_dirty0",
			"disp_wait_dsi0_te",
			"disp_token_stream_eof0",
			"disp_dsi0_eof",
			"disp_token_esd_eof0",
			"disp_rdma0_eof0",
			"disp_wdma0_eof0",
			"disp_token_stream_block0",
			"disp_token_cabc_eof0",
			"disp_wdma0_eof2",
			"disp_dsi0_sof0",
			"disp_token_disp_va_start0",
			"disp_token_disp_va_end0",
			"disp_token_disp_va_start2",
			"disp_token_disp_va_end2";

		gce-events =
			<&gce CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_0>,
			<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
			<&gce CMDQ_EVENT_DSI0_TE_ENG_EVENT>,
			<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
			<&gce CMDQ_EVENT_DSI0_FRAME_DONE>,
			<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
			<&gce CMDQ_EVENT_DISP_RDMA0_FRAME_DONE>,
			<&gce CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
			<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
			<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
			<&gce CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
			<&gce CMDQ_EVENT_DSI0_SOF>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>;

		helper-name = "MTK_DRM_OPT_STAGE",
			"MTK_DRM_OPT_USE_CMDQ",
			"MTK_DRM_OPT_USE_M4U",
			"MTK_DRM_OPT_MMQOS_SUPPORT",
			"MTK_DRM_OPT_MMDVFS_SUPPORT",
			"MTK_DRM_OPT_SODI_SUPPORT",
			"MTK_DRM_OPT_IDLE_MGR",
			"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
			"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
			"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
			"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
			"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
			"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
			"MTK_DRM_OPT_MET_LOG",
			"MTK_DRM_OPT_USE_PQ",
			"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
			"MTK_DRM_OPT_ESD_CHECK_SWITCH",
			"MTK_DRM_OPT_PRESENT_FENCE",
			"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
			"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
			"MTK_DRM_OPT_HRT",
			"MTK_DRM_OPT_HRT_MODE",
			"MTK_DRM_OPT_DELAYED_TRIGGER",
			"MTK_DRM_OPT_OVL_EXT_LAYER",
			"MTK_DRM_OPT_AOD",
			"MTK_DRM_OPT_RPO",
			"MTK_DRM_OPT_DUAL_PIPE",
			"MTK_DRM_OPT_DC_BY_HRT",
			"MTK_DRM_OPT_OVL_WCG",
			"MTK_DRM_OPT_OVL_SBCH",
			"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
			"MTK_DRM_OPT_MET",
			"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
			"MTK_DRM_OPT_VP_PQ",
			"MTK_DRM_OPT_GAME_PQ",
			"MTK_DRM_OPT_MMPATH",
			"MTK_DRM_OPT_HBM",
			"MTK_DRM_OPT_VDS_PATH_SWITCH",
			"MTK_DRM_OPT_LAYER_REC",
			"MTK_DRM_OPT_CLEAR_LAYER",
			"MTK_DRM_OPT_LFR",
			"MTK_DRM_OPT_SF_PF",
			"MTK_DRM_OPT_DYN_MIPI_CHANGE",
			"MTK_DRM_OPT_PRIM_DUAL_PIPE",
			"MTK_DRM_OPT_MSYNC2_0",
			"MTK_DRM_OPT_VIRTUAL_DISP",
			"MTK_DRM_OPT_MML_PRIMARY";

		helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
			<1>, /*MTK_DRM_OPT_USE_CMDQ*/
			<1>, /*MTK_DRM_OPT_USE_M4U*/
			<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
			<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
			<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
			<1>, /*MTK_DRM_OPT_IDLE_MGR*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
			<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
			<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
			<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
			<0>, /*MTK_DRM_OPT_MET_LOG*/
			<1>, /*MTK_DRM_OPT_USE_PQ*/
			<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
			<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
			<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
			<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
			<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
			<1>, /*MTK_DRM_OPT_HRT*/
			<1>, /*MTK_DRM_OPT_HRT_MODE*/
			<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
			<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
			<0>, /*MTK_DRM_OPT_AOD*/
			<1>, /*MTK_DRM_OPT_RPO*/
			<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
			<0>, /*MTK_DRM_OPT_OVL_WCG*/
			<0>, /*MTK_DRM_OPT_OVL_SBCH*/
			<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
			<0>, /*MTK_DRM_OPT_MET*/
			<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
			<0>, /*MTK_DRM_OPT_VP_PQ*/
			<0>, /*MTK_DRM_OPT_GAME_PQ*/
			<0>, /*MTK_DRM_OPT_MMPATH*/
			<0>, /*MTK_DRM_OPT_HBM*/
			<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
			<0>, /*MTK_DRM_OPT_LAYER_REC*/
			<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
			<0>, /*MTK_DRM_OPT_LFR*/
			<0>, /*MTK_DRM_OPT_SF_PF*/
			<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
			<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_MSYNC2_0*/
			<1>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
			<0>; /*MTK_DRM_OPT_MML_PRIMARY*/
	};

	disp_mutex0: disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0",
					"mediatek,mt6833-disp-mutex";
		reg = <0 0x14001000 0 0x1000>;
		interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
	};

	disp_ovl0: disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0",
				"mediatek,mt6833-disp-ovl";
		reg = <0 0x14005000 0 0x1000>;
		interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>,
			   <&iommu0 M4U_PORT_L0_OVL_RDMA0_HDR>;
	};

	disp_ovl0_2l: disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l",
				"mediatek,mt6833-disp-ovl";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0_2L>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>,
			<&iommu0 M4U_PORT_L1_OVL_2L_RDMA0_HDR>;
	};

	disp_rdma0: disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0",
				"mediatek,mt6833-disp-rdma";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_RDMA0>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_DISP_RDMA0>;
	};

	disp_rsz0: disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0",
				"mediatek,mt6833-disp-rsz";
		reg = <0 0x14008000 0 0x1000>;
		interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
	};

	disp_color0: disp_color0@14009000 {
		compatible = "mediatek,disp_color0",
				"mediatek,mt6833-disp-color";
		reg = <0 0x14009000 0 0x1000>;
		interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1400a000 0 0x1000>;
	};

	disp_ccorr0: disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0",
				"mediatek,mt6833-disp-ccorr";
		reg = <0 0x1400b000 0 0x1000>;
		interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
		ccorr_bit = <13>;
		ccorr_num_per_pipe = <2>;
		ccorr_linear_per_pipe = <0x10>;
	};

	disp_aal0: disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0",
				"mediatek,mt6833-disp-aal";
		reg = <0 0x1400c000 0 0x1000>;
		interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
		mtk_aal_support = <1>;
		mtk_dre30_support = <0>;
	};

	disp_gamma0: disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0",
				"mediatek,mt6833-disp-gamma";
		reg = <0 0x1400d000 0 0x1000>;
		interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
		gamma_data_mode = <2>;
		color_protect_red = <0>;
		color_protect_green = <0>;
		color_protect_blue = <0>;
		color_protect_white = <0>;
		color_protect_black = <0>;
		color_protect_lsb = <0>;
	};

	disp_postmask0: disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0",
				"mediatek,mt6833-disp-postmask";
		reg = <0 0x1400e000 0 0x1000>;
		interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_DISP_POSTMASK0>;
	};

	disp_dither0: disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0",
				"mediatek,mt6833-disp-dither";
		reg = <0 0x1400f000 0 0x1000>;
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
		pure_clr_det = <0>;
		pure_clr_num = <7>;
		pure_clr_rgb = <255 0 0
			0 255 0
			0 0 255
			255 255 0
			255 0 255
			0 255 255
			255 255 255>;
	};

	reserved@14010001 {
		compatible = "mediatek,reserved";
		reg = <0 0x14010000 0 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14011000 0 0x1000>;
	};

	reserved@14012000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14012000 0 0x1000>;
	};

	mipi_tx_config0: mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0",
					"mediatek,mt6833-mipi-tx";
		reg = <0 0x11e50000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx0_pll";
	};
	dsi0: dsi@14013000 {
		compatible = "mediatek,dsi0",
				"mediatek,mt6833-dsi";
		reg = <0 0x14013000 0 0x1000>;
		interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DSI0>,
			<&dispsys_config_clk CLK_MM_DSI0_DSI_CK_DOMAIN>,
			<&mipi_tx_config0>;
		clock-names = "engine", "digital", "hs";
		phys = <&mipi_tx_config0>;
		phy-names = "dphy";
	};

	dsi_te: dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
	};

	disp_wdma0: disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0",
				"mediatek,mt6833-disp-wdma";
		reg = <0 0x14014000 0 0x1000>;
		interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA0>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_DISP_WDMA0>;
	};

	extcon_usb: extcon_usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		charger = <&mt6360_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		port {
			usb_role: endpoint@0 {
				remote-endpoint = <&musb_drd_switch>;
			};
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	usb: usb0@0x11200000 {
		compatible = "mediatek,mt6833-usb20";
		reg = <0 0x11200000 0 0x10000>,
			<0 0x11e40000 0 0x10000>;
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH  0>;
		clocks = <&topckgen_clk CLK_TOP_USB_TOP_SEL>,
			<&topckgen_clk CLK_TOP_UNIVPLL_D5_D4>,
			<&apmixedsys_clk CLK_APMIXED_USBPLL>;
		clock-names = "sys_clk",
			"ref_clk",
			"src_clk";
		phys = <&u2port0 PHY_TYPE_USB2>;
		mode = <2>;
		multipoint = <1>;
		num_eps = <16>;
		interrupt-names = "mc";
		dr_mode = "otg";
		usb-role-switch;
		port {
			musb_drd_switch: endpoint@0 {
				remote-endpoint = <&usb_role>;
			};
		};
	};

	u2phy0: usb-phy@11e40000 {
		compatible = "mediatek,generic-tphy-v2";
		/* reg = <0 0x11e40000 0 0x0300>; */
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "okay";
		u2port0: usb-phy@11e40000 {
			reg = <0 0x11e40000 0 0x700>;
			clocks = <&clk26m>;
			clock-names = "ref";
			#phy-cells = <1>;
			status = "okay";
		};
	};

	lk_charger: lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		/* enable_pe_plus; */
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <6500000>;
		fast_charge_voltage = <3000000>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		non_std_ac_charger_current = <500000>;
		charging_host_charger_current = <1500000>;
		ta_ac_charger_current = <3000000>;
		pd_charger_current = <500000>;

		/* battery temperature protection */
		temp_t4_threshold = <50>;
		temp_t3_threshold = <45>;
		temp_t1_threshold = <0>;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta_12v_support;
		ta_9v_support;

		pe_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		ta_ac_12v_input_current = <3200000>;
		ta_ac_9v_input_current = <3200000>;
		ta_ac_7v_input_current = <3200000>;
		pe_charger_current = <3000000>;
		vbat_threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		/* cable measurement impedance */
		cable_imp_threshold = <699>;
		vbat_cable_imp_threshold = <3900000>; /* uV */

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pd_vbus_low_bound = <5000000>;
		pd_vbus_upper_bound = <5000000>;
		vsys_watt = <5000000>;
		ibus_err = <14>;

		pd_stop_battery_soc = <80>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		/* dual charger */
		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pe40_stop_battery_soc = <80>;

		high_temp_to_leave_pe40 = <46>;
		high_temp_to_enter_pe40 = <39>;
		low_temp_to_leave_pe40 = <10>;
		low_temp_to_enter_pe40 = <16>;
		ibus_err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40_r_cable_1a_lower = <500>;
		pe40_r_cable_2a_lower = <351>;
		pe40_r_cable_3a_lower = <240>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6360_chg>;
		bootmode = <&chosen>;
		pmic = <&pmic>;

		algorithm_name = "Basic";
		charger_configuration= <0>;

		/* common */
		battery_cv = <4350000>;
		max_charger_voltage = <6500000>;
		min_charger_voltage = <4600000>;

		/* sw jeita */
		/* enable_sw_jeita; */
		jeita_temp_above_t4_cv = <4240000>;
		jeita_temp_t3_to_t4_cv = <4240000>;
		jeita_temp_t2_to_t3_cv = <4340000>;
		jeita_temp_t1_to_t2_cv = <4240000>;
		jeita_temp_t0_to_t1_cv = <4040000>;
		jeita_temp_below_t0_cv = <4040000>;
		temp_t4_thres = <50>;
		temp_t4_thres_minus_x_degree = <47>;
		temp_t3_thres = <45>;
		temp_t3_thres_minus_x_degree = <39>;
		temp_t2_thres = <10>;
		temp_t2_thres_plus_x_degree = <16>;
		temp_t1_thres = <0>;
		temp_t1_thres_plus_x_degree = <6>;
		temp_t0_thres = <0>;
		temp_t0_thres_plus_x_degree = <0>;
		temp_neg_10_thres = <0>;

		/* battery temperature protection */
		enable_min_charge_temp;
		min_charge_temp = <0>;
		min_charge_temp_plus_x_degree = <6>;
		max_charge_temp = <50>;
		max_charge_temp_minus_x_degree = <47>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		charging_host_charger_current = <1500000>;

		/* dynamic mivr */
		enable_dynamic_mivr;
		min_charger_voltage_1 = <4400000>;
		min_charger_voltage_2 = <4200000>;
		max_dmivr_charger_current = <1800000>;

		/* fast charging algo support indicator */
		enable_fast_charging_indicator;
	};
};

#include "mediatek/mt6833-clkitg.dtsi"
#include "mediatek/mt6833-disable-unused.dtsi"
#include "mediatek/mt6359p.dtsi"

&i2c5 {
	status = "okay";
	clock-frequency = <3400000>;
	#address-cells = <1>;
	#size-cells = <0>;

	subpmic_mtk: mt6360_pmu@34 {
		#interrupt-cells = <2>;
		status = "ok";
		compatible = "mediatek,mt6360_pmu";
		reg = <0x34>;
		wakeup-source;
		interrupt-controller;
		interrupt-parent = <&pio>;
		interrupts = <10 IRQ_TYPE_EDGE_FALLING>;
		interrupt-names = "IRQB";
		mt6360_chg: chg {
			compatible = "mediatek,mt6360_chg";
			vinovp = <14500000>;
			io-channels = <&mt6360_adc 0>, <&mt6360_adc 1>,
				      <&mt6360_adc 3>, <&mt6360_adc 4>,
				      <&mt6360_adc 5>, <&mt6360_adc 6>,
				      <&mt6360_adc 8>, <&mt6360_adc 10>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT",
					   "IBUS", "IBAT", "TEMP_JC", "TS";
			chg_name = "primary_chg";
			ichg = <2000000>;		/* uA */
			aicr = <500000>;		/* uA */
			mivr = <4400000>;		/* uV */
			cv = <4350000>;			/* uA */
			ieoc = <150000>;		/* uA */
			safety_timer = <12>;		/* hour */
			ircmp_resistor = <25000>;	/* uohm */
			ircmp_vclamp = <32000>;		/* uV */
			en_te = <1>;
			en_wdt = <1>;
			aicc_once = <1>;
			post_aicc = <1>;
			batoc_notify = <0>;
			charger = <&mt6360_chg>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&usb>;
			bc12_ref = <&mtk_ctd>;
			otg_vbus: usb-otg-vbus {
				regulator-compatible = "usb-otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4425000>;
				regulator-max-microvolt = <5825000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <3000000>;
			};
		};
		mt6360_adc: adc {
			compatible = "mediatek,mt6360_adc";
			#io-channel-cells = <1>;
		};
		mt6360_led: led {
			compatible = "mediatek,mt6360_led";
			rgbon_sync = <1>;
			iled  {
				#address-cells = <1>;
				#size-cells = <0>;
				led@0 {
					reg = <0>;
					label = "isink1";
				};
				led@1 {
					reg = <1>;
					label = "isink2";
				};
				led@2 {
					reg = <2>;
					label = "isink3";
				};
				led@3 {
					reg = <3>;
					label = "isink4";
				};
			};
			fled {
				#address-cells = <1>;
				#size-cells = <0>;
				flash@0 {
					reg = <0>;
					label = "mt6360_flash_ch1";
					led-max-microamp = <400000>;
					flash-max-microamp = <1500000>;
					flash-max-timeout = <1248000>;
					type = <0>;
					ct = <0>;
					part = <0>;
				};
				flash@1 {
					reg = <1>;
					label = "mt6360_flash_ch2";
					led-max-microamp = <400000>;
					flash-max-microamp = <1500000>;
					flash-max-timeout = <1248000>;
					type = <0>;
					ct = <1>;
					part = <0>;
				};
			};
		};
		pmic {
			compatible = "mediatek,mt6360_pmic";
			mt6360_mdla_buck_reg: buck1 {
				regulator-compatible = "BUCK1";
				regulator-name = "mt6360,buck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1300000>;
				regulator-allowed-modes = <0 2 3>;
				regulator-always-on;
			};
			buck2 {
				regulator-compatible = "BUCK2";
				regulator-name = "mt6360,buck2";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1300000>;
				regulator-allowed-modes = <0 2 3>;
			};
			ldo6 {
				regulator-compatible = "LDO6";
				regulator-name = "mt6360,ldo6";
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <2100000>;
				regulator-allowed-modes = <0 2>;
				regulator-always-on;
			};
			ldo7 {
				regulator-compatible = "LDO7";
				regulator-name = "mt6360,ldo7";
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <2100000>;
				regulator-allowed-modes = <0 2>;
				regulator-always-on;
			};
		};
		ldo {
			compatible = "mediatek,mt6360_ldo";
			mt_pmic_vfp_ldo_reg: ldo1 {
				regulator-compatible = "LDO1";
				regulator-name = "mt6360,ldo1";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3600000>;
				regulator-allowed-modes = <0 2>;
			};
			mt_pmic_vtp_ldo_reg: ldo2 {
				regulator-compatible = "LDO2";
				regulator-name = "vtp";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3600000>;
				regulator-allowed-modes = <0 2>;
			};
			mt_pmic_vmc_ldo_reg: ldo3 {
				regulator-compatible = "LDO3";
				regulator-name = "mt6360,ldo3";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3600000>;
				regulator-allowed-modes = <0 2>;
			};
			mt_pmic_vmch_ldo_reg: ldo5 {
				regulator-compatible = "LDO5";
				regulator-name = "mt6360,ldo5";
				regulator-min-microvolt = <2700000>;
				regulator-max-microvolt = <3600000>;
				regulator-allowed-modes = <0 2>;
			};
		};
	};
	mt6360_typec: usb_type_c@4e {
		compatible = "mediatek,usb_type_c";
		reg = <0x4e>;
		mt-dual,supported_modes = <0>; /* 0: dfp/ufp, 1: dfp, 2: ufp */
		mt-tcpc,name = "type_c_port0"; /* tcpc_device's name */
		/* 0: SNK Only, 1: SRC Only, 2: DRP, 3: Try.SRC, 4: Try.SNK */
		mt-tcpc,role_def = <4>;
		mt-tcpc,rp_level = <1>; /* 0: Default, 1: 1.5, 2: 3.0 */
		/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
		mt-tcpc,vconn_supply  = <1>;
		mt6360pd,intr_gpio = <&pio 11 0x0>;
		mt6360pd,intr_gpio_num = <11>;
		mt6360pd,pcb_gpio = <&pio 16 0x0>;
		mt6360pd,pcb_gpio_num = <16>;
		interrupt-parent = <&subpmic_mtk>;
		interrupts = <64 0>;
		interrupt-names = "usbid_evt";
		charger = <&mt6360_chg>;
		bootmode = <&chosen>;
		/* switch = <&typec_mux_switch>; */
		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext =
				<0x636029cf 0x00000000 0x00000000
				 0x00000000 0x00000000 0x07000000>;
			pd,mfrs = "RichtekTCPC";

			/*
			 *	VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
			 *	MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
			 *	MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
			 */
			pd,charging_policy= <0x31>;

			pd,source-pdo-size = <1>;
			/* 5V, 1500 mA */
			pd,source-pdo-data = <0x00019096>;
			pd,sink-pdo-size = <1>;
			pd,sink-pdo-data = <0x000190c8>;

			/*
			 * No DP, host + device
			 *	pd,id-vdo-size = <6>;
			 *	pd,id-vdo-data = <0xd14029cf 0x0 0x63600000
						 0x41800000 0x0 0x21800000>;
			 * With DP
			 *	pd,id-vdo-size = <6>;
			 *	pd,id-vdo-data = <0xd54029cf 0x0 0x63600000
						 0x41800000 0x0 0x21800000>;
			 */

			pd,id-vdo-size = <6>;
			pd,id-vdo-data = <0xd14029cf 0x0 0x63600000
					  0x41800000 0x0 0x21800000>;

			bat,nr = <1>;
			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <3000>;
			};
		};
		dpm_caps {
			local_dr_power;
			local_dr_data;
			// local_ext_power;
			local_usb_comm;
			// local_usb_suspend;
			// local_high_cap;
			// local_give_back;
			local_no_suspend;
			local_vconn_supply;

			// attempt_discover_cable_dfp;
			attempt_enter_dp_mode;
			attempt_discover_cable;
			attempt_discover_id;

			/* 0: disable, 1: prefer_snk, 2: prefer_src */
			pr_check = <0>;
			// pr_reject_as_source;
			// pr_reject_as_sink;
			// pr_check_gp_source;
			// pr_check_gp_sink;

			/* 0: disable, 1: prefer_ufp, 2: prefer_dfp */
			dr_check = <0>;
			// dr_reject_as_dfp;
			// dr_reject_as_ufp;
		};
		displayport {
			/* connection type = "both", "ufp_d", "dfp_d" */
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			//signal,dp_gen2;
			//usbr20_not_used;
			typec,receptacle;
			ufp_d {
				//pin_assignment,mode_a;
				//pin_assignment,mode_b;
				//pin_assignment,mode_c;
				//pin_assignment,mode_d;
				//pin_assignment,mode_e;
			};
			dfp_d {
				//pin_assignment,mode_a;
				//pin_assignment,mode_b;
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				//pin_assignment,mode_f;
			};
		};
	};
};

&pmic {
	interrupt-parent = <&pio>;
	interrupts = <118 IRQ_TYPE_LEVEL_HIGH 118 0>;

	mt6359p_batoc_throttle: mtk_battery_oc_throttling {
		compatible = "mediatek,mt6359p-battery_oc_throttling";
		oc-thd-h = <6800>;
		oc-thd-l = <8000>;
	};
};

&mt6359p_vsram_others_reg {
	regulator-always-on;
};

&mt6359p_vsram_md_reg {
	regulator-always-on;
};

&mt6359p_vgpu11_reg {
	regulator-always-on;
};

&mt6359p_vcore_reg {
	regulator-always-on;
};

&mt6359p_vpu_reg {
	regulator-always-on;
};

&mt6359p_vrf12_reg {
	regulator-always-on;
};

&mt6359p_va09_reg {
	regulator-always-on;
};

&mt6359p_vbbck_reg {
	regulator-always-on;
};

&mt6359p_vrfck_reg {
	regulator-always-on;
};

&mt6359p_vemc_reg {
	regulator-always-on;
};

&mt6359p_vufs_reg {
	regulator-always-on;
};

&mt6359p_vproc1_reg {
	regulator-always-on;
};

&mt6359p_vproc2_reg {
	regulator-always-on;
};

&mtk_gauge {
	charger = <&mt6360_chg>;
};
#include "mediatek/bat_setting/mt6833_battery_prop.dtsi"

&spmi {
	mt6315_3: mt6315@3 {
		compatible = "mediatek,mt6315", "mtk,spmi-pmic";
		reg = <0x3 0 0xb 1>;

		extbuck_debug {
			compatible = "mediatek,extbuck-debug";
		};
		mt6315_3_regulator: mt6315_3_regulator {
			compatible = "mediatek,mt6315_3-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;

			mt6315_3_vbuck1: 3_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "3_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};

			mt6315_3_vbuck3: 3_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "3_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};

			mt6315_3_vbuck4: 3_vbuck4 {
				regulator-compatible = "vbuck4";
				regulator-name = "3_vbuck4";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};
};
