axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
Two_bit_UpDown_PYNQ.v,verilog,xil_defaultlib,../../../../../../../../../Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/pynq_counter/pynq_counter.srcs/sources_1/new/Two_bit_UpDown_PYNQ.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_17,../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_19,../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_Two_bit_UpDown_PYNQ_0_0.v,verilog,xil_defaultlib,../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_Two_bit_UpDown_PYNQ_0_0/sim/design_1_Two_bit_UpDown_PYNQ_0_0.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_4,../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../pynq_counter.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.v,verilog,xil_defaultlib,../../../pynq_counter.gen/sources_1/bd/design_1/sim/design_1.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_wrapper.v,verilog,xil_defaultlib,../../../../../../../../../Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/pynq_counter/pynq_counter.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../pynq_counter.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
