// Seed: 1967665191
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wand id_4,
    input  tri0 id_5,
    output wire id_6,
    output wand id_7
);
  tri  id_9;
  wire id_10;
  assign id_9 = 1'h0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    input uwire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18,
    input supply1 id_19,
    output wand id_20,
    input wire id_21,
    input wand id_22
    , id_24
);
  assign id_14 = (1);
  module_0(
      id_2, id_18, id_13, id_13, id_16, id_16, id_18, id_20
  );
endmodule
