
module forward_dataflow_in_loop_VITIS_LOOP_4210_1_Loop_VITIS_LOOP_4101_1_proc57_Pipeline_VITIS_s (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,mul_i,zext_ln4101_cast_cast,div1_cast,v3091_address0,v3091_ce0,v3091_we0,v3091_d0,v3091_1_address0,v3091_1_ce0,v3091_1_we0,v3091_1_d0,v3091_2_address0,v3091_2_ce0,v3091_2_we0,v3091_2_d0,v3091_3_address0,v3091_3_ce0,v3091_3_we0,v3091_3_d0,v3091_4_address0,v3091_4_ce0,v3091_4_we0,v3091_4_d0,v3091_5_address0,v3091_5_ce0,v3091_5_we0,v3091_5_d0,v3091_6_address0,v3091_6_ce0,v3091_6_we0,v3091_6_d0,v3091_7_address0,v3091_7_ce0,v3091_7_we0,v3091_7_d0,v3091_8_address0,v3091_8_ce0,v3091_8_we0,v3091_8_d0,v3091_9_address0,v3091_9_ce0,v3091_9_we0,v3091_9_d0,v3091_10_address0,v3091_10_ce0,v3091_10_we0,v3091_10_d0,v3091_11_address0,v3091_11_ce0,v3091_11_we0,v3091_11_d0,v3091_12_address0,v3091_12_ce0,v3091_12_we0,v3091_12_d0,v3091_13_address0,v3091_13_ce0,v3091_13_we0,v3091_13_d0,v3091_14_address0,v3091_14_ce0,v3091_14_we0,v3091_14_d0,v3091_15_address0,v3091_15_ce0,v3091_15_we0,v3091_15_d0,v3091_16_address0,v3091_16_ce0,v3091_16_we0,v3091_16_d0,v3091_17_address0,v3091_17_ce0,v3091_17_we0,v3091_17_d0,v3091_18_address0,v3091_18_ce0,v3091_18_we0,v3091_18_d0,v3091_19_address0,v3091_19_ce0,v3091_19_we0,v3091_19_d0,v3091_20_address0,v3091_20_ce0,v3091_20_we0,v3091_20_d0,v3091_21_address0,v3091_21_ce0,v3091_21_we0,v3091_21_d0,v3091_22_address0,v3091_22_ce0,v3091_22_we0,v3091_22_d0,v3091_23_address0,v3091_23_ce0,v3091_23_we0,v3091_23_d0,v3091_24_address0,v3091_24_ce0,v3091_24_we0,v3091_24_d0,v3091_25_address0,v3091_25_ce0,v3091_25_we0,v3091_25_d0,v3091_26_address0,v3091_26_ce0,v3091_26_we0,v3091_26_d0,v3091_27_address0,v3091_27_ce0,v3091_27_we0,v3091_27_d0,v3091_28_address0,v3091_28_ce0,v3091_28_we0,v3091_28_d0,v3091_29_address0,v3091_29_ce0,v3091_29_we0,v3091_29_d0,v3091_30_address0,v3091_30_ce0,v3091_30_we0,v3091_30_d0,v3091_31_address0,v3091_31_ce0,v3091_31_we0,v3091_31_d0,v3091_32_address0,v3091_32_ce0,v3091_32_we0,v3091_32_d0,v3091_33_address0,v3091_33_ce0,v3091_33_we0,v3091_33_d0,v3091_34_address0,v3091_34_ce0,v3091_34_we0,v3091_34_d0,v3091_35_address0,v3091_35_ce0,v3091_35_we0,v3091_35_d0,zext_ln4101_1_cast_cast,div2_cast,v9028_0_0_0_address0,v9028_0_0_0_ce0,v9028_0_0_0_q0,v9028_0_1_0_address0,v9028_0_1_0_ce0,v9028_0_1_0_q0,v9028_0_2_0_address0,v9028_0_2_0_ce0,v9028_0_2_0_q0,v9028_1_0_0_address0,v9028_1_0_0_ce0,v9028_1_0_0_q0,v9028_1_1_0_address0,v9028_1_1_0_ce0,v9028_1_1_0_q0,v9028_1_2_0_address0,v9028_1_2_0_ce0,v9028_1_2_0_q0,v9028_2_0_0_address0,v9028_2_0_0_ce0,v9028_2_0_0_q0,v9028_2_1_0_address0,v9028_2_1_0_ce0,v9028_2_1_0_q0,v9028_2_2_0_address0,v9028_2_2_0_ce0,v9028_2_2_0_q0,v9028_3_0_0_address0,v9028_3_0_0_ce0,v9028_3_0_0_q0,v9028_3_1_0_address0,v9028_3_1_0_ce0,v9028_3_1_0_q0,v9028_3_2_0_address0,v9028_3_2_0_ce0,v9028_3_2_0_q0,v9028_0_0_1_address0,v9028_0_0_1_ce0,v9028_0_0_1_q0,v9028_0_1_1_address0,v9028_0_1_1_ce0,v9028_0_1_1_q0,v9028_0_2_1_address0,v9028_0_2_1_ce0,v9028_0_2_1_q0,v9028_1_0_1_address0,v9028_1_0_1_ce0,v9028_1_0_1_q0,v9028_1_1_1_address0,v9028_1_1_1_ce0,v9028_1_1_1_q0,v9028_1_2_1_address0,v9028_1_2_1_ce0,v9028_1_2_1_q0,v9028_2_0_1_address0,v9028_2_0_1_ce0,v9028_2_0_1_q0,v9028_2_1_1_address0,v9028_2_1_1_ce0,v9028_2_1_1_q0,v9028_2_2_1_address0,v9028_2_2_1_ce0,v9028_2_2_1_q0,v9028_3_0_1_address0,v9028_3_0_1_ce0,v9028_3_0_1_q0,v9028_3_1_1_address0,v9028_3_1_1_ce0,v9028_3_1_1_q0,v9028_3_2_1_address0,v9028_3_2_1_ce0,v9028_3_2_1_q0,v9028_0_0_2_address0,v9028_0_0_2_ce0,v9028_0_0_2_q0,v9028_0_1_2_address0,v9028_0_1_2_ce0,v9028_0_1_2_q0,v9028_0_2_2_address0,v9028_0_2_2_ce0,v9028_0_2_2_q0,v9028_1_0_2_address0,v9028_1_0_2_ce0,v9028_1_0_2_q0,v9028_1_1_2_address0,v9028_1_1_2_ce0,v9028_1_1_2_q0,v9028_1_2_2_address0,v9028_1_2_2_ce0,v9028_1_2_2_q0,v9028_2_0_2_address0,v9028_2_0_2_ce0,v9028_2_0_2_q0,v9028_2_1_2_address0,v9028_2_1_2_ce0,v9028_2_1_2_q0,v9028_2_2_2_address0,v9028_2_2_2_ce0,v9028_2_2_2_q0,v9028_3_0_2_address0,v9028_3_0_2_ce0,v9028_3_0_2_q0,v9028_3_1_2_address0,v9028_3_1_2_ce0,v9028_3_1_2_q0,v9028_3_2_2_address0,v9028_3_2_2_ce0,v9028_3_2_2_q0);  
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] mul_i;
input  [1:0] zext_ln4101_cast_cast;
input  [1:0] div1_cast;
output  [4:0] v3091_address0;
output   v3091_ce0;
output   v3091_we0;
output  [7:0] v3091_d0;
output  [4:0] v3091_1_address0;
output   v3091_1_ce0;
output   v3091_1_we0;
output  [7:0] v3091_1_d0;
output  [4:0] v3091_2_address0;
output   v3091_2_ce0;
output   v3091_2_we0;
output  [7:0] v3091_2_d0;
output  [4:0] v3091_3_address0;
output   v3091_3_ce0;
output   v3091_3_we0;
output  [7:0] v3091_3_d0;
output  [4:0] v3091_4_address0;
output   v3091_4_ce0;
output   v3091_4_we0;
output  [7:0] v3091_4_d0;
output  [4:0] v3091_5_address0;
output   v3091_5_ce0;
output   v3091_5_we0;
output  [7:0] v3091_5_d0;
output  [4:0] v3091_6_address0;
output   v3091_6_ce0;
output   v3091_6_we0;
output  [7:0] v3091_6_d0;
output  [4:0] v3091_7_address0;
output   v3091_7_ce0;
output   v3091_7_we0;
output  [7:0] v3091_7_d0;
output  [4:0] v3091_8_address0;
output   v3091_8_ce0;
output   v3091_8_we0;
output  [7:0] v3091_8_d0;
output  [4:0] v3091_9_address0;
output   v3091_9_ce0;
output   v3091_9_we0;
output  [7:0] v3091_9_d0;
output  [4:0] v3091_10_address0;
output   v3091_10_ce0;
output   v3091_10_we0;
output  [7:0] v3091_10_d0;
output  [4:0] v3091_11_address0;
output   v3091_11_ce0;
output   v3091_11_we0;
output  [7:0] v3091_11_d0;
output  [4:0] v3091_12_address0;
output   v3091_12_ce0;
output   v3091_12_we0;
output  [7:0] v3091_12_d0;
output  [4:0] v3091_13_address0;
output   v3091_13_ce0;
output   v3091_13_we0;
output  [7:0] v3091_13_d0;
output  [4:0] v3091_14_address0;
output   v3091_14_ce0;
output   v3091_14_we0;
output  [7:0] v3091_14_d0;
output  [4:0] v3091_15_address0;
output   v3091_15_ce0;
output   v3091_15_we0;
output  [7:0] v3091_15_d0;
output  [4:0] v3091_16_address0;
output   v3091_16_ce0;
output   v3091_16_we0;
output  [7:0] v3091_16_d0;
output  [4:0] v3091_17_address0;
output   v3091_17_ce0;
output   v3091_17_we0;
output  [7:0] v3091_17_d0;
output  [4:0] v3091_18_address0;
output   v3091_18_ce0;
output   v3091_18_we0;
output  [7:0] v3091_18_d0;
output  [4:0] v3091_19_address0;
output   v3091_19_ce0;
output   v3091_19_we0;
output  [7:0] v3091_19_d0;
output  [4:0] v3091_20_address0;
output   v3091_20_ce0;
output   v3091_20_we0;
output  [7:0] v3091_20_d0;
output  [4:0] v3091_21_address0;
output   v3091_21_ce0;
output   v3091_21_we0;
output  [7:0] v3091_21_d0;
output  [4:0] v3091_22_address0;
output   v3091_22_ce0;
output   v3091_22_we0;
output  [7:0] v3091_22_d0;
output  [4:0] v3091_23_address0;
output   v3091_23_ce0;
output   v3091_23_we0;
output  [7:0] v3091_23_d0;
output  [4:0] v3091_24_address0;
output   v3091_24_ce0;
output   v3091_24_we0;
output  [7:0] v3091_24_d0;
output  [4:0] v3091_25_address0;
output   v3091_25_ce0;
output   v3091_25_we0;
output  [7:0] v3091_25_d0;
output  [4:0] v3091_26_address0;
output   v3091_26_ce0;
output   v3091_26_we0;
output  [7:0] v3091_26_d0;
output  [4:0] v3091_27_address0;
output   v3091_27_ce0;
output   v3091_27_we0;
output  [7:0] v3091_27_d0;
output  [4:0] v3091_28_address0;
output   v3091_28_ce0;
output   v3091_28_we0;
output  [7:0] v3091_28_d0;
output  [4:0] v3091_29_address0;
output   v3091_29_ce0;
output   v3091_29_we0;
output  [7:0] v3091_29_d0;
output  [4:0] v3091_30_address0;
output   v3091_30_ce0;
output   v3091_30_we0;
output  [7:0] v3091_30_d0;
output  [4:0] v3091_31_address0;
output   v3091_31_ce0;
output   v3091_31_we0;
output  [7:0] v3091_31_d0;
output  [4:0] v3091_32_address0;
output   v3091_32_ce0;
output   v3091_32_we0;
output  [7:0] v3091_32_d0;
output  [4:0] v3091_33_address0;
output   v3091_33_ce0;
output   v3091_33_we0;
output  [7:0] v3091_33_d0;
output  [4:0] v3091_34_address0;
output   v3091_34_ce0;
output   v3091_34_we0;
output  [7:0] v3091_34_d0;
output  [4:0] v3091_35_address0;
output   v3091_35_ce0;
output   v3091_35_we0;
output  [7:0] v3091_35_d0;
input  [1:0] zext_ln4101_1_cast_cast;
input  [1:0] div2_cast;
output  [10:0] v9028_0_0_0_address0;
output   v9028_0_0_0_ce0;
input  [7:0] v9028_0_0_0_q0;
output  [10:0] v9028_0_1_0_address0;
output   v9028_0_1_0_ce0;
input  [7:0] v9028_0_1_0_q0;
output  [10:0] v9028_0_2_0_address0;
output   v9028_0_2_0_ce0;
input  [7:0] v9028_0_2_0_q0;
output  [10:0] v9028_1_0_0_address0;
output   v9028_1_0_0_ce0;
input  [7:0] v9028_1_0_0_q0;
output  [10:0] v9028_1_1_0_address0;
output   v9028_1_1_0_ce0;
input  [7:0] v9028_1_1_0_q0;
output  [10:0] v9028_1_2_0_address0;
output   v9028_1_2_0_ce0;
input  [7:0] v9028_1_2_0_q0;
output  [10:0] v9028_2_0_0_address0;
output   v9028_2_0_0_ce0;
input  [7:0] v9028_2_0_0_q0;
output  [10:0] v9028_2_1_0_address0;
output   v9028_2_1_0_ce0;
input  [7:0] v9028_2_1_0_q0;
output  [10:0] v9028_2_2_0_address0;
output   v9028_2_2_0_ce0;
input  [7:0] v9028_2_2_0_q0;
output  [10:0] v9028_3_0_0_address0;
output   v9028_3_0_0_ce0;
input  [7:0] v9028_3_0_0_q0;
output  [10:0] v9028_3_1_0_address0;
output   v9028_3_1_0_ce0;
input  [7:0] v9028_3_1_0_q0;
output  [10:0] v9028_3_2_0_address0;
output   v9028_3_2_0_ce0;
input  [7:0] v9028_3_2_0_q0;
output  [10:0] v9028_0_0_1_address0;
output   v9028_0_0_1_ce0;
input  [7:0] v9028_0_0_1_q0;
output  [10:0] v9028_0_1_1_address0;
output   v9028_0_1_1_ce0;
input  [7:0] v9028_0_1_1_q0;
output  [10:0] v9028_0_2_1_address0;
output   v9028_0_2_1_ce0;
input  [7:0] v9028_0_2_1_q0;
output  [10:0] v9028_1_0_1_address0;
output   v9028_1_0_1_ce0;
input  [7:0] v9028_1_0_1_q0;
output  [10:0] v9028_1_1_1_address0;
output   v9028_1_1_1_ce0;
input  [7:0] v9028_1_1_1_q0;
output  [10:0] v9028_1_2_1_address0;
output   v9028_1_2_1_ce0;
input  [7:0] v9028_1_2_1_q0;
output  [10:0] v9028_2_0_1_address0;
output   v9028_2_0_1_ce0;
input  [7:0] v9028_2_0_1_q0;
output  [10:0] v9028_2_1_1_address0;
output   v9028_2_1_1_ce0;
input  [7:0] v9028_2_1_1_q0;
output  [10:0] v9028_2_2_1_address0;
output   v9028_2_2_1_ce0;
input  [7:0] v9028_2_2_1_q0;
output  [10:0] v9028_3_0_1_address0;
output   v9028_3_0_1_ce0;
input  [7:0] v9028_3_0_1_q0;
output  [10:0] v9028_3_1_1_address0;
output   v9028_3_1_1_ce0;
input  [7:0] v9028_3_1_1_q0;
output  [10:0] v9028_3_2_1_address0;
output   v9028_3_2_1_ce0;
input  [7:0] v9028_3_2_1_q0;
output  [10:0] v9028_0_0_2_address0;
output   v9028_0_0_2_ce0;
input  [7:0] v9028_0_0_2_q0;
output  [10:0] v9028_0_1_2_address0;
output   v9028_0_1_2_ce0;
input  [7:0] v9028_0_1_2_q0;
output  [10:0] v9028_0_2_2_address0;
output   v9028_0_2_2_ce0;
input  [7:0] v9028_0_2_2_q0;
output  [10:0] v9028_1_0_2_address0;
output   v9028_1_0_2_ce0;
input  [7:0] v9028_1_0_2_q0;
output  [10:0] v9028_1_1_2_address0;
output   v9028_1_1_2_ce0;
input  [7:0] v9028_1_1_2_q0;
output  [10:0] v9028_1_2_2_address0;
output   v9028_1_2_2_ce0;
input  [7:0] v9028_1_2_2_q0;
output  [10:0] v9028_2_0_2_address0;
output   v9028_2_0_2_ce0;
input  [7:0] v9028_2_0_2_q0;
output  [10:0] v9028_2_1_2_address0;
output   v9028_2_1_2_ce0;
input  [7:0] v9028_2_1_2_q0;
output  [10:0] v9028_2_2_2_address0;
output   v9028_2_2_2_ce0;
input  [7:0] v9028_2_2_2_q0;
output  [10:0] v9028_3_0_2_address0;
output   v9028_3_0_2_ce0;
input  [7:0] v9028_3_0_2_q0;
output  [10:0] v9028_3_1_2_address0;
output   v9028_3_1_2_ce0;
input  [7:0] v9028_3_1_2_q0;
output  [10:0] v9028_3_2_2_address0;
output   v9028_3_2_2_ce0;
input  [7:0] v9028_3_2_2_q0;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln4101_fu_1434_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln4102450_reg_1278;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] zext_ln4101_1_cast_cast_cast_cast_fu_1303_p1;
reg   [3:0] zext_ln4101_1_cast_cast_cast_cast_reg_1959;
wire   [3:0] zext_ln4101_cast_cast_cast_cast_fu_1311_p1;
reg   [3:0] zext_ln4101_cast_cast_cast_cast_reg_1964;
wire   [2:0] v3038_mid2_fu_1380_p3;
reg   [2:0] v3038_mid2_reg_1969;
wire   [2:0] v3037_fu_1388_p3;
reg   [2:0] v3037_reg_1975;
wire   [0:0] icmp_ln4103_fu_1422_p2;
reg   [0:0] icmp_ln4103_reg_1981;
wire   [0:0] icmp_ln4102_fu_1428_p2;
reg   [0:0] icmp_ln4102_reg_1986;
reg   [0:0] icmp_ln4101_reg_1991;
wire   [6:0] tmp_62_fu_1504_p4;
reg   [6:0] tmp_62_reg_1995;
wire   [1:0] empty_169_fu_1559_p2;
reg   [1:0] empty_169_reg_2001;
reg   [2:0] tmp_138_reg_2006;
reg   [2:0] tmp_140_reg_2011;
wire   [4:0] add_ln4176_1_fu_1642_p2;
reg   [4:0] add_ln4176_1_reg_2016;
wire   [1:0] add_ln4106_fu_1653_p2;
reg   [1:0] add_ln4106_reg_2021;
reg   [2:0] tmp_143_reg_2047;
reg   [2:0] tmp_144_reg_2052;
wire   [63:0] zext_ln4176_2_fu_1782_p1;
reg   [63:0] zext_ln4176_2_reg_2057;
reg   [0:0] ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_icmp_ln4103449_phi_fu_1292_p4;
wire   [63:0] zext_ln4106_fu_1668_p1;
wire   [63:0] zext_ln4112_1_fu_1796_p1;
wire   [63:0] zext_ln4118_1_fu_1811_p1;
wire   [63:0] zext_ln4108_2_fu_1828_p1;
wire   [63:0] zext_ln4114_fu_1842_p1;
wire   [63:0] zext_ln4120_fu_1856_p1;
wire   [63:0] zext_ln4110_2_fu_1873_p1;
wire   [63:0] zext_ln4116_fu_1887_p1;
wire   [63:0] zext_ln4122_fu_1901_p1;
reg   [4:0] indvar_flatten12444_fu_256;
wire   [4:0] add_ln4101_1_fu_1416_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten12444_load;
reg   [5:0] v3036445_fu_260;
wire   [5:0] v3036_fu_1469_p3;
reg   [3:0] indvar_flatten446_fu_264;
wire   [3:0] select_ln4102_1_fu_1408_p3;
reg   [3:0] ap_sig_allocacmp_indvar_flatten446_load;
reg   [2:0] v3037447_fu_268;
reg   [2:0] ap_sig_allocacmp_v3037447_load;
reg   [2:0] v3038448_fu_272;
wire   [2:0] v3038_fu_1396_p2;
reg   [2:0] ap_sig_allocacmp_v3038448_load;
reg    v9028_0_0_0_ce0_local;
reg    v9028_1_0_0_ce0_local;
reg    v9028_2_0_0_ce0_local;
reg    v9028_3_0_0_ce0_local;
reg    v9028_0_0_1_ce0_local;
reg    v9028_0_0_2_ce0_local;
reg    v9028_0_1_0_ce0_local;
reg    v9028_0_1_1_ce0_local;
reg    v9028_0_1_2_ce0_local;
reg    v9028_0_2_0_ce0_local;
reg    v9028_0_2_1_ce0_local;
reg    v9028_0_2_2_ce0_local;
reg    v9028_1_0_1_ce0_local;
reg    v9028_1_0_2_ce0_local;
reg    v9028_1_1_0_ce0_local;
reg    v9028_1_1_1_ce0_local;
reg    v9028_1_1_2_ce0_local;
reg    v9028_1_2_0_ce0_local;
reg    v9028_1_2_1_ce0_local;
reg    v9028_1_2_2_ce0_local;
reg    v9028_2_0_1_ce0_local;
reg    v9028_2_0_2_ce0_local;
reg    v9028_2_1_0_ce0_local;
reg    v9028_2_1_1_ce0_local;
reg    v9028_2_1_2_ce0_local;
reg    v9028_2_2_0_ce0_local;
reg    v9028_2_2_1_ce0_local;
reg    v9028_2_2_2_ce0_local;
reg    v9028_3_0_1_ce0_local;
reg    v9028_3_0_2_ce0_local;
reg    v9028_3_1_0_ce0_local;
reg    v9028_3_1_1_ce0_local;
reg    v9028_3_1_2_ce0_local;
reg    v9028_3_2_0_ce0_local;
reg    v9028_3_2_1_ce0_local;
reg    v9028_3_2_2_ce0_local;
reg    v3091_35_we0_local;
reg    v3091_35_ce0_local;
reg    v3091_26_we0_local;
reg    v3091_26_ce0_local;
reg    v3091_17_we0_local;
reg    v3091_17_ce0_local;
reg    v3091_8_we0_local;
reg    v3091_8_ce0_local;
reg    v3091_34_we0_local;
reg    v3091_34_ce0_local;
reg    v3091_33_we0_local;
reg    v3091_33_ce0_local;
reg    v3091_32_we0_local;
reg    v3091_32_ce0_local;
reg    v3091_31_we0_local;
reg    v3091_31_ce0_local;
reg    v3091_30_we0_local;
reg    v3091_30_ce0_local;
reg    v3091_29_we0_local;
reg    v3091_29_ce0_local;
reg    v3091_28_we0_local;
reg    v3091_28_ce0_local;
reg    v3091_27_we0_local;
reg    v3091_27_ce0_local;
reg    v3091_25_we0_local;
reg    v3091_25_ce0_local;
reg    v3091_24_we0_local;
reg    v3091_24_ce0_local;
reg    v3091_23_we0_local;
reg    v3091_23_ce0_local;
reg    v3091_22_we0_local;
reg    v3091_22_ce0_local;
reg    v3091_21_we0_local;
reg    v3091_21_ce0_local;
reg    v3091_20_we0_local;
reg    v3091_20_ce0_local;
reg    v3091_19_we0_local;
reg    v3091_19_ce0_local;
reg    v3091_18_we0_local;
reg    v3091_18_ce0_local;
reg    v3091_16_we0_local;
reg    v3091_16_ce0_local;
reg    v3091_15_we0_local;
reg    v3091_15_ce0_local;
reg    v3091_14_we0_local;
reg    v3091_14_ce0_local;
reg    v3091_13_we0_local;
reg    v3091_13_ce0_local;
reg    v3091_12_we0_local;
reg    v3091_12_ce0_local;
reg    v3091_11_we0_local;
reg    v3091_11_ce0_local;
reg    v3091_10_we0_local;
reg    v3091_10_ce0_local;
reg    v3091_9_we0_local;
reg    v3091_9_ce0_local;
reg    v3091_7_we0_local;
reg    v3091_7_ce0_local;
reg    v3091_6_we0_local;
reg    v3091_6_ce0_local;
reg    v3091_5_we0_local;
reg    v3091_5_ce0_local;
reg    v3091_4_we0_local;
reg    v3091_4_ce0_local;
reg    v3091_3_we0_local;
reg    v3091_3_ce0_local;
reg    v3091_2_we0_local;
reg    v3091_2_ce0_local;
reg    v3091_1_we0_local;
reg    v3091_1_ce0_local;
reg    v3091_we0_local;
reg    v3091_ce0_local;
wire  signed [2:0] zext_ln4101_1_cast_cast_cast_fu_1299_p1;
wire  signed [2:0] zext_ln4101_cast_cast_cast_fu_1307_p1;
wire   [2:0] select_ln4101_fu_1352_p3;
wire   [0:0] or_ln4101_fu_1368_p2;
wire   [2:0] select_ln4101_1_fu_1360_p3;
wire   [2:0] add_ln4102_fu_1374_p2;
wire   [3:0] add_ln4102_1_fu_1402_p2;
wire   [5:0] add_ln4101_fu_1463_p2;
wire   [2:0] lshr_ln_fu_1481_p4;
wire   [8:0] zext_ln4101_fu_1477_p1;
wire   [8:0] empty_fu_1499_p2;
wire   [2:0] mul_ln4102_fu_1520_p0;
wire   [4:0] mul_ln4102_fu_1520_p1;
wire   [6:0] mul_ln4102_fu_1520_p2;
wire   [1:0] tmp_fu_1526_p4;
wire   [3:0] tmp_s_fu_1491_p3;
wire   [3:0] zext_ln4176_fu_1536_p1;
wire   [3:0] add_ln4176_fu_1540_p2;
wire   [3:0] zext_ln4102_fu_1514_p1;
wire   [3:0] empty_168_fu_1554_p2;
wire   [3:0] empty_170_fu_1564_p2;
wire   [3:0] mul11_fu_1574_p0;
wire   [5:0] mul11_fu_1574_p1;
wire   [8:0] mul11_fu_1574_p2;
wire   [3:0] empty_171_fu_1590_p2;
wire   [3:0] mul8_fu_1600_p0;
wire   [5:0] mul8_fu_1600_p1;
wire   [8:0] mul8_fu_1600_p2;
wire   [2:0] mul_ln4103_fu_1622_p0;
wire   [4:0] mul_ln4103_fu_1622_p1;
wire   [6:0] mul_ln4103_fu_1622_p2;
wire   [1:0] tmp_142_fu_1628_p4;
wire   [4:0] tmp_137_fu_1546_p3;
wire   [4:0] zext_ln4176_1_fu_1638_p1;
wire   [3:0] zext_ln4103_fu_1616_p1;
wire   [10:0] tmp_65_fu_1658_p4;
wire   [3:0] add_ln4105_fu_1648_p2;
wire   [3:0] add_ln4107_fu_1676_p2;
wire   [3:0] mul_ln4108_fu_1686_p0;
wire   [5:0] mul_ln4108_fu_1686_p1;
wire   [8:0] mul_ln4108_fu_1686_p2;
wire   [3:0] add_ln4109_fu_1702_p2;
wire   [3:0] mul_ln4110_fu_1712_p0;
wire   [5:0] mul_ln4110_fu_1712_p1;
wire   [8:0] mul_ln4110_fu_1712_p2;
wire   [8:0] tmp_63_fu_1733_p3;
wire   [8:0] zext_ln4112_fu_1748_p1;
wire   [8:0] add_ln4112_fu_1751_p2;
wire   [8:0] zext_ln4118_fu_1765_p1;
wire   [8:0] add_ln4118_fu_1768_p2;
wire   [10:0] tmp_66_fu_1789_p3;
wire   [10:0] tmp_67_fu_1804_p3;
wire   [10:0] tmp_64_fu_1740_p4;
wire   [10:0] zext_ln4108_1_fu_1819_p1;
wire   [10:0] add_ln4108_fu_1822_p2;
wire   [10:0] tmp_139_fu_1757_p3;
wire   [10:0] add_ln4114_fu_1836_p2;
wire   [10:0] tmp_141_fu_1774_p3;
wire   [10:0] add_ln4120_fu_1850_p2;
wire   [10:0] zext_ln4110_1_fu_1864_p1;
wire   [10:0] add_ln4110_fu_1867_p2;
wire   [10:0] add_ln4116_fu_1881_p2;
wire   [10:0] add_ln4122_fu_1895_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [8:0] mul11_fu_1574_p00;
wire   [8:0] mul8_fu_1600_p00;
wire   [6:0] mul_ln4102_fu_1520_p00;
wire   [6:0] mul_ln4103_fu_1622_p00;
wire   [8:0] mul_ln4108_fu_1686_p00;
wire   [8:0] mul_ln4110_fu_1712_p00;
reg    ap_condition_1372;
reg    ap_condition_1377;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 indvar_flatten12444_fu_256 = 5'd0;
#0 v3036445_fu_260 = 6'd0;
#0 indvar_flatten446_fu_264 = 4'd0;
#0 v3037447_fu_268 = 3'd0;
#0 v3038448_fu_272 = 3'd0;
#0 ap_done_reg = 1'b0;
end
forward_mul_3ns_5ns_7_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 3 ),.din1_WIDTH( 5 ),.dout_WIDTH( 7 ))
mul_3ns_5ns_7_1_1_U7189(.din0(mul_ln4102_fu_1520_p0),.din1(mul_ln4102_fu_1520_p1),.dout(mul_ln4102_fu_1520_p2));
forward_mul_4ns_6ns_9_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 4 ),.din1_WIDTH( 6 ),.dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U7190(.din0(mul11_fu_1574_p0),.din1(mul11_fu_1574_p1),.dout(mul11_fu_1574_p2));
forward_mul_4ns_6ns_9_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 4 ),.din1_WIDTH( 6 ),.dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U7191(.din0(mul8_fu_1600_p0),.din1(mul8_fu_1600_p1),.dout(mul8_fu_1600_p2));
forward_mul_3ns_5ns_7_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 3 ),.din1_WIDTH( 5 ),.dout_WIDTH( 7 ))
mul_3ns_5ns_7_1_1_U7192(.din0(mul_ln4103_fu_1622_p0),.din1(mul_ln4103_fu_1622_p1),.dout(mul_ln4103_fu_1622_p2));
forward_mul_4ns_6ns_9_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 4 ),.din1_WIDTH( 6 ),.dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U7193(.din0(mul_ln4108_fu_1686_p0),.din1(mul_ln4108_fu_1686_p1),.dout(mul_ln4108_fu_1686_p2));
forward_mul_4ns_6ns_9_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 4 ),.din1_WIDTH( 6 ),.dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U7194(.din0(mul_ln4110_fu_1712_p0),.din1(mul_ln4110_fu_1712_p1),.dout(mul_ln4110_fu_1712_p2));
forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1377)) begin
            icmp_ln4102450_reg_1278 <= icmp_ln4102_reg_1986;
        end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            icmp_ln4102450_reg_1278 <= 1'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten12444_fu_256 <= add_ln4101_1_fu_1416_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12444_fu_256 <= 5'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten446_fu_264 <= select_ln4102_1_fu_1408_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten446_fu_264 <= 4'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v3036445_fu_260 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v3036445_fu_260 <= v3036_fu_1469_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            v3037447_fu_268 <= v3037_fu_1388_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            v3037447_fu_268 <= 3'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            v3038448_fu_272 <= v3038_fu_1396_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            v3038448_fu_272 <= 3'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln4106_reg_2021 <= add_ln4106_fu_1653_p2;
        add_ln4176_1_reg_2016 <= add_ln4176_1_fu_1642_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_169_reg_2001 <= empty_169_fu_1559_p2;
        icmp_ln4101_reg_1991 <= icmp_ln4101_fu_1434_p2;
        tmp_138_reg_2006 <= {{mul11_fu_1574_p2[8:6]}};
        tmp_140_reg_2011 <= {{mul8_fu_1600_p2[8:6]}};
        tmp_143_reg_2047 <= {{mul_ln4108_fu_1686_p2[8:6]}};
        tmp_144_reg_2052 <= {{mul_ln4110_fu_1712_p2[8:6]}};
        tmp_62_reg_1995 <= {{empty_fu_1499_p2[8:2]}};
        v3037_reg_1975 <= v3037_fu_1388_p3;
        v3038_mid2_reg_1969 <= v3038_mid2_fu_1380_p3;
        zext_ln4101_1_cast_cast_cast_cast_reg_1959[2 : 0] <= zext_ln4101_1_cast_cast_cast_cast_fu_1303_p1[2 : 0];
        zext_ln4101_cast_cast_cast_cast_reg_1964[2 : 0] <= zext_ln4101_cast_cast_cast_cast_fu_1311_p1[2 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln4102_reg_1986 <= icmp_ln4102_fu_1428_p2;
        icmp_ln4103_reg_1981 <= icmp_ln4103_fu_1422_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        zext_ln4176_2_reg_2057[4 : 0] <= zext_ln4176_2_fu_1782_p1[4 : 0];
    end
end
always @ (*) begin
    if (((icmp_ln4101_fu_1434_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1372)) begin
            ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4 = icmp_ln4102_reg_1986;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4 = icmp_ln4102_reg_1986;
        end
    end else begin
        ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4 = icmp_ln4102_reg_1986;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1372)) begin
            ap_phi_mux_icmp_ln4103449_phi_fu_1292_p4 = icmp_ln4103_reg_1981;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln4103449_phi_fu_1292_p4 = 1'd1;
        end else begin
            ap_phi_mux_icmp_ln4103449_phi_fu_1292_p4 = icmp_ln4103_reg_1981;
        end
    end else begin
        ap_phi_mux_icmp_ln4103449_phi_fu_1292_p4 = icmp_ln4103_reg_1981;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12444_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12444_load = indvar_flatten12444_fu_256;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten446_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten446_load = indvar_flatten446_fu_264;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v3037447_load = 3'd0;
    end else begin
        ap_sig_allocacmp_v3037447_load = v3037447_fu_268;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v3038448_load = 3'd0;
    end else begin
        ap_sig_allocacmp_v3038448_load = v3038448_fu_272;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_10_ce0_local = 1'b1;
    end else begin
        v3091_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_10_we0_local = 1'b1;
    end else begin
        v3091_10_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_11_ce0_local = 1'b1;
    end else begin
        v3091_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_11_we0_local = 1'b1;
    end else begin
        v3091_11_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_12_ce0_local = 1'b1;
    end else begin
        v3091_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_12_we0_local = 1'b1;
    end else begin
        v3091_12_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_13_ce0_local = 1'b1;
    end else begin
        v3091_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_13_we0_local = 1'b1;
    end else begin
        v3091_13_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_14_ce0_local = 1'b1;
    end else begin
        v3091_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_14_we0_local = 1'b1;
    end else begin
        v3091_14_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_15_ce0_local = 1'b1;
    end else begin
        v3091_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_15_we0_local = 1'b1;
    end else begin
        v3091_15_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_16_ce0_local = 1'b1;
    end else begin
        v3091_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_16_we0_local = 1'b1;
    end else begin
        v3091_16_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_17_ce0_local = 1'b1;
    end else begin
        v3091_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_17_we0_local = 1'b1;
    end else begin
        v3091_17_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_18_ce0_local = 1'b1;
    end else begin
        v3091_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_18_we0_local = 1'b1;
    end else begin
        v3091_18_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_19_ce0_local = 1'b1;
    end else begin
        v3091_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_19_we0_local = 1'b1;
    end else begin
        v3091_19_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_1_ce0_local = 1'b1;
    end else begin
        v3091_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_1_we0_local = 1'b1;
    end else begin
        v3091_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_20_ce0_local = 1'b1;
    end else begin
        v3091_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_20_we0_local = 1'b1;
    end else begin
        v3091_20_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_21_ce0_local = 1'b1;
    end else begin
        v3091_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_21_we0_local = 1'b1;
    end else begin
        v3091_21_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_22_ce0_local = 1'b1;
    end else begin
        v3091_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_22_we0_local = 1'b1;
    end else begin
        v3091_22_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_23_ce0_local = 1'b1;
    end else begin
        v3091_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_23_we0_local = 1'b1;
    end else begin
        v3091_23_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_24_ce0_local = 1'b1;
    end else begin
        v3091_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_24_we0_local = 1'b1;
    end else begin
        v3091_24_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_25_ce0_local = 1'b1;
    end else begin
        v3091_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_25_we0_local = 1'b1;
    end else begin
        v3091_25_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_26_ce0_local = 1'b1;
    end else begin
        v3091_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_26_we0_local = 1'b1;
    end else begin
        v3091_26_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_27_ce0_local = 1'b1;
    end else begin
        v3091_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_27_we0_local = 1'b1;
    end else begin
        v3091_27_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_28_ce0_local = 1'b1;
    end else begin
        v3091_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_28_we0_local = 1'b1;
    end else begin
        v3091_28_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_29_ce0_local = 1'b1;
    end else begin
        v3091_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_29_we0_local = 1'b1;
    end else begin
        v3091_29_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_2_ce0_local = 1'b1;
    end else begin
        v3091_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_2_we0_local = 1'b1;
    end else begin
        v3091_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_30_ce0_local = 1'b1;
    end else begin
        v3091_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_30_we0_local = 1'b1;
    end else begin
        v3091_30_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_31_ce0_local = 1'b1;
    end else begin
        v3091_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_31_we0_local = 1'b1;
    end else begin
        v3091_31_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_32_ce0_local = 1'b1;
    end else begin
        v3091_32_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_32_we0_local = 1'b1;
    end else begin
        v3091_32_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_33_ce0_local = 1'b1;
    end else begin
        v3091_33_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_33_we0_local = 1'b1;
    end else begin
        v3091_33_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_34_ce0_local = 1'b1;
    end else begin
        v3091_34_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_34_we0_local = 1'b1;
    end else begin
        v3091_34_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_35_ce0_local = 1'b1;
    end else begin
        v3091_35_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_35_we0_local = 1'b1;
    end else begin
        v3091_35_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_3_ce0_local = 1'b1;
    end else begin
        v3091_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_3_we0_local = 1'b1;
    end else begin
        v3091_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_4_ce0_local = 1'b1;
    end else begin
        v3091_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_4_we0_local = 1'b1;
    end else begin
        v3091_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_5_ce0_local = 1'b1;
    end else begin
        v3091_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_5_we0_local = 1'b1;
    end else begin
        v3091_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_6_ce0_local = 1'b1;
    end else begin
        v3091_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_6_we0_local = 1'b1;
    end else begin
        v3091_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_7_ce0_local = 1'b1;
    end else begin
        v3091_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_7_we0_local = 1'b1;
    end else begin
        v3091_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_8_ce0_local = 1'b1;
    end else begin
        v3091_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3091_8_we0_local = 1'b1;
    end else begin
        v3091_8_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_9_ce0_local = 1'b1;
    end else begin
        v3091_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_9_we0_local = 1'b1;
    end else begin
        v3091_9_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_ce0_local = 1'b1;
    end else begin
        v3091_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3091_we0_local = 1'b1;
    end else begin
        v3091_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v9028_0_0_0_ce0_local = 1'b1;
    end else begin
        v9028_0_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_0_1_ce0_local = 1'b1;
    end else begin
        v9028_0_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_0_2_ce0_local = 1'b1;
    end else begin
        v9028_0_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_1_0_ce0_local = 1'b1;
    end else begin
        v9028_0_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_1_1_ce0_local = 1'b1;
    end else begin
        v9028_0_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_1_2_ce0_local = 1'b1;
    end else begin
        v9028_0_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_2_0_ce0_local = 1'b1;
    end else begin
        v9028_0_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_2_1_ce0_local = 1'b1;
    end else begin
        v9028_0_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_0_2_2_ce0_local = 1'b1;
    end else begin
        v9028_0_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v9028_1_0_0_ce0_local = 1'b1;
    end else begin
        v9028_1_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_0_1_ce0_local = 1'b1;
    end else begin
        v9028_1_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_0_2_ce0_local = 1'b1;
    end else begin
        v9028_1_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_1_0_ce0_local = 1'b1;
    end else begin
        v9028_1_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_1_1_ce0_local = 1'b1;
    end else begin
        v9028_1_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_1_2_ce0_local = 1'b1;
    end else begin
        v9028_1_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_2_0_ce0_local = 1'b1;
    end else begin
        v9028_1_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_2_1_ce0_local = 1'b1;
    end else begin
        v9028_1_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_1_2_2_ce0_local = 1'b1;
    end else begin
        v9028_1_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v9028_2_0_0_ce0_local = 1'b1;
    end else begin
        v9028_2_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_0_1_ce0_local = 1'b1;
    end else begin
        v9028_2_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_0_2_ce0_local = 1'b1;
    end else begin
        v9028_2_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_1_0_ce0_local = 1'b1;
    end else begin
        v9028_2_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_1_1_ce0_local = 1'b1;
    end else begin
        v9028_2_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_1_2_ce0_local = 1'b1;
    end else begin
        v9028_2_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_2_0_ce0_local = 1'b1;
    end else begin
        v9028_2_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_2_1_ce0_local = 1'b1;
    end else begin
        v9028_2_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_2_2_2_ce0_local = 1'b1;
    end else begin
        v9028_2_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v9028_3_0_0_ce0_local = 1'b1;
    end else begin
        v9028_3_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_0_1_ce0_local = 1'b1;
    end else begin
        v9028_3_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_0_2_ce0_local = 1'b1;
    end else begin
        v9028_3_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_1_0_ce0_local = 1'b1;
    end else begin
        v9028_3_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_1_1_ce0_local = 1'b1;
    end else begin
        v9028_3_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_1_2_ce0_local = 1'b1;
    end else begin
        v9028_3_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_2_0_ce0_local = 1'b1;
    end else begin
        v9028_3_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_2_1_ce0_local = 1'b1;
    end else begin
        v9028_3_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v9028_3_2_2_ce0_local = 1'b1;
    end else begin
        v9028_3_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln4101_1_fu_1416_p2 = (ap_sig_allocacmp_indvar_flatten12444_load + 5'd1);
assign add_ln4101_fu_1463_p2 = (v3036445_fu_260 + 6'd4);
assign add_ln4102_1_fu_1402_p2 = (ap_sig_allocacmp_indvar_flatten446_load + 4'd1);
assign add_ln4102_fu_1374_p2 = (select_ln4101_fu_1352_p3 + 3'd3);
assign add_ln4105_fu_1648_p2 = (zext_ln4101_1_cast_cast_cast_cast_reg_1959 + zext_ln4103_fu_1616_p1);
assign add_ln4106_fu_1653_p2 = (tmp_142_fu_1628_p4 + div2_cast);
assign add_ln4107_fu_1676_p2 = (add_ln4105_fu_1648_p2 + 4'd1);
assign add_ln4108_fu_1822_p2 = (tmp_64_fu_1740_p4 + zext_ln4108_1_fu_1819_p1);
assign add_ln4109_fu_1702_p2 = (add_ln4105_fu_1648_p2 + 4'd2);
assign add_ln4110_fu_1867_p2 = (tmp_64_fu_1740_p4 + zext_ln4110_1_fu_1864_p1);
assign add_ln4112_fu_1751_p2 = (tmp_63_fu_1733_p3 + zext_ln4112_fu_1748_p1);
assign add_ln4114_fu_1836_p2 = (tmp_139_fu_1757_p3 + zext_ln4108_1_fu_1819_p1);
assign add_ln4116_fu_1881_p2 = (tmp_139_fu_1757_p3 + zext_ln4110_1_fu_1864_p1);
assign add_ln4118_fu_1768_p2 = (tmp_63_fu_1733_p3 + zext_ln4118_fu_1765_p1);
assign add_ln4120_fu_1850_p2 = (tmp_141_fu_1774_p3 + zext_ln4108_1_fu_1819_p1);
assign add_ln4122_fu_1895_p2 = (tmp_141_fu_1774_p3 + zext_ln4110_1_fu_1864_p1);
assign add_ln4176_1_fu_1642_p2 = (tmp_137_fu_1546_p3 + zext_ln4176_1_fu_1638_p1);
assign add_ln4176_fu_1540_p2 = (tmp_s_fu_1491_p3 + zext_ln4176_fu_1536_p1);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_condition_1372 = ((icmp_ln4101_reg_1991 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
always @ (*) begin
    ap_condition_1377 = ((icmp_ln4101_reg_1991 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign empty_168_fu_1554_p2 = (zext_ln4101_cast_cast_cast_cast_reg_1964 + zext_ln4102_fu_1514_p1);
assign empty_169_fu_1559_p2 = (tmp_fu_1526_p4 + div1_cast);
assign empty_170_fu_1564_p2 = (empty_168_fu_1554_p2 + 4'd1);
assign empty_171_fu_1590_p2 = (empty_168_fu_1554_p2 + 4'd2);
assign empty_fu_1499_p2 = (mul_i + zext_ln4101_fu_1477_p1);
assign icmp_ln4101_fu_1434_p2 = ((ap_sig_allocacmp_indvar_flatten12444_load == 5'd31) ? 1'b1 : 1'b0);
assign icmp_ln4102_fu_1428_p2 = ((select_ln4102_1_fu_1408_p3 == 4'd4) ? 1'b1 : 1'b0);
assign icmp_ln4103_fu_1422_p2 = ((v3038_fu_1396_p2 < 3'd6) ? 1'b1 : 1'b0);
assign lshr_ln_fu_1481_p4 = {{v3036_fu_1469_p3[4:2]}};
assign mul11_fu_1574_p0 = mul11_fu_1574_p00;
assign mul11_fu_1574_p00 = empty_170_fu_1564_p2;
assign mul11_fu_1574_p1 = 9'd22;
assign mul8_fu_1600_p0 = mul8_fu_1600_p00;
assign mul8_fu_1600_p00 = empty_171_fu_1590_p2;
assign mul8_fu_1600_p1 = 9'd22;
assign mul_ln4102_fu_1520_p0 = mul_ln4102_fu_1520_p00;
assign mul_ln4102_fu_1520_p00 = v3037_reg_1975;
assign mul_ln4102_fu_1520_p1 = 7'd11;
assign mul_ln4103_fu_1622_p0 = mul_ln4103_fu_1622_p00;
assign mul_ln4103_fu_1622_p00 = v3038_mid2_reg_1969;
assign mul_ln4103_fu_1622_p1 = 7'd11;
assign mul_ln4108_fu_1686_p0 = mul_ln4108_fu_1686_p00;
assign mul_ln4108_fu_1686_p00 = add_ln4107_fu_1676_p2;
assign mul_ln4108_fu_1686_p1 = 9'd22;
assign mul_ln4110_fu_1712_p0 = mul_ln4110_fu_1712_p00;
assign mul_ln4110_fu_1712_p00 = add_ln4109_fu_1702_p2;
assign mul_ln4110_fu_1712_p1 = 9'd22;
assign or_ln4101_fu_1368_p2 = (ap_phi_mux_icmp_ln4103449_phi_fu_1292_p4 | ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4);
assign select_ln4101_1_fu_1360_p3 = ((ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_v3038448_load);
assign select_ln4101_fu_1352_p3 = ((ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_v3037447_load);
assign select_ln4102_1_fu_1408_p3 = ((ap_phi_mux_icmp_ln4102450_phi_fu_1281_p4[0:0] == 1'b1) ? 4'd1 : add_ln4102_1_fu_1402_p2);
assign tmp_137_fu_1546_p3 = {{add_ln4176_fu_1540_p2}, {1'd0}};
assign tmp_139_fu_1757_p3 = {{add_ln4112_fu_1751_p2}, {2'd0}};
assign tmp_141_fu_1774_p3 = {{add_ln4118_fu_1768_p2}, {2'd0}};
assign tmp_142_fu_1628_p4 = {{mul_ln4103_fu_1622_p2[6:5]}};
assign tmp_62_fu_1504_p4 = {{empty_fu_1499_p2[8:2]}};
assign tmp_63_fu_1733_p3 = {{tmp_62_reg_1995}, {2'd0}};
assign tmp_64_fu_1740_p4 = {{{tmp_62_reg_1995}, {empty_169_reg_2001}}, {2'd0}};
assign tmp_65_fu_1658_p4 = {{{tmp_62_fu_1504_p4}, {empty_169_fu_1559_p2}}, {add_ln4106_fu_1653_p2}};
assign tmp_66_fu_1789_p3 = {{add_ln4112_fu_1751_p2}, {add_ln4106_reg_2021}};
assign tmp_67_fu_1804_p3 = {{add_ln4118_fu_1768_p2}, {add_ln4106_reg_2021}};
assign tmp_fu_1526_p4 = {{mul_ln4102_fu_1520_p2[6:5]}};
assign tmp_s_fu_1491_p3 = {{lshr_ln_fu_1481_p4}, {1'd0}};
assign v3036_fu_1469_p3 = ((icmp_ln4102450_reg_1278[0:0] == 1'b1) ? add_ln4101_fu_1463_p2 : v3036445_fu_260);
assign v3037_fu_1388_p3 = ((or_ln4101_fu_1368_p2[0:0] == 1'b1) ? select_ln4101_fu_1352_p3 : add_ln4102_fu_1374_p2);
assign v3038_fu_1396_p2 = (v3038_mid2_fu_1380_p3 + 3'd3);
assign v3038_mid2_fu_1380_p3 = ((or_ln4101_fu_1368_p2[0:0] == 1'b1) ? select_ln4101_1_fu_1360_p3 : 3'd0);
assign v3091_10_address0 = zext_ln4176_2_reg_2057;
assign v3091_10_ce0 = v3091_10_ce0_local;
assign v3091_10_d0 = v9028_2_2_1_q0;
assign v3091_10_we0 = v3091_10_we0_local;
assign v3091_11_address0 = zext_ln4176_2_reg_2057;
assign v3091_11_ce0 = v3091_11_ce0_local;
assign v3091_11_d0 = v9028_2_2_0_q0;
assign v3091_11_we0 = v3091_11_we0_local;
assign v3091_12_address0 = zext_ln4176_2_reg_2057;
assign v3091_12_ce0 = v3091_12_ce0_local;
assign v3091_12_d0 = v9028_2_1_2_q0;
assign v3091_12_we0 = v3091_12_we0_local;
assign v3091_13_address0 = zext_ln4176_2_reg_2057;
assign v3091_13_ce0 = v3091_13_ce0_local;
assign v3091_13_d0 = v9028_2_1_1_q0;
assign v3091_13_we0 = v3091_13_we0_local;
assign v3091_14_address0 = zext_ln4176_2_reg_2057;
assign v3091_14_ce0 = v3091_14_ce0_local;
assign v3091_14_d0 = v9028_2_1_0_q0;
assign v3091_14_we0 = v3091_14_we0_local;
assign v3091_15_address0 = zext_ln4176_2_reg_2057;
assign v3091_15_ce0 = v3091_15_ce0_local;
assign v3091_15_d0 = v9028_2_0_2_q0;
assign v3091_15_we0 = v3091_15_we0_local;
assign v3091_16_address0 = zext_ln4176_2_reg_2057;
assign v3091_16_ce0 = v3091_16_ce0_local;
assign v3091_16_d0 = v9028_2_0_1_q0;
assign v3091_16_we0 = v3091_16_we0_local;
assign v3091_17_address0 = zext_ln4176_2_fu_1782_p1;
assign v3091_17_ce0 = v3091_17_ce0_local;
assign v3091_17_d0 = v9028_2_0_0_q0;
assign v3091_17_we0 = v3091_17_we0_local;
assign v3091_18_address0 = zext_ln4176_2_reg_2057;
assign v3091_18_ce0 = v3091_18_ce0_local;
assign v3091_18_d0 = v9028_1_2_2_q0;
assign v3091_18_we0 = v3091_18_we0_local;
assign v3091_19_address0 = zext_ln4176_2_reg_2057;
assign v3091_19_ce0 = v3091_19_ce0_local;
assign v3091_19_d0 = v9028_1_2_1_q0;
assign v3091_19_we0 = v3091_19_we0_local;
assign v3091_1_address0 = zext_ln4176_2_reg_2057;
assign v3091_1_ce0 = v3091_1_ce0_local;
assign v3091_1_d0 = v9028_3_2_1_q0;
assign v3091_1_we0 = v3091_1_we0_local;
assign v3091_20_address0 = zext_ln4176_2_reg_2057;
assign v3091_20_ce0 = v3091_20_ce0_local;
assign v3091_20_d0 = v9028_1_2_0_q0;
assign v3091_20_we0 = v3091_20_we0_local;
assign v3091_21_address0 = zext_ln4176_2_reg_2057;
assign v3091_21_ce0 = v3091_21_ce0_local;
assign v3091_21_d0 = v9028_1_1_2_q0;
assign v3091_21_we0 = v3091_21_we0_local;
assign v3091_22_address0 = zext_ln4176_2_reg_2057;
assign v3091_22_ce0 = v3091_22_ce0_local;
assign v3091_22_d0 = v9028_1_1_1_q0;
assign v3091_22_we0 = v3091_22_we0_local;
assign v3091_23_address0 = zext_ln4176_2_reg_2057;
assign v3091_23_ce0 = v3091_23_ce0_local;
assign v3091_23_d0 = v9028_1_1_0_q0;
assign v3091_23_we0 = v3091_23_we0_local;
assign v3091_24_address0 = zext_ln4176_2_reg_2057;
assign v3091_24_ce0 = v3091_24_ce0_local;
assign v3091_24_d0 = v9028_1_0_2_q0;
assign v3091_24_we0 = v3091_24_we0_local;
assign v3091_25_address0 = zext_ln4176_2_reg_2057;
assign v3091_25_ce0 = v3091_25_ce0_local;
assign v3091_25_d0 = v9028_1_0_1_q0;
assign v3091_25_we0 = v3091_25_we0_local;
assign v3091_26_address0 = zext_ln4176_2_fu_1782_p1;
assign v3091_26_ce0 = v3091_26_ce0_local;
assign v3091_26_d0 = v9028_1_0_0_q0;
assign v3091_26_we0 = v3091_26_we0_local;
assign v3091_27_address0 = zext_ln4176_2_reg_2057;
assign v3091_27_ce0 = v3091_27_ce0_local;
assign v3091_27_d0 = v9028_0_2_2_q0;
assign v3091_27_we0 = v3091_27_we0_local;
assign v3091_28_address0 = zext_ln4176_2_reg_2057;
assign v3091_28_ce0 = v3091_28_ce0_local;
assign v3091_28_d0 = v9028_0_2_1_q0;
assign v3091_28_we0 = v3091_28_we0_local;
assign v3091_29_address0 = zext_ln4176_2_reg_2057;
assign v3091_29_ce0 = v3091_29_ce0_local;
assign v3091_29_d0 = v9028_0_2_0_q0;
assign v3091_29_we0 = v3091_29_we0_local;
assign v3091_2_address0 = zext_ln4176_2_reg_2057;
assign v3091_2_ce0 = v3091_2_ce0_local;
assign v3091_2_d0 = v9028_3_2_0_q0;
assign v3091_2_we0 = v3091_2_we0_local;
assign v3091_30_address0 = zext_ln4176_2_reg_2057;
assign v3091_30_ce0 = v3091_30_ce0_local;
assign v3091_30_d0 = v9028_0_1_2_q0;
assign v3091_30_we0 = v3091_30_we0_local;
assign v3091_31_address0 = zext_ln4176_2_reg_2057;
assign v3091_31_ce0 = v3091_31_ce0_local;
assign v3091_31_d0 = v9028_0_1_1_q0;
assign v3091_31_we0 = v3091_31_we0_local;
assign v3091_32_address0 = zext_ln4176_2_reg_2057;
assign v3091_32_ce0 = v3091_32_ce0_local;
assign v3091_32_d0 = v9028_0_1_0_q0;
assign v3091_32_we0 = v3091_32_we0_local;
assign v3091_33_address0 = zext_ln4176_2_reg_2057;
assign v3091_33_ce0 = v3091_33_ce0_local;
assign v3091_33_d0 = v9028_0_0_2_q0;
assign v3091_33_we0 = v3091_33_we0_local;
assign v3091_34_address0 = zext_ln4176_2_reg_2057;
assign v3091_34_ce0 = v3091_34_ce0_local;
assign v3091_34_d0 = v9028_0_0_1_q0;
assign v3091_34_we0 = v3091_34_we0_local;
assign v3091_35_address0 = zext_ln4176_2_fu_1782_p1;
assign v3091_35_ce0 = v3091_35_ce0_local;
assign v3091_35_d0 = v9028_0_0_0_q0;
assign v3091_35_we0 = v3091_35_we0_local;
assign v3091_3_address0 = zext_ln4176_2_reg_2057;
assign v3091_3_ce0 = v3091_3_ce0_local;
assign v3091_3_d0 = v9028_3_1_2_q0;
assign v3091_3_we0 = v3091_3_we0_local;
assign v3091_4_address0 = zext_ln4176_2_reg_2057;
assign v3091_4_ce0 = v3091_4_ce0_local;
assign v3091_4_d0 = v9028_3_1_1_q0;
assign v3091_4_we0 = v3091_4_we0_local;
assign v3091_5_address0 = zext_ln4176_2_reg_2057;
assign v3091_5_ce0 = v3091_5_ce0_local;
assign v3091_5_d0 = v9028_3_1_0_q0;
assign v3091_5_we0 = v3091_5_we0_local;
assign v3091_6_address0 = zext_ln4176_2_reg_2057;
assign v3091_6_ce0 = v3091_6_ce0_local;
assign v3091_6_d0 = v9028_3_0_2_q0;
assign v3091_6_we0 = v3091_6_we0_local;
assign v3091_7_address0 = zext_ln4176_2_reg_2057;
assign v3091_7_ce0 = v3091_7_ce0_local;
assign v3091_7_d0 = v9028_3_0_1_q0;
assign v3091_7_we0 = v3091_7_we0_local;
assign v3091_8_address0 = zext_ln4176_2_fu_1782_p1;
assign v3091_8_ce0 = v3091_8_ce0_local;
assign v3091_8_d0 = v9028_3_0_0_q0;
assign v3091_8_we0 = v3091_8_we0_local;
assign v3091_9_address0 = zext_ln4176_2_reg_2057;
assign v3091_9_ce0 = v3091_9_ce0_local;
assign v3091_9_d0 = v9028_2_2_2_q0;
assign v3091_9_we0 = v3091_9_we0_local;
assign v3091_address0 = zext_ln4176_2_reg_2057;
assign v3091_ce0 = v3091_ce0_local;
assign v3091_d0 = v9028_3_2_2_q0;
assign v3091_we0 = v3091_we0_local;
assign v9028_0_0_0_address0 = zext_ln4106_fu_1668_p1;
assign v9028_0_0_0_ce0 = v9028_0_0_0_ce0_local;
assign v9028_0_0_1_address0 = zext_ln4108_2_fu_1828_p1;
assign v9028_0_0_1_ce0 = v9028_0_0_1_ce0_local;
assign v9028_0_0_2_address0 = zext_ln4110_2_fu_1873_p1;
assign v9028_0_0_2_ce0 = v9028_0_0_2_ce0_local;
assign v9028_0_1_0_address0 = zext_ln4112_1_fu_1796_p1;
assign v9028_0_1_0_ce0 = v9028_0_1_0_ce0_local;
assign v9028_0_1_1_address0 = zext_ln4114_fu_1842_p1;
assign v9028_0_1_1_ce0 = v9028_0_1_1_ce0_local;
assign v9028_0_1_2_address0 = zext_ln4116_fu_1887_p1;
assign v9028_0_1_2_ce0 = v9028_0_1_2_ce0_local;
assign v9028_0_2_0_address0 = zext_ln4118_1_fu_1811_p1;
assign v9028_0_2_0_ce0 = v9028_0_2_0_ce0_local;
assign v9028_0_2_1_address0 = zext_ln4120_fu_1856_p1;
assign v9028_0_2_1_ce0 = v9028_0_2_1_ce0_local;
assign v9028_0_2_2_address0 = zext_ln4122_fu_1901_p1;
assign v9028_0_2_2_ce0 = v9028_0_2_2_ce0_local;
assign v9028_1_0_0_address0 = zext_ln4106_fu_1668_p1;
assign v9028_1_0_0_ce0 = v9028_1_0_0_ce0_local;
assign v9028_1_0_1_address0 = zext_ln4108_2_fu_1828_p1;
assign v9028_1_0_1_ce0 = v9028_1_0_1_ce0_local;
assign v9028_1_0_2_address0 = zext_ln4110_2_fu_1873_p1;
assign v9028_1_0_2_ce0 = v9028_1_0_2_ce0_local;
assign v9028_1_1_0_address0 = zext_ln4112_1_fu_1796_p1;
assign v9028_1_1_0_ce0 = v9028_1_1_0_ce0_local;
assign v9028_1_1_1_address0 = zext_ln4114_fu_1842_p1;
assign v9028_1_1_1_ce0 = v9028_1_1_1_ce0_local;
assign v9028_1_1_2_address0 = zext_ln4116_fu_1887_p1;
assign v9028_1_1_2_ce0 = v9028_1_1_2_ce0_local;
assign v9028_1_2_0_address0 = zext_ln4118_1_fu_1811_p1;
assign v9028_1_2_0_ce0 = v9028_1_2_0_ce0_local;
assign v9028_1_2_1_address0 = zext_ln4120_fu_1856_p1;
assign v9028_1_2_1_ce0 = v9028_1_2_1_ce0_local;
assign v9028_1_2_2_address0 = zext_ln4122_fu_1901_p1;
assign v9028_1_2_2_ce0 = v9028_1_2_2_ce0_local;
assign v9028_2_0_0_address0 = zext_ln4106_fu_1668_p1;
assign v9028_2_0_0_ce0 = v9028_2_0_0_ce0_local;
assign v9028_2_0_1_address0 = zext_ln4108_2_fu_1828_p1;
assign v9028_2_0_1_ce0 = v9028_2_0_1_ce0_local;
assign v9028_2_0_2_address0 = zext_ln4110_2_fu_1873_p1;
assign v9028_2_0_2_ce0 = v9028_2_0_2_ce0_local;
assign v9028_2_1_0_address0 = zext_ln4112_1_fu_1796_p1;
assign v9028_2_1_0_ce0 = v9028_2_1_0_ce0_local;
assign v9028_2_1_1_address0 = zext_ln4114_fu_1842_p1;
assign v9028_2_1_1_ce0 = v9028_2_1_1_ce0_local;
assign v9028_2_1_2_address0 = zext_ln4116_fu_1887_p1;
assign v9028_2_1_2_ce0 = v9028_2_1_2_ce0_local;
assign v9028_2_2_0_address0 = zext_ln4118_1_fu_1811_p1;
assign v9028_2_2_0_ce0 = v9028_2_2_0_ce0_local;
assign v9028_2_2_1_address0 = zext_ln4120_fu_1856_p1;
assign v9028_2_2_1_ce0 = v9028_2_2_1_ce0_local;
assign v9028_2_2_2_address0 = zext_ln4122_fu_1901_p1;
assign v9028_2_2_2_ce0 = v9028_2_2_2_ce0_local;
assign v9028_3_0_0_address0 = zext_ln4106_fu_1668_p1;
assign v9028_3_0_0_ce0 = v9028_3_0_0_ce0_local;
assign v9028_3_0_1_address0 = zext_ln4108_2_fu_1828_p1;
assign v9028_3_0_1_ce0 = v9028_3_0_1_ce0_local;
assign v9028_3_0_2_address0 = zext_ln4110_2_fu_1873_p1;
assign v9028_3_0_2_ce0 = v9028_3_0_2_ce0_local;
assign v9028_3_1_0_address0 = zext_ln4112_1_fu_1796_p1;
assign v9028_3_1_0_ce0 = v9028_3_1_0_ce0_local;
assign v9028_3_1_1_address0 = zext_ln4114_fu_1842_p1;
assign v9028_3_1_1_ce0 = v9028_3_1_1_ce0_local;
assign v9028_3_1_2_address0 = zext_ln4116_fu_1887_p1;
assign v9028_3_1_2_ce0 = v9028_3_1_2_ce0_local;
assign v9028_3_2_0_address0 = zext_ln4118_1_fu_1811_p1;
assign v9028_3_2_0_ce0 = v9028_3_2_0_ce0_local;
assign v9028_3_2_1_address0 = zext_ln4120_fu_1856_p1;
assign v9028_3_2_1_ce0 = v9028_3_2_1_ce0_local;
assign v9028_3_2_2_address0 = zext_ln4122_fu_1901_p1;
assign v9028_3_2_2_ce0 = v9028_3_2_2_ce0_local;
assign zext_ln4101_1_cast_cast_cast_cast_fu_1303_p1 = $unsigned(zext_ln4101_1_cast_cast_cast_fu_1299_p1);
assign zext_ln4101_1_cast_cast_cast_fu_1299_p1 = $signed(zext_ln4101_1_cast_cast);
assign zext_ln4101_cast_cast_cast_cast_fu_1311_p1 = $unsigned(zext_ln4101_cast_cast_cast_fu_1307_p1);
assign zext_ln4101_cast_cast_cast_fu_1307_p1 = $signed(zext_ln4101_cast_cast);
assign zext_ln4101_fu_1477_p1 = v3036_fu_1469_p3;
assign zext_ln4102_fu_1514_p1 = v3037_reg_1975;
assign zext_ln4103_fu_1616_p1 = v3038_mid2_reg_1969;
assign zext_ln4106_fu_1668_p1 = tmp_65_fu_1658_p4;
assign zext_ln4108_1_fu_1819_p1 = tmp_143_reg_2047;
assign zext_ln4108_2_fu_1828_p1 = add_ln4108_fu_1822_p2;
assign zext_ln4110_1_fu_1864_p1 = tmp_144_reg_2052;
assign zext_ln4110_2_fu_1873_p1 = add_ln4110_fu_1867_p2;
assign zext_ln4112_1_fu_1796_p1 = tmp_66_fu_1789_p3;
assign zext_ln4112_fu_1748_p1 = tmp_138_reg_2006;
assign zext_ln4114_fu_1842_p1 = add_ln4114_fu_1836_p2;
assign zext_ln4116_fu_1887_p1 = add_ln4116_fu_1881_p2;
assign zext_ln4118_1_fu_1811_p1 = tmp_67_fu_1804_p3;
assign zext_ln4118_fu_1765_p1 = tmp_140_reg_2011;
assign zext_ln4120_fu_1856_p1 = add_ln4120_fu_1850_p2;
assign zext_ln4122_fu_1901_p1 = add_ln4122_fu_1895_p2;
assign zext_ln4176_1_fu_1638_p1 = tmp_142_fu_1628_p4;
assign zext_ln4176_2_fu_1782_p1 = add_ln4176_1_reg_2016;
assign zext_ln4176_fu_1536_p1 = tmp_fu_1526_p4;
always @ (posedge ap_clk) begin
    zext_ln4101_1_cast_cast_cast_cast_reg_1959[3] <= 1'b0;
    zext_ln4101_cast_cast_cast_cast_reg_1964[3] <= 1'b0;
    zext_ln4176_2_reg_2057[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end
endmodule 
