Analysis & Synthesis report for USB2_SDRAM_Project
Sun Jun 03 15:44:45 2018
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |USB2_SDRAM_Project|SDRAM_Controller:U4|present_state
 11. State Machine - |USB2_SDRAM_Project|SDRAM_Controller:U3|present_state
 12. State Machine - |USB2_SDRAM_Project|Controller:U2|present_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component
 20. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated
 21. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p
 22. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p
 23. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram
 24. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp
 25. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_bwp
 26. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
 27. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13
 28. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp
 29. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp
 30. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 31. Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15
 32. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component
 33. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated
 34. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p
 35. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p
 36. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram
 37. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp
 38. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_bwp
 39. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
 40. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13
 41. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp
 42. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp
 43. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 44. Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15
 45. Parameter Settings for User Entity Instance: CLKGen:U0|PLL_Core:U0|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component
 47. Parameter Settings for User Entity Instance: FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component
 48. altpll Parameter Settings by Entity Instance
 49. dcfifo Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "Encode_CP:U10"
 51. Port Connectivity Checks: "Encode_4x:U8"
 52. Port Connectivity Checks: "FIFO_16Bit_2K:U5"
 53. Port Connectivity Checks: "FIFO_16Bit_2K:U1|FIFO_Core:U0"
 54. Port Connectivity Checks: "FIFO_16Bit_2K:U1"
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 03 15:44:45 2018          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; USB2_SDRAM_Project                             ;
; Top-level Entity Name              ; USB2_SDRAM_Project                             ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 810                                            ;
;     Total combinational functions  ; 731                                            ;
;     Dedicated logic registers      ; 416                                            ;
; Total registers                    ; 416                                            ;
; Total pins                         ; 135                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 65,536                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; USB2_SDRAM_Project ; USB2_SDRAM_Project ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; FIFO_16Bit_2K.vhd                ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd                  ;
; USB2_SDRAM_Project.vhd           ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd             ;
; SDRAM_Controller.vhd             ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd               ;
; Controller.vhd                   ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd                     ;
; PLL_Core.vhd                     ; yes             ; User Wizard-Generated File   ; E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd                       ;
; CLKGen.vhd                       ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd                         ;
; FIFO_Core.vhd                    ; yes             ; User Wizard-Generated File   ; E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd                      ;
; ENFilter.vhd                     ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd                       ;
; Encode_4x.vhd                    ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd                      ;
; LEDCheck.vhd                     ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd                       ;
; EncodeCP.vhd                     ; yes             ; User VHDL File               ; E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd                       ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf          ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc      ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc     ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc   ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc   ;
; db/pll_core_altpll.v             ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v               ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf          ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc        ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc   ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc        ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc     ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc ;
; db/dcfifo_d7n1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf                 ;
; db/a_gray2bin_8ib.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_gray2bin_8ib.tdf              ;
; db/a_graycounter_777.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf           ;
; db/a_graycounter_3lc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf           ;
; db/altsyncram_gm31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf             ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_qe9.tdf                 ;
; db/alt_synch_pipe_0e8.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_0e8.tdf          ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_re9.tdf                 ;
; db/alt_synch_pipe_1e8.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_1e8.tdf          ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_se9.tdf                 ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/cmpr_c66.tdf                    ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/myfile/CTS1000/FPGA/FPGA_V21/db/mux_j28.tdf                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 810                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 731                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 405                                                                                           ;
;     -- 3 input functions                    ; 112                                                                                           ;
;     -- <=2 input functions                  ; 214                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 614                                                                                           ;
;     -- arithmetic mode                      ; 117                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 416                                                                                           ;
;     -- Dedicated logic registers            ; 416                                                                                           ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 135                                                                                           ;
; Total memory bits                           ; 65536                                                                                         ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 397                                                                                           ;
; Total fan-out                               ; 4824                                                                                          ;
; Average fan-out                             ; 3.24                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |USB2_SDRAM_Project                              ; 731 (95)          ; 416 (24)     ; 65536       ; 0            ; 0       ; 0         ; 135  ; 0            ; |USB2_SDRAM_Project                                                                                                                                   ;              ;
;    |CLKGen:U0|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|CLKGen:U0                                                                                                                         ;              ;
;       |PLL_Core:U0|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0                                                                                                             ;              ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0|altpll:altpll_component                                                                                     ;              ;
;             |PLL_Core_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated                                                      ;              ;
;    |Controller:U2|                               ; 21 (21)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|Controller:U2                                                                                                                     ;              ;
;    |FIFO_16Bit_2K:U1|                            ; 123 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1                                                                                                                  ;              ;
;       |FIFO_Core:U0|                             ; 123 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 123 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_d7n1:auto_generated|         ; 123 (16)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated                                                  ;              ;
;                |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ;              ;
;                |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ;              ;
;                |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ;              ;
;                |a_graycounter_777:rdptr_g1p|     ; 27 (27)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_1e8:ws_dgrp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                       ;              ;
;                   |dffpipe_se9:dffpipe15|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15 ;              ;
;                |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram                         ;              ;
;                |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp                               ;              ;
;                |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp                               ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;    |FIFO_16Bit_2K:U5|                            ; 36 (0)            ; 31 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5                                                                                                                  ;              ;
;       |FIFO_Core:U0|                             ; 36 (0)            ; 31 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 36 (0)            ; 31 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_d7n1:auto_generated|         ; 36 (4)            ; 31 (14)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated                                                  ;              ;
;                |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ;              ;
;                |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram                         ;              ;
;                |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp                               ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;    |LED_Check:U9|                                ; 47 (47)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|LED_Check:U9                                                                                                                      ;              ;
;    |SDRAM_Controller:U3|                         ; 205 (205)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|SDRAM_Controller:U3                                                                                                               ;              ;
;    |SDRAM_Controller:U4|                         ; 204 (204)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |USB2_SDRAM_Project|SDRAM_Controller:U4                                                                                                               ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |USB2_SDRAM_Project|CLKGen:U0|PLL_Core:U0         ; E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd  ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |USB2_SDRAM_Project|FIFO_16Bit_2K:U1|FIFO_Core:U0 ; E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |USB2_SDRAM_Project|SDRAM_Controller:U4|present_state                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------+---------------------------+-------------------+------------------------+-----------------------------+-------------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+--------------------+
; Name                          ; present_state.COMMANDDONE ; present_state.CAS ; present_state.READDATA ; present_state.WRITEDATA_TWR ; present_state.WRITEDATA ; present_state.ACTIVEROW_TRCD ; present_state.ACTIVEROW ; present_state.IDLE ; present_state.LOADMODE_TRMD ; present_state.LOADMODE ; present_state.AUTOREFRESH_TRC ; present_state.AUTOREFRESH ; present_state.PRECHARGE_TRP ; present_state.PRECHARGE ; present_state.INIT ;
+-------------------------------+---------------------------+-------------------+------------------------+-----------------------------+-------------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+--------------------+
; present_state.INIT            ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 0                  ;
; present_state.PRECHARGE       ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 1                       ; 1                  ;
; present_state.PRECHARGE_TRP   ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 1                           ; 0                       ; 1                  ;
; present_state.AUTOREFRESH     ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 1                         ; 0                           ; 0                       ; 1                  ;
; present_state.AUTOREFRESH_TRC ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 1                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.LOADMODE        ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 1                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.LOADMODE_TRMD   ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 1                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.IDLE            ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 1                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.ACTIVEROW       ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 1                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.ACTIVEROW_TRCD  ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 1                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.WRITEDATA       ; 0                         ; 0                 ; 0                      ; 0                           ; 1                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.WRITEDATA_TWR   ; 0                         ; 0                 ; 0                      ; 1                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.READDATA        ; 0                         ; 0                 ; 1                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.CAS             ; 0                         ; 1                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.COMMANDDONE     ; 1                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
+-------------------------------+---------------------------+-------------------+------------------------+-----------------------------+-------------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |USB2_SDRAM_Project|SDRAM_Controller:U3|present_state                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------+---------------------------+-------------------+------------------------+-----------------------------+-------------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+--------------------+
; Name                          ; present_state.COMMANDDONE ; present_state.CAS ; present_state.READDATA ; present_state.WRITEDATA_TWR ; present_state.WRITEDATA ; present_state.ACTIVEROW_TRCD ; present_state.ACTIVEROW ; present_state.IDLE ; present_state.LOADMODE_TRMD ; present_state.LOADMODE ; present_state.AUTOREFRESH_TRC ; present_state.AUTOREFRESH ; present_state.PRECHARGE_TRP ; present_state.PRECHARGE ; present_state.INIT ;
+-------------------------------+---------------------------+-------------------+------------------------+-----------------------------+-------------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+--------------------+
; present_state.INIT            ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 0                  ;
; present_state.PRECHARGE       ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 1                       ; 1                  ;
; present_state.PRECHARGE_TRP   ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 1                           ; 0                       ; 1                  ;
; present_state.AUTOREFRESH     ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 1                         ; 0                           ; 0                       ; 1                  ;
; present_state.AUTOREFRESH_TRC ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 1                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.LOADMODE        ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 1                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.LOADMODE_TRMD   ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 1                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.IDLE            ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 1                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.ACTIVEROW       ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 1                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.ACTIVEROW_TRCD  ; 0                         ; 0                 ; 0                      ; 0                           ; 0                       ; 1                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.WRITEDATA       ; 0                         ; 0                 ; 0                      ; 0                           ; 1                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.WRITEDATA_TWR   ; 0                         ; 0                 ; 0                      ; 1                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.READDATA        ; 0                         ; 0                 ; 1                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.CAS             ; 0                         ; 1                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
; present_state.COMMANDDONE     ; 1                         ; 0                 ; 0                      ; 0                           ; 0                       ; 0                            ; 0                       ; 0                  ; 0                           ; 0                      ; 0                             ; 0                         ; 0                           ; 0                       ; 1                  ;
+-------------------------------+---------------------------+-------------------+------------------------+-----------------------------+-------------------------+------------------------------+-------------------------+--------------------+-----------------------------+------------------------+-------------------------------+---------------------------+-----------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |USB2_SDRAM_Project|Controller:U2|present_state                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; present_state.S5 ; present_state.S4 ; present_state.S3 ; present_state.S2 ; present_state.S1 ; present_state.S0 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; present_state.S0 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; present_state.S1 ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; present_state.S2 ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; present_state.S3 ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; present_state.S4 ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; present_state.S5 ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; Check_Led[2]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[1]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[0]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[3]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[6]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[5]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[4]                                        ; Check_Led[7]        ; yes                    ;
; Check_Led[7]                                        ; Check_Led[7]        ; yes                    ;
; CPU_Read_1_t[0]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[1]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[2]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[3]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[4]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[5]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[6]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; CPU_Read_1_t[7]                                     ; CPU_Read_1_t[7]     ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]                                  ; Lost fanout                            ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]                                  ; Lost fanout                            ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]                                  ; Lost fanout                            ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]                                  ; Lost fanout                            ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                           ; Stuck at VCC due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                           ; Stuck at VCC due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0..11]                                                  ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0..11] ; Stuck at GND due to stuck port data_in ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                          ; Stuck at VCC due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                          ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                         ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                         ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                             ; Stuck at VCC due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0..2]                  ; Stuck at GND due to stuck port clock   ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0..10]                               ; Stuck at GND due to stuck port data_in ;
; CPU_Read_3[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; CPU_Read_2[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; CPU_Read_3[1..7]                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; CPU_Read_2[1..7]                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0..9]                                ; Lost fanout                            ;
; Total Number of Removed Registers = 83                                                                                                           ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; Stuck at VCC              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11],                                                  ;
;                                                                                                                         ; due to stuck port clock   ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10],                                                  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0],                                                   ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11], ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10], ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0],  ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10],                               ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1],                                ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                 ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0 ; Stuck at VCC              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1,                       ;
;                                                                                                                         ; due to stuck port clock   ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9,                       ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10,                      ;
;                                                                                                                         ;                           ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                       ;
; CPU_Read_3[0]                                                                                                           ; Stuck at GND              ; CPU_Read_2[0]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[7]                                                                                                           ; Stuck at GND              ; CPU_Read_2[7]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[6]                                                                                                           ; Stuck at GND              ; CPU_Read_2[6]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[5]                                                                                                           ; Stuck at GND              ; CPU_Read_2[5]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[4]                                                                                                           ; Stuck at GND              ; CPU_Read_2[4]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[3]                                                                                                           ; Stuck at GND              ; CPU_Read_2[3]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[2]                                                                                                           ; Stuck at GND              ; CPU_Read_2[2]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
; CPU_Read_3[1]                                                                                                           ; Stuck at GND              ; CPU_Read_2[1]                                                                                                                                  ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 366   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 137   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Controller:U2|SLRD                                                                                                      ; 5       ;
; SDRAM_Controller:U3|RASn                                                                                                ; 2       ;
; SDRAM_Controller:U3|CASn                                                                                                ; 2       ;
; SDRAM_Controller:U3|WEn                                                                                                 ; 2       ;
; SDRAM_Controller:U3|UDQM                                                                                                ; 1       ;
; SDRAM_Controller:U3|LDQM                                                                                                ; 1       ;
; SDRAM_Controller:U4|RASn                                                                                                ; 2       ;
; SDRAM_Controller:U4|CASn                                                                                                ; 2       ;
; SDRAM_Controller:U4|WEn                                                                                                 ; 2       ;
; SDRAM_Controller:U4|UDQM                                                                                                ; 1       ;
; SDRAM_Controller:U4|LDQM                                                                                                ; 1       ;
; Controller:U2|wr_t[2]                                                                                                   ; 45      ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0 ; 8       ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0 ; 8       ;
; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9    ; 4       ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0 ; 9       ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9    ; 3       ;
; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6    ; 5       ;
; Total number of inverted registers = 20                                                                                 ;         ;
+-------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |USB2_SDRAM_Project|LED_Check:U9|Check_Counter[3]     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |USB2_SDRAM_Project|LED_Check:U9|Check_Counter[4]     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U4|A[12]         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U4|count_trcd[1] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U3|A[11]         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U3|count_trcd[1] ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U4|BA[0]         ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |USB2_SDRAM_Project|SDRAM_Controller:U4|A[4]          ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U3|BA[0]         ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |USB2_SDRAM_Project|SDRAM_Controller:U3|A[8]          ;                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; |USB2_SDRAM_Project|SDRAM_Controller:U4|col[7]        ;                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; |USB2_SDRAM_Project|SDRAM_Controller:U3|col[0]        ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; |USB2_SDRAM_Project|writeextfifodata_t[1]             ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; |USB2_SDRAM_Project|SDRAM_Controller:U4|row           ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; |USB2_SDRAM_Project|SDRAM_Controller:U3|row           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U3|bank          ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |USB2_SDRAM_Project|SDRAM_Controller:U4|bank          ;                            ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; |USB2_SDRAM_Project|Mux5                              ;                            ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; |USB2_SDRAM_Project|Mux35                             ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLKGen:U0|PLL_Core:U0|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------+
; Parameter Name                ; Value                      ; Type                          ;
+-------------------------------+----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_Core ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20833                      ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                       ;
; LOCK_LOW                      ; 1                          ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                       ;
; BANDWIDTH                     ; 0                          ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 3                          ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 9                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 8                          ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 4                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; VCO_MIN                       ; 0                          ; Untyped                       ;
; VCO_MAX                       ; 0                          ; Untyped                       ;
; VCO_CENTER                    ; 0                          ; Untyped                       ;
; PFD_MIN                       ; 0                          ; Untyped                       ;
; PFD_MAX                       ; 0                          ; Untyped                       ;
; M_INITIAL                     ; 0                          ; Untyped                       ;
; M                             ; 0                          ; Untyped                       ;
; N                             ; 1                          ; Untyped                       ;
; M2                            ; 1                          ; Untyped                       ;
; N2                            ; 1                          ; Untyped                       ;
; SS                            ; 1                          ; Untyped                       ;
; C0_HIGH                       ; 0                          ; Untyped                       ;
; C1_HIGH                       ; 0                          ; Untyped                       ;
; C2_HIGH                       ; 0                          ; Untyped                       ;
; C3_HIGH                       ; 0                          ; Untyped                       ;
; C4_HIGH                       ; 0                          ; Untyped                       ;
; C5_HIGH                       ; 0                          ; Untyped                       ;
; C6_HIGH                       ; 0                          ; Untyped                       ;
; C7_HIGH                       ; 0                          ; Untyped                       ;
; C8_HIGH                       ; 0                          ; Untyped                       ;
; C9_HIGH                       ; 0                          ; Untyped                       ;
; C0_LOW                        ; 0                          ; Untyped                       ;
; C1_LOW                        ; 0                          ; Untyped                       ;
; C2_LOW                        ; 0                          ; Untyped                       ;
; C3_LOW                        ; 0                          ; Untyped                       ;
; C4_LOW                        ; 0                          ; Untyped                       ;
; C5_LOW                        ; 0                          ; Untyped                       ;
; C6_LOW                        ; 0                          ; Untyped                       ;
; C7_LOW                        ; 0                          ; Untyped                       ;
; C8_LOW                        ; 0                          ; Untyped                       ;
; C9_LOW                        ; 0                          ; Untyped                       ;
; C0_INITIAL                    ; 0                          ; Untyped                       ;
; C1_INITIAL                    ; 0                          ; Untyped                       ;
; C2_INITIAL                    ; 0                          ; Untyped                       ;
; C3_INITIAL                    ; 0                          ; Untyped                       ;
; C4_INITIAL                    ; 0                          ; Untyped                       ;
; C5_INITIAL                    ; 0                          ; Untyped                       ;
; C6_INITIAL                    ; 0                          ; Untyped                       ;
; C7_INITIAL                    ; 0                          ; Untyped                       ;
; C8_INITIAL                    ; 0                          ; Untyped                       ;
; C9_INITIAL                    ; 0                          ; Untyped                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                       ;
; C0_PH                         ; 0                          ; Untyped                       ;
; C1_PH                         ; 0                          ; Untyped                       ;
; C2_PH                         ; 0                          ; Untyped                       ;
; C3_PH                         ; 0                          ; Untyped                       ;
; C4_PH                         ; 0                          ; Untyped                       ;
; C5_PH                         ; 0                          ; Untyped                       ;
; C6_PH                         ; 0                          ; Untyped                       ;
; C7_PH                         ; 0                          ; Untyped                       ;
; C8_PH                         ; 0                          ; Untyped                       ;
; C9_PH                         ; 0                          ; Untyped                       ;
; L0_HIGH                       ; 1                          ; Untyped                       ;
; L1_HIGH                       ; 1                          ; Untyped                       ;
; G0_HIGH                       ; 1                          ; Untyped                       ;
; G1_HIGH                       ; 1                          ; Untyped                       ;
; G2_HIGH                       ; 1                          ; Untyped                       ;
; G3_HIGH                       ; 1                          ; Untyped                       ;
; E0_HIGH                       ; 1                          ; Untyped                       ;
; E1_HIGH                       ; 1                          ; Untyped                       ;
; E2_HIGH                       ; 1                          ; Untyped                       ;
; E3_HIGH                       ; 1                          ; Untyped                       ;
; L0_LOW                        ; 1                          ; Untyped                       ;
; L1_LOW                        ; 1                          ; Untyped                       ;
; G0_LOW                        ; 1                          ; Untyped                       ;
; G1_LOW                        ; 1                          ; Untyped                       ;
; G2_LOW                        ; 1                          ; Untyped                       ;
; G3_LOW                        ; 1                          ; Untyped                       ;
; E0_LOW                        ; 1                          ; Untyped                       ;
; E1_LOW                        ; 1                          ; Untyped                       ;
; E2_LOW                        ; 1                          ; Untyped                       ;
; E3_LOW                        ; 1                          ; Untyped                       ;
; L0_INITIAL                    ; 1                          ; Untyped                       ;
; L1_INITIAL                    ; 1                          ; Untyped                       ;
; G0_INITIAL                    ; 1                          ; Untyped                       ;
; G1_INITIAL                    ; 1                          ; Untyped                       ;
; G2_INITIAL                    ; 1                          ; Untyped                       ;
; G3_INITIAL                    ; 1                          ; Untyped                       ;
; E0_INITIAL                    ; 1                          ; Untyped                       ;
; E1_INITIAL                    ; 1                          ; Untyped                       ;
; E2_INITIAL                    ; 1                          ; Untyped                       ;
; E3_INITIAL                    ; 1                          ; Untyped                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                       ;
; L0_PH                         ; 0                          ; Untyped                       ;
; L1_PH                         ; 0                          ; Untyped                       ;
; G0_PH                         ; 0                          ; Untyped                       ;
; G1_PH                         ; 0                          ; Untyped                       ;
; G2_PH                         ; 0                          ; Untyped                       ;
; G3_PH                         ; 0                          ; Untyped                       ;
; E0_PH                         ; 0                          ; Untyped                       ;
; E1_PH                         ; 0                          ; Untyped                       ;
; E2_PH                         ; 0                          ; Untyped                       ;
; E3_PH                         ; 0                          ; Untyped                       ;
; M_PH                          ; 0                          ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                       ;
; CBXI_PARAMETER                ; PLL_Core_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                ;
+-------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_d7n1  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_d7n1  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; CLKGen:U0|PLL_Core:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 2                                                     ;
; Entity Instance            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                            ;
;     -- LPM_WIDTH           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 2048                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                   ;
;     -- USE_EAB             ; ON                                                    ;
; Entity Instance            ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                            ;
;     -- LPM_WIDTH           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 2048                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                   ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Encode_CP:U10"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; str  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Encode_4x:U8"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_16Bit_2K:U5"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ren         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halfempty   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; quarterfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_16Bit_2K:U1|FIFO_Core:U0"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_16Bit_2K:U1"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; halfempty   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; quarterfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jun 03 15:44:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file fifo_16bit_2k.vhd
    Info: Found design unit 1: FIFO_16Bit_2K-RTL
    Info: Found entity 1: FIFO_16Bit_2K
Info: Found 2 design units, including 1 entities, in source file usb2_sdram_project.vhd
    Info: Found design unit 1: USB2_SDRAM_Project-RTL
    Info: Found entity 1: USB2_SDRAM_Project
Info: Found 2 design units, including 1 entities, in source file sdram_controller.vhd
    Info: Found design unit 1: SDRAM_Controller-RTL
    Info: Found entity 1: SDRAM_Controller
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: Controller-RTL
    Info: Found entity 1: Controller
Info: Found 2 design units, including 1 entities, in source file pll_core.vhd
    Info: Found design unit 1: pll_core-SYN
    Info: Found entity 1: PLL_Core
Info: Found 2 design units, including 1 entities, in source file clkgen.vhd
    Info: Found design unit 1: CLKGen-RTL
    Info: Found entity 1: CLKGen
Info: Found 2 design units, including 1 entities, in source file fifo_core.vhd
    Info: Found design unit 1: fifo_core-SYN
    Info: Found entity 1: FIFO_Core
Info: Found 2 design units, including 1 entities, in source file enfilter.vhd
    Info: Found design unit 1: Encode_Filter-RTL
    Info: Found entity 1: Encode_Filter
Info: Found 2 design units, including 1 entities, in source file encode_4x.vhd
    Info: Found design unit 1: Encode_4x-RTL
    Info: Found entity 1: Encode_4x
Info: Found 2 design units, including 1 entities, in source file ledcheck.vhd
    Info: Found design unit 1: LED_Check-RTL
    Info: Found entity 1: LED_Check
Info: Found 2 design units, including 1 entities, in source file encodecp.vhd
    Info: Found design unit 1: Encode_CP-RTL
    Info: Found entity 1: Encode_CP
Info: Elaborating entity "USB2_SDRAM_Project" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(33): used implicit default value for signal "Laser_En" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(34): used implicit default value for signal "Laser_ST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(35): used implicit default value for signal "Laser_Clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(261): used implicit default value for signal "FIFO_RD_CP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(263): object "EMPTY_tt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(264): object "SDRAMEMPTY_tt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(275): object "EN_Out_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(276): object "rEncode_Delay" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(290): used implicit default value for signal "CPU_Read_4_t" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(291): object "rMode_Sel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(293): object "rLaser_Data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(294): object "rLaser_En" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(295): object "rLaser_Set" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(296): object "CPU_Laser_CP" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(299): object "rRam_Addr_Clr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(300): object "rRam_Read_T" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(304): object "EN_Laser_CP" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(305): object "EN_Laser_STR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(306): object "EN_Laser_RD" assigned a value but never read
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(401): signal "CPU_Read_1_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(402): signal "CPU_Read_2_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(403): signal "CPU_Read_3_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(404): signal "CPU_Read_4_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(414): signal "CPU_Command_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(416): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(419): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal "CPU_Command_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal "CPU_Command_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal "CPU_Command_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal "CPU_Command_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(431): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(434): signal "EN_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(435): signal "EN_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(436): signal "EN_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(439): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(439): signal "CPU_Command_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(442): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(442): signal "CPU_Command_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(463): signal "CPU_Command_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(466): signal "Check_Led" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "EN_DIV", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "EN_Conter_Min", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "EN_Conter_Max", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "EN_Clr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "rEncode_Word", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "CPU_Read_1_t", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "CPU_Read_2_t", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "CPU_Read_3_t", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable "Check_Led", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "CPU_Read_4" at USB2_SDRAM_Project.vhd(286)
Info (10041): Inferred latch for "Check_Led[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "Check_Led[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_3_t[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_2_t[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "CPU_Read_1_t[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "rEncode_Word[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Clr" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[8]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[9]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[10]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[11]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[12]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[13]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[14]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[15]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[16]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[17]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[18]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[19]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[20]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[21]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[22]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Max[23]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[7]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[8]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[9]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[10]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[11]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[12]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[13]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[14]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[15]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[16]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[17]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[18]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[19]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[20]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[21]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[22]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_Conter_Min[23]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[0]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[1]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[2]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[3]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[4]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[5]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[6]" at USB2_SDRAM_Project.vhd(411)
Info (10041): Inferred latch for "EN_DIV[7]" at USB2_SDRAM_Project.vhd(411)
Info: Elaborating entity "CLKGen" for hierarchy "CLKGen:U0"
Info: Elaborating entity "PLL_Core" for hierarchy "CLKGen:U0|PLL_Core:U0"
Info: Elaborating entity "altpll" for hierarchy "CLKGen:U0|PLL_Core:U0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "CLKGen:U0|PLL_Core:U0|altpll:altpll_component"
Info: Instantiated megafunction "CLKGen:U0|PLL_Core:U0|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "4"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "9"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "8"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "3"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20833"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_Core"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_core_altpll.v
    Info: Found entity 1: PLL_Core_altpll
Info: Elaborating entity "PLL_Core_altpll" for hierarchy "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated"
Info: Elaborating entity "FIFO_16Bit_2K" for hierarchy "FIFO_16Bit_2K:U1"
Info: Elaborating entity "FIFO_Core" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0"
Info: Elaborating entity "dcfifo" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component"
Info: Instantiated megafunction "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_d7n1.tdf
    Info: Found entity 1: dcfifo_d7n1
Info: Elaborating entity "dcfifo_d7n1" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info: Found entity 1: a_gray2bin_8ib
Info: Elaborating entity "a_gray2bin_8ib" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info: Found entity 1: a_graycounter_777
Info: Elaborating entity "a_graycounter_777" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info: Found entity 1: a_graycounter_3lc
Info: Elaborating entity "a_graycounter_3lc" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf
    Info: Found entity 1: altsyncram_gm31
Info: Elaborating entity "altsyncram_gm31" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe13"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info: Found entity 1: alt_synch_pipe_1e8
Info: Elaborating entity "alt_synch_pipe_1e8" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info: Found entity 1: cmpr_c66
Info: Elaborating entity "cmpr_c66" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "Controller" for hierarchy "Controller:U2"
Info: Elaborating entity "SDRAM_Controller" for hierarchy "SDRAM_Controller:U3"
Info: Elaborating entity "Encode_Filter" for hierarchy "Encode_Filter:U6"
Warning (10492): VHDL Process Statement warning at ENFilter.vhd(26): signal "dfilter5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ENFilter.vhd(26): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ENFilter.vhd(28): signal "dfilter5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ENFilter.vhd(34): signal "Q_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ENFilter.vhd(24): inferring latch(es) for signal or variable "Q_t", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Q_t" at ENFilter.vhd(24)
Info: Elaborating entity "Encode_4x" for hierarchy "Encode_4x:U8"
Warning (10541): VHDL Signal Declaration warning at Encode_4x.vhd(13): used implicit default value for signal "Counter" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(42): signal "En_A_Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(42): signal "En_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(43): signal "En_B_Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(43): signal "En_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(52): signal "En_Count_En" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(53): signal "En_Count_Dir" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(54): signal "Div_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(54): signal "Div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(56): signal "Counter_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal "Counter_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal "CN_Min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal "CN_Max" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(62): signal "Div_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(65): signal "Div_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(66): signal "Div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(67): signal "Counter_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal "Counter_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal "CN_Min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal "CN_Max" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(73): signal "Div_Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(79): signal "cInt_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal "Counter_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal "CN_Min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal "CN_Max" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable "Counter_t", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable "Div_Counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable "cInt_t", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "cInt_t" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[0]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[1]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[2]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[3]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[4]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[5]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[6]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Div_Counter[7]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[0]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[1]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[2]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[3]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[4]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[5]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[6]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[7]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[8]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[9]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[10]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[11]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[12]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[13]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[14]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[15]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[16]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[17]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[18]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[19]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[20]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[21]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[22]" at Encode_4x.vhd(46)
Info (10041): Inferred latch for "Counter_t[23]" at Encode_4x.vhd(46)
Info: Elaborating entity "LED_Check" for hierarchy "LED_Check:U9"
Info: Elaborating entity "Encode_CP" for hierarchy "Encode_CP:U10"
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(30): signal "Word" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(34): signal "rWord" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(35): signal "Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(39): signal "Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(43): signal "Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(48): signal "Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(52): signal "Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(53): signal "Delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(55): signal "rWord" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable "rWord", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable "Delay", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable "STR", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable "CP", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable "RD", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "RD" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "CP" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "STR" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[0]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[1]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[2]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[3]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[4]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[5]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[6]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "Delay[7]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[0]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[1]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[2]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[3]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[4]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[5]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[6]" at EncodeCP.vhd(27)
Info (10041): Inferred latch for "rWord[7]" at EncodeCP.vhd(27)
Info: Timing-Driven Synthesis is running
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CPU_Read_1[0]" is converted into an equivalent circuit using register "CPU_Read_1[0]~_emulated" and latch "CPU_Read_1[0]~latch"
    Warning (13310): Register "CPU_Read_1[1]" is converted into an equivalent circuit using register "CPU_Read_1[1]~_emulated" and latch "CPU_Read_1[1]~latch"
    Warning (13310): Register "CPU_Read_1[2]" is converted into an equivalent circuit using register "CPU_Read_1[2]~_emulated" and latch "CPU_Read_1[2]~latch"
    Warning (13310): Register "CPU_Read_1[3]" is converted into an equivalent circuit using register "CPU_Read_1[3]~_emulated" and latch "CPU_Read_1[3]~latch"
    Warning (13310): Register "CPU_Read_1[4]" is converted into an equivalent circuit using register "CPU_Read_1[4]~_emulated" and latch "CPU_Read_1[4]~latch"
    Warning (13310): Register "CPU_Read_1[5]" is converted into an equivalent circuit using register "CPU_Read_1[5]~_emulated" and latch "CPU_Read_1[5]~latch"
    Warning (13310): Register "CPU_Read_1[6]" is converted into an equivalent circuit using register "CPU_Read_1[6]~_emulated" and latch "CPU_Read_1[6]~latch"
    Warning (13310): Register "CPU_Read_1[7]" is converted into an equivalent circuit using register "CPU_Read_1[7]~_emulated" and latch "CPU_Read_1[7]~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SLWR" is stuck at VCC
    Warning (13410): Pin "Laser_En" is stuck at GND
    Warning (13410): Pin "Laser_ST" is stuck at GND
    Warning (13410): Pin "Laser_Clk" is stuck at GND
    Warning (13410): Pin "CKE0" is stuck at VCC
    Warning (13410): Pin "CSn0" is stuck at GND
    Warning (13410): Pin "CKE1" is stuck at VCC
    Warning (13410): Pin "CSn1" is stuck at GND
Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated|pll1"
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a1" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a2" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a3" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a5" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a6" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a7" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a9" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a10" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a11" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a13" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a14" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a15" has a port clk1 that is stuck at GND
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FLAGB"
    Warning (15610): No output dependent on input pin "Laser_On"
    Warning (15610): No output dependent on input pin "Encode_A"
    Warning (15610): No output dependent on input pin "Encode_B"
Info: Implemented 998 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 69 output pins
    Info: Implemented 40 bidirectional pins
    Info: Implemented 830 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Sun Jun 03 15:44:45 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


