From d2cd688fd00bec7ae3cc23d2406520510317aa17 Mon Sep 17 00:00:00 2001
From: Toan Nguyen <toan.nguyen.yw@rvc.renesas.com>
Date: Thu, 5 Sep 2019 15:47:43 +0700
Subject: [PATCH 317/405] clk: renesas: Correct R8A774B1 clock supply for DU
 channel 3

DU of G2N (r8a774b1) is using clock supply du channel 3 instead of du
channel 2. This patch is to correct it.

Signed-off-by: Toan Nguyen <toan.nguyen.yw@rvc.renesas.com>
---
 drivers/clk/renesas/r8a774b1-cpg-mssr.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/renesas/r8a774b1-cpg-mssr.c b/drivers/clk/renesas/r8a774b1-cpg-mssr.c
index 6ae6e42..e0662d3 100644
--- a/drivers/clk/renesas/r8a774b1-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a774b1-cpg-mssr.c
@@ -173,7 +173,7 @@ static const struct mssr_mod_clk r8a774b1_mod_clks[] __initconst = {
 	DEF_MOD("hsusb",		 704,	R8A774B1_CLK_S3D2),
 	DEF_MOD("csi20",		 714,	R8A774B1_CLK_CSI0),
 	DEF_MOD("csi40",		 716,	R8A774B1_CLK_CSI0),
-	DEF_MOD("du2",			 722,	R8A774B1_CLK_S2D1),
+	DEF_MOD("du3",			 721,	R8A774B1_CLK_S2D1),
 	DEF_MOD("du1",			 723,	R8A774B1_CLK_S2D1),
 	DEF_MOD("du0",			 724,	R8A774B1_CLK_S2D1),
 	DEF_MOD("lvds",			 727,	R8A774B1_CLK_S2D1),
-- 
2.7.4

