# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../Lab.srcs/sources_1/new/AnodesMaskRegister.v" \
"../../../../Lab.srcs/sources_1/new/ClockDivider.v" \
"../../../../Lab.srcs/sources_1/new/CountSort.v" \
"../../../../Lab.srcs/sources_1/new/Counter.v" \
"../../../../Lab.srcs/sources_1/new/Filter.v" \
"../../../../Lab.srcs/sources_1/new/SegmentRegister.v" \
"../../../../Lab.srcs/sources_1/new/ShiftRegister.v" \
"../../../../Lab.srcs/sources_1/new/Synchronization.v" \
"../../../../Lab.srcs/sources_1/new/keyboardSymbolDecoder.v" \
"../../../../Lab.srcs/sources_1/new/packetDecoder.v" \
"../../../../Lab.srcs/sources_1/new/packetHandler.v" \
"../../../../Lab.srcs/sources_1/new/Main.v" \
"../../../../Lab.srcs/sources_1/new/uartRxTx.v" \
"../../../../Lab.srcs/sources_1/new/UART_Reader.v" \
"../../../../Lab.srcs/sources_1/new/UART_Queue.v" \
"../../../../Lab.srcs/sources_1/new/UART_Listener.v" \
"../../../../Lab.srcs/sources_1/new/UART_Distributor.v" \
"../../../../Lab.srcs/sources_1/new/Syncronizator.v" \
"../../../../Lab.srcs/sources_1/new/Counter_A.v" \
"../../../../Lab.srcs/sources_1/new/InputInterfaceController.v" \
"../../../../Lab.srcs/sources_1/new/FilterDrebezga.v" \
"../../../../Lab.srcs/sources_1/new/UART_ASCII_To_Hex.v" \
"../../../../Lab.srcs/sources_1/new/UART_Transiver.v" \
"../../../../Lab.srcs/sources_1/new/UART_BackpackData_Transmitter.v" \
"../../../../Lab.srcs/sources_1/new/UART_Package_Transiver.v" \
"../../../../Lab.srcs/sources_1/new/UART_Hex_To_ASCII.v" \
"../../../../Lab.srcs/sources_1/new/VGA_Manager.v" \
"../../../../Lab.srcs/sources_1/new/VGA.v" \
"../../../../Lab.srcs/sim_1/new/Test.v" \
"../../../../Lab.srcs/sim_1/new/keyboardTest.v" \
"../../../../Lab.srcs/sim_1/new/testPrepared.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
