Analysis & Synthesis report for dds_top
Sun Oct 22 13:30:46 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dds_top|key:u5|state
 11. State Machine - |dds_top|key:u4|state
 12. State Machine - |dds_top|key:u3|state
 13. State Machine - |dds_top|key:u2|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for DDS:u1|sin:u5|altsyncram:altsyncram_component|altsyncram_3p71:auto_generated
 19. Source assignments for DDS:u1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_l681:auto_generated
 20. Source assignments for DDS:u1|saw:u7|altsyncram:altsyncram_component|altsyncram_h681:auto_generated
 21. Source assignments for DDS:u1|squ:u8|altsyncram:altsyncram_component|altsyncram_v681:auto_generated
 22. Parameter Settings for User Entity Instance: DDS:u1|sin:u5|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: DDS:u1|tri_rom:u6|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: DDS:u1|saw:u7|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: DDS:u1|squ:u8|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "DDS:u1|adder_32bus:u1"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 22 13:30:46 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; dds_top                                         ;
; Top-level Entity Name              ; dds_top                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 151                                             ;
;     Total combinational functions  ; 139                                             ;
;     Dedicated logic registers      ; 118                                             ;
; Total registers                    ; 118                                             ;
; Total pins                         ; 9                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 40,960                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8L      ;                    ;
; Top-level entity name                                            ; DDS_top            ; dds_top            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; DDS_top.vhd                      ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd                               ;         ;
; adder_32bus.vhd                  ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/adder_32bus.vhd                           ;         ;
; DDS.vhd                          ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/DDS.vhd                                   ;         ;
; adder_10bus.vhd                  ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/adder_10bus.vhd                           ;         ;
; key.vhd                          ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/key.vhd                                   ;         ;
; key_coding.vhd                   ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/key_coding.vhd                            ;         ;
; register_10bus.vhd               ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/register_10bus.vhd                        ;         ;
; register_32bus.vhd               ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/register_32bus.vhd                        ;         ;
; TLC615.vhd                       ; yes             ; User VHDL File                         ; D:/Quartus data/dds_vhdl_v1.0/TLC615.vhd                                ;         ;
; sin.vhd                          ; yes             ; User Wizard-Generated File             ; D:/Quartus data/dds_vhdl_v1.0/sin.vhd                                   ;         ;
; squ.vhd                          ; yes             ; User Wizard-Generated File             ; D:/Quartus data/dds_vhdl_v1.0/squ.vhd                                   ;         ;
; saw.vhd                          ; yes             ; User Wizard-Generated File             ; D:/Quartus data/dds_vhdl_v1.0/saw.vhd                                   ;         ;
; tri_rom.vhd                      ; yes             ; User Wizard-Generated File             ; D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3p71.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_3p71.tdf                    ;         ;
; sin.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus data/dds_vhdl_v1.0/sin.mif                                   ;         ;
; db/altsyncram_l681.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_l681.tdf                    ;         ;
; tri_rom.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus data/dds_vhdl_v1.0/tri_rom.mif                               ;         ;
; db/altsyncram_h681.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_h681.tdf                    ;         ;
; saw_rom.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus data/dds_vhdl_v1.0/saw_rom.mif                               ;         ;
; db/altsyncram_v681.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_v681.tdf                    ;         ;
; squ_rom.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus data/dds_vhdl_v1.0/squ_rom.mif                               ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 151       ;
;                                             ;           ;
; Total combinational functions               ; 139       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 42        ;
;     -- 3 input functions                    ; 32        ;
;     -- <=2 input functions                  ; 65        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 80        ;
;     -- arithmetic mode                      ; 59        ;
;                                             ;           ;
; Total registers                             ; 118       ;
;     -- Dedicated logic registers            ; 118       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 9         ;
; Total memory bits                           ; 40960     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 122       ;
; Total fan-out                               ; 1134      ;
; Average fan-out                             ; 3.60      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; |dds_top                                     ; 139 (2)             ; 118 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 9    ; 0            ; |dds_top                                                                                  ; dds_top         ; work         ;
;    |DDS:u1|                                  ; 60 (20)             ; 52 (10)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1                                                                           ; DDS             ; work         ;
;       |register_10bus:u4|                    ; 8 (8)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|register_10bus:u4                                                         ; register_10bus  ; work         ;
;       |register_32bus:u2|                    ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|register_32bus:u2                                                         ; register_32bus  ; work         ;
;       |saw:u7|                               ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|saw:u7                                                                    ; saw             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|saw:u7|altsyncram:altsyncram_component                                    ; altsyncram      ; work         ;
;             |altsyncram_h681:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|saw:u7|altsyncram:altsyncram_component|altsyncram_h681:auto_generated     ; altsyncram_h681 ; work         ;
;       |sin:u5|                               ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|sin:u5                                                                    ; sin             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|sin:u5|altsyncram:altsyncram_component                                    ; altsyncram      ; work         ;
;             |altsyncram_3p71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|sin:u5|altsyncram:altsyncram_component|altsyncram_3p71:auto_generated     ; altsyncram_3p71 ; work         ;
;       |squ:u8|                               ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|squ:u8                                                                    ; squ             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|squ:u8|altsyncram:altsyncram_component                                    ; altsyncram      ; work         ;
;             |altsyncram_v681:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|squ:u8|altsyncram:altsyncram_component|altsyncram_v681:auto_generated     ; altsyncram_v681 ; work         ;
;       |tri_rom:u6|                           ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|tri_rom:u6                                                                ; tri_rom         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|tri_rom:u6|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_l681:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|DDS:u1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_l681:auto_generated ; altsyncram_l681 ; work         ;
;    |TLC5615:u7|                              ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|TLC5615:u7                                                                       ; TLC5615         ; work         ;
;    |key:u2|                                  ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|key:u2                                                                           ; key             ; work         ;
;    |key:u3|                                  ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|key:u3                                                                           ; key             ; work         ;
;    |key:u5|                                  ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|key:u5                                                                           ; key             ; work         ;
;    |key_coding:u6|                           ; 34 (34)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_top|key_coding:u6                                                                    ; key_coding      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; DDS:u1|saw:u7|altsyncram:altsyncram_component|altsyncram_h681:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; saw_rom.mif ;
; DDS:u1|sin:u5|altsyncram:altsyncram_component|altsyncram_3p71:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; sin.mif     ;
; DDS:u1|squ:u8|altsyncram:altsyncram_component|altsyncram_v681:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; squ_rom.mif ;
; DDS:u1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_l681:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; tri_rom.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 9.0     ; N/A          ; N/A          ; |dds_top|DDS:u1|sin:u5     ; sin.vhd         ;
; Altera ; ROM: 1-PORT  ; 9.0     ; N/A          ; N/A          ; |dds_top|DDS:u1|tri_rom:u6 ; tri_rom.vhd     ;
; Altera ; ROM: 1-PORT  ; 9.0     ; N/A          ; N/A          ; |dds_top|DDS:u1|saw:u7     ; saw.vhd         ;
; Altera ; ROM: 1-PORT  ; 9.0     ; N/A          ; N/A          ; |dds_top|DDS:u1|squ:u8     ; squ.vhd         ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |dds_top|key:u5|state                ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |dds_top|key:u4|state                ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |dds_top|key:u3|state                ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |dds_top|key:u2|state                ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; key_coding:u6|p_control_temp[1]       ; Merged with key_coding:u6|p_control_temp[0] ;
; key_coding:u6|p_control_temp[0]       ; Stuck at GND due to stuck port data_in      ;
; key:u4|state.s2                       ; Lost fanout                                 ;
; key:u4|state.s3                       ; Lost fanout                                 ;
; key:u4|state.s1                       ; Lost fanout                                 ;
; key:u4|state.s0                       ; Lost fanout                                 ;
; Total Number of Removed Registers = 6 ;                                             ;
+---------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                   ;
+-----------------+--------------------+----------------------------------------+
; Register name   ; Reason for Removal ; Registers Removed due to This Register ;
+-----------------+--------------------+----------------------------------------+
; key:u4|state.s2 ; Lost Fanouts       ; key:u4|state.s1                        ;
; key:u4|state.s3 ; Lost Fanouts       ; key:u4|state.s0                        ;
+-----------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 118   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |dds_top|DDS:u1|dds_data_reg[1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dds_top|key_coding:u6|p_control_temp[6]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |dds_top|key_coding:u6|f_control_temp[13] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u1|sin:u5|altsyncram:altsyncram_component|altsyncram_3p71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_l681:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u1|saw:u7|altsyncram:altsyncram_component|altsyncram_h681:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u1|squ:u8|altsyncram:altsyncram_component|altsyncram_v681:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u1|sin:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; sin.mif              ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_3p71      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u1|tri_rom:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 10                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; tri_rom.mif          ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_l681      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u1|saw:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; saw_rom.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_h681      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u1|squ:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; squ_rom.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_v681      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 4                                                 ;
; Entity Instance                           ; DDS:u1|sin:u5|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; DDS:u1|tri_rom:u6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; DDS:u1|saw:u7|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; DDS:u1|squ:u8|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DDS:u1|adder_32bus:u1" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; a[31..16] ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 118                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 92                          ;
; cycloneiii_lcell_comb ; 139                         ;
;     arith             ; 59                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 23                          ;
;     normal            ; 80                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 42                          ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 22 13:30:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dds_top -c dds_top
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment LL_ROUTING_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment LL_ROUTING_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment LL_ROUTING_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment LL_ROUTING_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 2 design units, including 1 entities, in source file dds_top.vhd
    Info (12022): Found design unit 1: dds_top-behave File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 32
    Info (12023): Found entity 1: dds_top File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file adder_32bus.vhd
    Info (12022): Found design unit 1: adder_32bus-adder_behave File: D:/Quartus data/dds_vhdl_v1.0/adder_32bus.vhd Line: 23
    Info (12023): Found entity 1: adder_32bus File: D:/Quartus data/dds_vhdl_v1.0/adder_32bus.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file dds.vhd
    Info (12022): Found design unit 1: DDS-behave File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 29
    Info (12023): Found entity 1: DDS File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file adder_10bus.vhd
    Info (12022): Found design unit 1: adder_10bus-adder_behave File: D:/Quartus data/dds_vhdl_v1.0/adder_10bus.vhd Line: 23
    Info (12023): Found entity 1: adder_10bus File: D:/Quartus data/dds_vhdl_v1.0/adder_10bus.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file key.vhd
    Info (12022): Found design unit 1: key-behave File: D:/Quartus data/dds_vhdl_v1.0/key.vhd Line: 26
    Info (12023): Found entity 1: key File: D:/Quartus data/dds_vhdl_v1.0/key.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file key_coding.vhd
    Info (12022): Found design unit 1: key_coding-behave File: D:/Quartus data/dds_vhdl_v1.0/key_coding.vhd Line: 33
    Info (12023): Found entity 1: key_coding File: D:/Quartus data/dds_vhdl_v1.0/key_coding.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file register_10bus.vhd
    Info (12022): Found design unit 1: register_10bus-regi_behave File: D:/Quartus data/dds_vhdl_v1.0/register_10bus.vhd Line: 23
    Info (12023): Found entity 1: register_10bus File: D:/Quartus data/dds_vhdl_v1.0/register_10bus.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file register_32bus.vhd
    Info (12022): Found design unit 1: register_32bus-regi_behave File: D:/Quartus data/dds_vhdl_v1.0/register_32bus.vhd Line: 23
    Info (12023): Found entity 1: register_32bus File: D:/Quartus data/dds_vhdl_v1.0/register_32bus.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file tlc615.vhd
    Info (12022): Found design unit 1: TLC5615-BEHAVE File: D:/Quartus data/dds_vhdl_v1.0/TLC615.vhd Line: 30
    Info (12023): Found entity 1: TLC5615 File: D:/Quartus data/dds_vhdl_v1.0/TLC615.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file sin.vhd
    Info (12022): Found design unit 1: sin-SYN File: D:/Quartus data/dds_vhdl_v1.0/sin.vhd Line: 52
    Info (12023): Found entity 1: sin File: D:/Quartus data/dds_vhdl_v1.0/sin.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file squ.vhd
    Info (12022): Found design unit 1: squ-SYN File: D:/Quartus data/dds_vhdl_v1.0/squ.vhd Line: 52
    Info (12023): Found entity 1: squ File: D:/Quartus data/dds_vhdl_v1.0/squ.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file saw.vhd
    Info (12022): Found design unit 1: saw-SYN File: D:/Quartus data/dds_vhdl_v1.0/saw.vhd Line: 52
    Info (12023): Found entity 1: saw File: D:/Quartus data/dds_vhdl_v1.0/saw.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tri_rom.vhd
    Info (12022): Found design unit 1: tri_rom-SYN File: D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd Line: 52
    Info (12023): Found entity 1: tri_rom File: D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd Line: 42
Info (12127): Elaborating entity "DDS_top" for the top level hierarchy
Info (12128): Elaborating entity "DDS" for hierarchy "DDS:u1" File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 84
Info (12128): Elaborating entity "adder_32bus" for hierarchy "DDS:u1|adder_32bus:u1" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 117
Info (12128): Elaborating entity "register_32bus" for hierarchy "DDS:u1|register_32bus:u2" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 118
Info (12128): Elaborating entity "adder_10bus" for hierarchy "DDS:u1|adder_10bus:u3" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 119
Info (12128): Elaborating entity "register_10bus" for hierarchy "DDS:u1|register_10bus:u4" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 120
Info (12128): Elaborating entity "sin" for hierarchy "DDS:u1|sin:u5" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS:u1|sin:u5|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/sin.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "DDS:u1|sin:u5|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/sin.vhd Line: 84
Info (12133): Instantiated megafunction "DDS:u1|sin:u5|altsyncram:altsyncram_component" with the following parameter: File: D:/Quartus data/dds_vhdl_v1.0/sin.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3p71.tdf
    Info (12023): Found entity 1: altsyncram_3p71 File: D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_3p71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3p71" for hierarchy "DDS:u1|sin:u5|altsyncram:altsyncram_component|altsyncram_3p71:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tri_rom" for hierarchy "DDS:u1|tri_rom:u6" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS:u1|tri_rom:u6|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "DDS:u1|tri_rom:u6|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd Line: 84
Info (12133): Instantiated megafunction "DDS:u1|tri_rom:u6|altsyncram:altsyncram_component" with the following parameter: File: D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tri_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l681.tdf
    Info (12023): Found entity 1: altsyncram_l681 File: D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_l681.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l681" for hierarchy "DDS:u1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_l681:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "saw" for hierarchy "DDS:u1|saw:u7" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS:u1|saw:u7|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/saw.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "DDS:u1|saw:u7|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/saw.vhd Line: 84
Info (12133): Instantiated megafunction "DDS:u1|saw:u7|altsyncram:altsyncram_component" with the following parameter: File: D:/Quartus data/dds_vhdl_v1.0/saw.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "saw_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h681.tdf
    Info (12023): Found entity 1: altsyncram_h681 File: D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_h681.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h681" for hierarchy "DDS:u1|saw:u7|altsyncram:altsyncram_component|altsyncram_h681:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "squ" for hierarchy "DDS:u1|squ:u8" File: D:/Quartus data/dds_vhdl_v1.0/DDS.vhd Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS:u1|squ:u8|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/squ.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "DDS:u1|squ:u8|altsyncram:altsyncram_component" File: D:/Quartus data/dds_vhdl_v1.0/squ.vhd Line: 84
Info (12133): Instantiated megafunction "DDS:u1|squ:u8|altsyncram:altsyncram_component" with the following parameter: File: D:/Quartus data/dds_vhdl_v1.0/squ.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "squ_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v681.tdf
    Info (12023): Found entity 1: altsyncram_v681 File: D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_v681.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v681" for hierarchy "DDS:u1|squ:u8|altsyncram:altsyncram_component|altsyncram_v681:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "key" for hierarchy "key:u2" File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 86
Info (12128): Elaborating entity "key_coding" for hierarchy "key_coding:u6" File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 90
Info (12128): Elaborating entity "TLC5615" for hierarchy "TLC5615:u7" File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 95
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "set_a_key_in" File: D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd Line: 25
Info (21057): Implemented 200 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 151 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Sun Oct 22 13:30:46 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


