Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 23:23:55 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zyncoscope_wrapper_control_sets_placed.rpt
| Design       : zyncoscope_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   134 |
|    Minimum number of control sets                        |   134 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   134 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    87 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     4 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             233 |           92 |
| No           | No                    | Yes                    |              42 |           24 |
| No           | Yes                   | No                     |              91 |           38 |
| Yes          | No                    | No                     |             417 |          113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             957 |          310 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                          |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_arready0                                                                                             | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              4 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_awready0                                                                                             | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              4 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | zyncoscope_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                   | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                  | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                  | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                  | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                  | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                   | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                6 |              8 |         1.33 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[14]_0[0]                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                6 |              8 |         1.33 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              8 |         1.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/p_1_in[23]                                                                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                      | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |              8 |         2.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/p_1_in[15]                                                                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/p_1_in[31]                                                                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                3 |              8 |         2.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                2 |              8 |         4.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                  | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                  | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                1 |              8 |         8.00 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 |                                                                                                                                                                  | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                5 |              9 |         1.80 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/E[0]                                                                                  | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                3 |              9 |         3.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/E[0]                                                                                  | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                3 |              9 |         3.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 |                                                                                                                                                                  | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt[10]_i_1_n_0                                               |                3 |             11 |         3.67 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/geqOp                                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |             11 |         2.75 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert[10]_i_1_n_0                                                    | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |             11 |         3.67 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/E[0]                                                                     | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt[10]_i_1_n_0                                               |                4 |             11 |         2.75 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                4 |             11 |         2.75 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/E[0]                                                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                3 |             11 |         3.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                5 |             11 |         2.20 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |         2.60 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                6 |             14 |         2.33 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                3 |             14 |         4.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                3 |             14 |         4.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                         |                6 |             15 |         2.50 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                9 |             17 |         1.89 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             20 |         2.86 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |                9 |             20 |         2.22 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state[2]_i_1_n_0                                                        | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                9 |             22 |         2.44 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[0]_1                                                          | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                4 |             24 |         6.00 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |               27 |             32 |         1.19 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/Q[6]                                                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |               10 |             32 |         3.20 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                | zyncoscope_i/epwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |                9 |             32 |         3.56 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/ctrlpath/FSM_onehot_state_reg[0]_2[0]                                                       | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/rateCounter/s00_axi_aresetn_0                                             |                9 |             32 |         3.56 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                | zyncoscope_i/epwm_1/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0]                                                                       |               10 |             32 |         3.20 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |         3.78 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |               12 |             35 |         2.92 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 |                                                                                                                                                                  | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]                                                 |               24 |             42 |         1.75 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                9 |             44 |         4.89 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                9 |             44 |         4.89 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                9 |             44 |         4.89 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               12 |             44 |         3.67 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                8 |             47 |         5.88 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               | zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |               14 |             47 |         3.36 |
|  zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1 |                                                                                                                                                                  |                                                                                                                                                         |               38 |            119 |         3.13 |
|  zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                  |                                                                                                                                                         |               58 |            143 |         2.47 |
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


