$date
	Sat Oct 22 23:32:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#396869
b10 !
1"
#396870
b10 &
b10 %
1$
#396871
0"
#396874
b1 &
b1 %
1#
#396878
b0 &
0#
b0 %
0$
#1345827
b1100 !
1"
#1345830
b1100 &
b1100 %
1$
#1345831
0"
#1345834
b110 &
b110 %
#1345838
b11 &
b11 %
#1345842
b1010 &
b1010 %
#1345846
b101 &
b101 %
#1345850
b10000 &
b10000 %
#1345854
b1000 &
b1000 %
#1345858
b100 &
b100 %
#1345862
b10 &
b10 %
#1345866
b1 &
b1 %
1#
#1345870
b0 &
0#
b0 %
0$
#2395211
b10001 !
1"
#2395214
b10001 &
b10001 %
1$
#2395215
0"
#2395218
b110100 &
b110100 %
#2395222
b11010 &
b11010 %
#2395226
b1101 &
b1101 %
#2395230
b101000 &
b101000 %
#2395234
b10100 &
b10100 %
#2395238
b1010 &
b1010 %
#2395242
b101 &
b101 %
#2395246
b10000 &
b10000 %
#2395250
b1000 &
b1000 %
#2395254
b100 &
b100 %
#2395258
b10 &
b10 %
#2395262
b1 &
1#
b1 %
#2395266
b0 &
b0 %
0#
0$
#4500012
