//===-- Z80InstructionSelector.cpp - Z80 Instruction Selector -------------===//
//
// Part of LLVM-Z80, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines the Z80 instruction selector for GlobalISel.
//
//===----------------------------------------------------------------------===//

#include "Z80InstructionSelector.h"

#include "MCTargetDesc/Z80MCTargetDesc.h"
#include "Z80.h"
#include "Z80InstrInfo.h"
#include "Z80RegisterInfo.h"
#include "Z80Subtarget.h"

#include "llvm/CodeGen/GlobalISel/GIMatchTableExecutor.h"
#include "llvm/CodeGen/GlobalISel/GenericMachineInstrs.h"
#include "llvm/CodeGen/GlobalISel/InstructionSelector.h"
#include "llvm/CodeGen/GlobalISel/MachineIRBuilder.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/TargetOpcodes.h"
#include "llvm/CodeGenTypes/LowLevelType.h"
#include "llvm/IR/Instructions.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/IR/IntrinsicsZ80.h"
#include "llvm/ADT/SmallPtrSet.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/ErrorHandling.h"

using namespace llvm;

#define DEBUG_TYPE "z80-isel"

// #178/#166 (session 73s).  Lower G_PTR_ADD via the NON-tied ADD16_acc
// pseudo (SSA $dst, no tie -> no coalescer tie-join trap that sank
// ADD16_tied) instead of the explicit COPY-HL + ADD_HL_rr + COPY-from-HL
// pattern.  CORRECT, but default OFF: it pins every pointer-arithmetic
// result to HL, which under the 3-pair (IX/IY-reserved) allocator costs
// +219 B / +9.8% on AES 09_Oz_prod_like; remat does not recover it
// (FLAGS-clobber blocks the rematerializer -- byte-identical with/without
// isReMaterializable).  Revisit after #112 un-reserves IX/IY: ADD16_acc's
// HLI class already covers IX/IY, giving 3 accumulators and lower pinning
// cost.  See session73s-issue178-add16-tied-rootcause.md.
static cl::opt<bool> EnableAdd16Acc(
    "z80-add16-acc", cl::init(false), cl::Hidden,
    cl::desc("Lower G_PTR_ADD via the non-tied ADD16_acc SSA pseudo "
             "(ravn/llvm-z80#178; correct but currently a size regression "
             "-- revisit after #112)."));

static cl::opt<bool> EnableIdxAddr(
    "z80-idx-addr", cl::init(false), cl::Hidden,
    cl::desc("Emit IX/IY-displacement loads for register-held pointers "
             "dereferenced at a constant offset (ravn/llvm-z80#27).  Constrains "
             "the base to IR16 so it lands in IX/IY.  Default off pending "
             "measurement."));

// #27: count the distinct in-range constant-offset G_PTR_ADD sites on Base.
// The IX/IY-indexed transform pays only when the one-time `push hl; pop iy`
// base setup amortises across >=2 access sites; a single site is larger under
// the flag.  Counting SITES (not their load/store users) is stable during
// selection: a G_PTR_ADD persists while its load/store users are selected and
// erased one by one, so the count does not depend on selection order.
static unsigned countIndexedSites(Register Base,
                                  const MachineRegisterInfo &MRI) {
  unsigned N = 0;
  for (const MachineInstr &U : MRI.use_nodbg_instructions(Base)) {
    if (U.getOpcode() != TargetOpcode::G_PTR_ADD ||
        U.getOperand(1).getReg() != Base)
      continue;
    const MachineInstr *OffDef = MRI.getVRegDef(U.getOperand(2).getReg());
    if (OffDef && OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
      int64_t D = OffDef->getOperand(1).getCImm()->getSExtValue();
      if (D >= -128 && D <= 127)
        ++N;
    }
  }
  return N;
}

namespace {

class Z80InstructionSelector : public InstructionSelector {
public:
  Z80InstructionSelector(const Z80TargetMachine &TM, Z80Subtarget &STI,
                         Z80RegisterBankInfo &RBI);

  bool select(MachineInstr &MI) override;
  void setupGeneratedPerFunctionState(MachineFunction &MF) override {
    // #27: cache whether this function contains any call.  IY is caller-saved
    // (only IX is callee-saved, Z80_CSR), so an IR16-constrained base forced
    // into IY would not survive a call.  The IX/IY-indexed-load transform only
    // fires in call-free functions (see EnableIdxAddr emission).
    FnHasCalls = false;
    for (const MachineBasicBlock &MBB : MF)
      for (const MachineInstr &MI : MBB)
        if (MI.isCall()) {
          FnHasCalls = true;
          return;
        }
  }
  static const char *getName() { return DEBUG_TYPE; }

private:
  // #27: set by setupGeneratedPerFunctionState; true if the current function
  // contains any call (gates the IX/IY-indexed-load transform — see above).
  bool FnHasCalls = false;

  bool selectRuntimeLibCall16(MachineInstr &MI, const char *FuncName);
  bool selectInline16(MachineInstr &MI, unsigned PseudoOpc);
  bool selectMul8(MachineInstr &MI);
  bool selectMulByConst(MachineInstr &MI);
  bool selectUDivMod8(MachineInstr &MI, bool IsDiv);
  bool selectSDivMod8(MachineInstr &MI, bool IsDiv);
  bool tryNarrowSDivMod16(MachineInstr &MI, bool IsDiv);
  void emitSigned16BitCompare(MachineBasicBlock &MBB, MachineInstr &MI,
                              Register LHS, Register RHS,
                              MachineRegisterInfo &MRI, bool InvertResult);
  bool emitFusedCompareAndBranch(MachineBasicBlock &MBB, MachineInstr &MI,
                                 MachineInstr &CmpMI, MachineRegisterInfo &MRI);
  bool emit32CompareFlags(MachineBasicBlock &MBB,
                          MachineBasicBlock::iterator InsertPt,
                          CmpInst::Predicate Pred, Register LhsLo,
                          Register LhsHi, Register RhsLo, Register RhsHi,
                          MachineRegisterInfo &MRI, const DebugLoc &DL,
                          CmpInst::Predicate &NormalizedPred,
                          bool FusedBranch = false);
  bool emit64CompareFlags(
      MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertPt,
      CmpInst::Predicate Pred, Register LhsW0, Register LhsW1, Register LhsW2,
      Register LhsW3, Register RhsW0, Register RhsW1, Register RhsW2,
      Register RhsW3, MachineRegisterInfo &MRI, const DebugLoc &DL,
      CmpInst::Predicate &NormalizedPred, bool FusedBranch = false);

  /// Check if a 16-bit virtual register provably has its high byte always zero.
  /// Walks the def chain through G_PHI, G_CONSTANT, G_ADD (nuw), G_ZEXT, etc.
  /// Used to narrow 16-bit EQ/NE comparisons to 8-bit (CP instead of SUB+OR).
  bool isHighByteProvablyZero(Register Reg, MachineRegisterInfo &MRI,
                              SmallPtrSetImpl<MachineInstr *> &Visited);

  /// Check if a virtual register (any width) provably holds zero.  Used in
  /// the high-byte recursion to bottom out on the high-byte operand of a
  /// G_MERGE_VALUES (ravn/llvm-z80#142).
  bool isProvablyZero(Register Reg, MachineRegisterInfo &MRI,
                      SmallPtrSetImpl<MachineInstr *> &Visited);

  /// Count foldable G_LOAD→G_ADD/SUB/PTR_ADD patterns in a BB.
  /// Used to decide if register pressure is high enough to justify folding.
  unsigned countFoldablePatternsInBB(MachineBasicBlock &MBB,
                                     MachineRegisterInfo &MRI);

  const Z80InstrInfo &TII;
  const Z80RegisterInfo &TRI;
  const Z80RegisterBankInfo &RBI;

  // Per-BB fold count cache for register pressure heuristic.
  MachineBasicBlock *CachedFoldBB = nullptr;
  unsigned CachedFoldCount = 0;
};

} // namespace

Z80InstructionSelector::Z80InstructionSelector(const Z80TargetMachine &TM,
                                               Z80Subtarget &STI,
                                               Z80RegisterBankInfo &RBI)
    : TII(*STI.getInstrInfo()), TRI(*STI.getRegisterInfo()), RBI(RBI) {}

/// Check if a 16-bit virtual register provably has its high byte always zero.
/// Walks the def chain through G_PHI, G_CONSTANT, G_ADD (nuw), G_ZEXT.
/// Returns true only when we can prove it; false means "don't know".
bool Z80InstructionSelector::isHighByteProvablyZero(
    Register Reg, MachineRegisterInfo &MRI,
    SmallPtrSetImpl<MachineInstr *> &Visited) {
  if (!Reg.isVirtual())
    return false;
  MachineInstr *Def = MRI.getVRegDef(Reg);
  if (!Def)
    return false;

  // Cycle detection: if we've already visited this def (PHI cycle), return
  // true — cycles don't disprove the property, only non-cycle leaves can.
  if (!Visited.insert(Def).second)
    return true;

  switch (Def->getOpcode()) {
  case TargetOpcode::G_CONSTANT: {
    int64_t Val = Def->getOperand(1).getCImm()->getSExtValue();
    return Val >= 0 && Val <= 255;
  }
  case TargetOpcode::G_ZEXT:
  case TargetOpcode::G_ANYEXT: {
    Register Src = Def->getOperand(1).getReg();
    LLT SrcTy = MRI.getType(Src);
    return SrcTy.getSizeInBits() <= 8;
  }
  case TargetOpcode::G_PHI: {
    for (unsigned I = 1, E = Def->getNumOperands(); I < E; I += 2) {
      Register InReg = Def->getOperand(I).getReg();
      if (!isHighByteProvablyZero(InReg, MRI, Visited))
        return false;
    }
    return true;
  }
  case TargetOpcode::G_ADD: {
    if (!(Def->getFlag(MachineInstr::NoUWrap)))
      return false;
    Register LHS = Def->getOperand(1).getReg();
    Register RHS = Def->getOperand(2).getReg();
    return isHighByteProvablyZero(LHS, MRI, Visited) &&
           isHighByteProvablyZero(RHS, MRI, Visited);
  }
  case TargetOpcode::G_AND: {
    // (x & y) high byte is zero iff (x_hi & y_hi) == 0, which holds
    // when EITHER operand has high byte zero (a zero in either input
    // forces the bitwise AND result's high byte to zero).
    Register LHS = Def->getOperand(1).getReg();
    Register RHS = Def->getOperand(2).getReg();
    return isHighByteProvablyZero(LHS, MRI, Visited) ||
           isHighByteProvablyZero(RHS, MRI, Visited);
  }
  case TargetOpcode::G_OR:
  case TargetOpcode::G_XOR: {
    // (x | y) and (x ^ y) high byte is zero iff BOTH operands have
    // high byte zero.
    Register LHS = Def->getOperand(1).getReg();
    Register RHS = Def->getOperand(2).getReg();
    return isHighByteProvablyZero(LHS, MRI, Visited) &&
           isHighByteProvablyZero(RHS, MRI, Visited);
  }
  case TargetOpcode::G_MERGE_VALUES: {
    // s16 = MERGE(s8 lo, s8 hi).  High byte is zero iff the hi operand
    // is provably zero.  This is the post-legalizer shape of an i16
    // op that the legalizer split into two i8 ops (ravn/llvm-z80#142):
    // e.g. `(r & 0x7F)` becomes UNMERGE+AND(lo,127)+AND(hi,0)+MERGE
    // where the hi-AND produces a provable-zero i8.
    if (Def->getNumOperands() < 3)
      return false;
    Register HiOp = Def->getOperand(2).getReg();
    return isProvablyZero(HiOp, MRI, Visited);
  }
  case Z80::INC16:
  case Z80::DEC16: {
    // INC16/DEC16 is selected from G_ADD/G_SUB +/-1.
    // If the source has high byte zero, the result does too, provided the
    // loop exit constant is <= 255 (checked by the caller — we only reach
    // isHighByteProvablyZero when ConstVal is in [0,255]).
    Register Src = Def->getOperand(1).getReg();
    return isHighByteProvablyZero(Src, MRI, Visited);
  }
  default:
    return false;
  }
}

bool Z80InstructionSelector::isProvablyZero(
    Register Reg, MachineRegisterInfo &MRI,
    SmallPtrSetImpl<MachineInstr *> &Visited) {
  if (!Reg.isVirtual())
    return false;
  MachineInstr *Def = MRI.getVRegDef(Reg);
  if (!Def)
    return false;
  if (!Visited.insert(Def).second)
    return true;  // cycle: optimistic (consistent with isHighByteProvablyZero)

  switch (Def->getOpcode()) {
  case TargetOpcode::G_CONSTANT:
    return Def->getOperand(1).getCImm()->isZero();
  case TargetOpcode::G_AND: {
    // x & y == 0 if either operand is provably zero.
    Register LHS = Def->getOperand(1).getReg();
    Register RHS = Def->getOperand(2).getReg();
    return isProvablyZero(LHS, MRI, Visited) ||
           isProvablyZero(RHS, MRI, Visited);
  }
  case TargetOpcode::G_OR:
  case TargetOpcode::G_XOR: {
    // x | y == 0  ↔  both zero;  x ^ y == 0  ↔  both equal (incl. both zero).
    Register LHS = Def->getOperand(1).getReg();
    Register RHS = Def->getOperand(2).getReg();
    return isProvablyZero(LHS, MRI, Visited) &&
           isProvablyZero(RHS, MRI, Visited);
  }
  case TargetOpcode::G_PHI: {
    for (unsigned I = 1, E = Def->getNumOperands(); I < E; I += 2) {
      Register InReg = Def->getOperand(I).getReg();
      if (!isProvablyZero(InReg, MRI, Visited))
        return false;
    }
    return true;
  }
  case TargetOpcode::G_UNMERGE_VALUES: {
    // s8 = UNMERGE(s16 src).  operand[0] = lo, operand[1] = hi, operand[N]=src.
    // Hi half is zero iff the source's high byte is zero.
    // Lo half: would need "low byte provably zero" — not implemented; bail.
    unsigned NumDefs = Def->getNumExplicitDefs();
    if (NumDefs == 2 && Def->getOperand(1).getReg() == Reg) {
      Register Src = Def->getOperand(NumDefs).getReg();
      return isHighByteProvablyZero(Src, MRI, Visited);
    }
    return false;
  }
  default:
    return false;
  }
}

/// Count how many 16-bit G_ADD/G_SUB/G_PTR_ADD in the BB have a single-use
/// G_LOAD from a frame index as an operand.  When this count exceeds the
/// GR16_BCDE physical register count (2), spills become likely and folding
/// into ADD_HL_FI/SUB_HL_FI is beneficial.
unsigned
Z80InstructionSelector::countFoldablePatternsInBB(MachineBasicBlock &MBB,
                                                  MachineRegisterInfo &MRI) {
  unsigned Count = 0;
  for (MachineInstr &MI : MBB) {
    unsigned Opc = MI.getOpcode();
    if (Opc != TargetOpcode::G_ADD && Opc != TargetOpcode::G_SUB &&
        Opc != TargetOpcode::G_PTR_ADD)
      continue;
    if (MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() > 16)
      continue;
    // Check operands 1 and 2 (for G_ADD, either could be the load due to
    // commutativity; for G_SUB/G_PTR_ADD only operand 2).
    unsigned StartOp = (Opc == TargetOpcode::G_ADD) ? 1 : 2;
    unsigned EndOp = 2;
    for (unsigned i = StartOp; i <= EndOp; ++i) {
      Register Reg = MI.getOperand(i).getReg();
      if (!Reg.isVirtual() || !MRI.hasOneNonDBGUse(Reg))
        continue;
      MachineInstr *Def = MRI.getVRegDef(Reg);
      if (!Def || Def->getOpcode() != TargetOpcode::G_LOAD ||
          Def->getParent() != &MBB)
        continue;
      Register AddrReg = Def->getOperand(1).getReg();
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      if (!AddrDef)
        continue;
      if (AddrDef->getOpcode() == TargetOpcode::G_FRAME_INDEX) {
        ++Count;
        break;
      }
      if (AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
        MachineInstr *Base = MRI.getVRegDef(AddrDef->getOperand(1).getReg());
        MachineInstr *Off = MRI.getVRegDef(AddrDef->getOperand(2).getReg());
        if (Base && Base->getOpcode() == TargetOpcode::G_FRAME_INDEX && Off &&
            Off->getOpcode() == TargetOpcode::G_CONSTANT) {
          ++Count;
          break;
        }
      }
    }
  }
  return Count;
}

// Emit a runtime library call for 16-bit binary ops.
// Z80:  HL=Src1, DE=Src2, result in DE  (__sdcccall(1))
// SM83: DE=Src1, BC=Src2, result in BC  (__sdcccall(1))
bool Z80InstructionSelector::selectRuntimeLibCall16(MachineInstr &MI,
                                                    const char *FuncName) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();
  const auto &STI = MF.getSubtarget<Z80Subtarget>();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src1Reg = MI.getOperand(1).getReg();
  Register Src2Reg = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() > 16)
    return false;

  if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src2Reg, Z80::GR16RegClass, MRI))
    return false;

  Module *M = const_cast<Module *>(MF.getFunction().getParent());
  FunctionCallee Func = M->getOrInsertFunction(
      FuncName, FunctionType::get(Type::getInt16Ty(M->getContext()),
                                  {Type::getInt16Ty(M->getContext()),
                                   Type::getInt16Ty(M->getContext())},
                                  false));
  GlobalValue *GV = cast<GlobalValue>(Func.getCallee());

  if (STI.hasSM83()) {
    // SM83: 1st arg→DE, 2nd arg→BC, return→BC
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::DE)
        .addReg(Src1Reg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::BC)
        .addReg(Src2Reg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CALL_nn))
        .addGlobalAddress(GV)
        .addUse(Z80::DE, RegState::Implicit)
        .addUse(Z80::BC, RegState::Implicit);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(Z80::BC);
  } else {
    // Z80: 1st arg→HL, 2nd arg→DE, return→DE
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
        .addReg(Src1Reg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::DE)
        .addReg(Src2Reg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CALL_nn))
        .addGlobalAddress(GV)
        .addUse(Z80::HL, RegState::Implicit)
        .addUse(Z80::DE, RegState::Implicit);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(Z80::DE);
  }

  MI.eraseFromParent();
  return true;
}

// Select 16-bit ops via inline pseudo (for +inline-i16-runtime mode).
// Input: HL = src1, DE = src2. Output: DE = result.
// The pseudo is expanded in Z80ExpandPseudo.
bool Z80InstructionSelector::selectInline16(MachineInstr &MI,
                                            unsigned PseudoOpc) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src1Reg = MI.getOperand(1).getReg();
  Register Src2Reg = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() != 16)
    return false;

  if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src2Reg, Z80::GR16RegClass, MRI))
    return false;

  const DebugLoc &DL = MI.getDebugLoc();

  // All inline 16-bit pseudos use HL=src1, DE=src2, result in DE.
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL).addReg(Src1Reg);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::DE).addReg(Src2Reg);
  BuildMI(MBB, MI, DL, TII.get(PseudoOpc));
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::DE);

  MI.eraseFromParent();
  return true;
}

// Select G_MUL i8: inline 8-bit shift-add multiply via MUL8 pseudo.
// Input: A = multiplier, E = multiplicand. Output: A = result.
// The MUL8 pseudo is expanded to a DJNZ loop in Z80ExpandPseudo.
bool Z80InstructionSelector::selectMul8(MachineInstr &MI) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src1Reg = MI.getOperand(1).getReg();
  Register Src2Reg = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() != 8)
    return false;

  if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
    return false;

  const DebugLoc &DL = MI.getDebugLoc();

  // A = multiplier (shifted left to check MSB), E = multiplicand (added)
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(Src1Reg);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::E).addReg(Src2Reg);
  BuildMI(MBB, MI, DL, TII.get(Z80::MUL8));
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);

  MI.eraseFromParent();
  return true;
}

// Select G_UDIV/G_UREM i8: inline 8-bit restoring division via pseudo.
// Input: A = dividend, E = divisor. Output: A = quotient (UDIV8) or remainder
// (UMOD8). Under -Oz, emits a runtime call instead to save code size (~15B
// inline → ~10B call).
bool Z80InstructionSelector::selectUDivMod8(MachineInstr &MI, bool IsDiv) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src1Reg = MI.getOperand(1).getReg();
  Register Src2Reg = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() != 8)
    return false;

  const DebugLoc &DL = MI.getDebugLoc();

  if (MF.getFunction().hasOptSize()) {
    // -Os/-Oz: call dedicated 8-bit runtime function.
    // Convention: A = dividend, E = divisor, return A = result.
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
      return false;

    const char *FuncName = IsDiv ? "__udivqi3" : "__umodqi3";
    Module *M = const_cast<Module *>(MF.getFunction().getParent());
    FunctionCallee Func = M->getOrInsertFunction(
        FuncName, FunctionType::get(Type::getInt8Ty(M->getContext()),
                                    {Type::getInt8Ty(M->getContext()),
                                     Type::getInt8Ty(M->getContext())},
                                    false));
    GlobalValue *GV = cast<GlobalValue>(Func.getCallee());

    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(Src1Reg);
    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::E).addReg(Src2Reg);
    BuildMI(MBB, MI, DL, TII.get(Z80::CALL_nn))
        .addGlobalAddress(GV)
        .addUse(Z80::A, RegState::Implicit)
        .addUse(Z80::E, RegState::Implicit);
    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);

    MI.eraseFromParent();
    return true;
  }

  if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
    return false;

  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(Src1Reg);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::E).addReg(Src2Reg);
  BuildMI(MBB, MI, DL, TII.get(IsDiv ? Z80::UDIV8 : Z80::UMOD8));
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);

  MI.eraseFromParent();
  return true;
}

// Select G_SDIV/G_SREM i8: inline 8-bit signed division via pseudo.
// Input: A = dividend, E = divisor. Output: A = quotient (SDIV8) or remainder
// (SMOD8). Under -Oz, emits a runtime call instead to save code size.
bool Z80InstructionSelector::selectSDivMod8(MachineInstr &MI, bool IsDiv) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src1Reg = MI.getOperand(1).getReg();
  Register Src2Reg = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() != 8)
    return false;

  const DebugLoc &DL = MI.getDebugLoc();

  if (MF.getFunction().hasMinSize()) {
    // -Oz: sign-extend i8 operands to i16, call __divhi3/__modhi3,
    // and truncate the result back to i8.
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
      return false;

    const char *FuncName = IsDiv ? "__divhi3" : "__modhi3";
    Module *M = const_cast<Module *>(MF.getFunction().getParent());
    FunctionCallee Func = M->getOrInsertFunction(
        FuncName, FunctionType::get(Type::getInt16Ty(M->getContext()),
                                    {Type::getInt16Ty(M->getContext()),
                                     Type::getInt16Ty(M->getContext())},
                                    false));
    GlobalValue *GV = cast<GlobalValue>(Func.getCallee());
    const auto &STI = MF.getSubtarget<Z80Subtarget>();

    if (STI.hasSM83()) {
      // SM83: 1st→DE, 2nd→BC, return→BC
      BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::DE)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::BC)
          .addReg(Src2Reg);
      BuildMI(MBB, MI, DL, TII.get(Z80::CALL_nn))
          .addGlobalAddress(GV)
          .addUse(Z80::DE, RegState::Implicit)
          .addUse(Z80::BC, RegState::Implicit);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::C);
    } else {
      // Z80: 1st→HL, 2nd→DE, return→DE
      BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::HL)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::DE)
          .addReg(Src2Reg);
      BuildMI(MBB, MI, DL, TII.get(Z80::CALL_nn))
          .addGlobalAddress(GV)
          .addUse(Z80::HL, RegState::Implicit)
          .addUse(Z80::DE, RegState::Implicit);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::E);
    }

    MI.eraseFromParent();
    return true;
  }

  if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
    return false;

  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(Src1Reg);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::E).addReg(Src2Reg);
  BuildMI(MBB, MI, DL, TII.get(IsDiv ? Z80::SDIV8 : Z80::SMOD8));
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);

  MI.eraseFromParent();
  return true;
}

// Try to narrow G_SDIV/G_SREM i16 to i8 when both operands are G_SEXT from i8.
// Fallback for when G_TRUNC fold doesn't apply (i16 result used directly).
bool Z80InstructionSelector::tryNarrowSDivMod16(MachineInstr &MI, bool IsDiv) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src1Reg = MI.getOperand(1).getReg();
  Register Src2Reg = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() != 16)
    return false;

  // Check if both operands come from G_SEXT i8 → i16.
  MachineInstr *Src1Def = MRI.getVRegDef(Src1Reg);
  MachineInstr *Src2Def = MRI.getVRegDef(Src2Reg);
  if (!Src1Def || !Src2Def)
    return false;
  if (Src1Def->getOpcode() != TargetOpcode::G_SEXT ||
      Src2Def->getOpcode() != TargetOpcode::G_SEXT)
    return false;

  Register Orig1 = Src1Def->getOperand(1).getReg();
  Register Orig2 = Src2Def->getOperand(1).getReg();
  if (MRI.getType(Orig1).getSizeInBits() != 8 ||
      MRI.getType(Orig2).getSizeInBits() != 8)
    return false;

  // Under -Oz, let the normal __divhi3/__modhi3 path handle it.
  if (MF.getFunction().hasMinSize())
    return false;

  const DebugLoc &DL = MI.getDebugLoc();

  // Inline 8-bit signed division, then sign-extend result to i16.
  if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
      !RBI.constrainGenericRegister(Orig1, Z80::GR8RegClass, MRI) ||
      !RBI.constrainGenericRegister(Orig2, Z80::GR8RegClass, MRI))
    return false;

  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(Orig1);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::E).addReg(Orig2);
  BuildMI(MBB, MI, DL, TII.get(IsDiv ? Z80::SDIV8 : Z80::SMOD8));
  // Sign-extend 8-bit result in A to 16-bit destination.
  BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), DstReg).addReg(Z80::A);

  MI.eraseFromParent();
  return true;
}

// Try to select G_MUL with a constant operand as inline shift-add sequence.
// This avoids the expensive __mulhi3 runtime call for small constants.
// Decomposition: x * C is expressed as a chain of ADD HL,HL (shift by 1)
// and ADD HL,rr (add original value), built by factoring out 2s and 1s.
// Example: x * 10 = ((x << 2) + x) << 1 → SHIFT,SHIFT,ADD,SHIFT
bool Z80InstructionSelector::selectMulByConst(MachineInstr &MI) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  Register DstReg = MI.getOperand(0).getReg();
  Register Src0 = MI.getOperand(1).getReg();
  Register Src1 = MI.getOperand(2).getReg();

  if (MRI.getType(DstReg).getSizeInBits() != 16)
    return false;

  // Find the constant operand
  auto getConstVal = [&](Register Reg) -> std::optional<uint64_t> {
    MachineInstr *Def = MRI.getVRegDef(Reg);
    if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
      return Def->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
    return std::nullopt;
  };

  Register SrcReg;
  uint64_t C;
  if (auto Val = getConstVal(Src1)) {
    SrcReg = Src0;
    C = *Val;
  } else if (auto Val = getConstVal(Src0)) {
    SrcReg = Src1;
    C = *Val;
  } else {
    return false;
  }

  const DebugLoc &DL = MI.getDebugLoc();

  // x * 0: result is always 0.
  if (C == 0) {
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
      return false;
    BuildMI(MBB, MI, DL, TII.get(Z80::LD_HL_nn)).addImm(0);
    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::HL);
    MI.eraseFromParent();
    return true;
  }

  // x * 1: result is x (identity).
  if (C == 1) {
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
      return false;
    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(SrcReg);
    MI.eraseFromParent();
    return true;
  }

  // Decompose C into a sequence of SHIFT (×2) and ADD_ORIG (+x) steps.
  // Algorithm: work from C down to 1:
  //   even → SHIFT, C/=2
  //   odd  → ADD_ORIG, C-=1
  // Then reverse to get execution order.
  enum StepKind { SHIFT, ADD_ORIG };
  SmallVector<StepKind, 16> Steps;
  uint64_t Remaining = C;
  while (Remaining != 1) {
    if (Remaining % 2 == 0) {
      Steps.push_back(SHIFT);
      Remaining /= 2;
    } else {
      Steps.push_back(ADD_ORIG);
      Remaining -= 1;
    }
  }
  std::reverse(Steps.begin(), Steps.end());

  // Limit: if too many steps, fall back to library call.
  // Each step is ~11 T-states; __mulhi3 is ~300+ T-states.
  if (Steps.size() > 12)
    return false;

  if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
      !RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
    return false;

  bool NeedOrig = llvm::any_of(Steps, [](StepKind S) { return S == ADD_ORIG; });

  // Copy source to HL
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL).addReg(SrcReg);

  // If we need original value for additions, save it in DE.
  // Don't constrain SrcReg to GR16_BCDE — it may conflict with other uses.
  if (NeedOrig) {
    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::DE).addReg(SrcReg);
  }

  // Execute the steps
  for (auto Step : Steps) {
    if (Step == SHIFT) {
      BuildMI(MBB, MI, DL, TII.get(Z80::ADD_HL_HL));
    } else {
      BuildMI(MBB, MI, DL, TII.get(Z80::ADD_HL_DE));
    }
  }

  // Copy result from HL to dst
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::HL);

  MI.eraseFromParent();
  return true;
}

// Emit 16-bit signed comparison: result in A (0 or 1).
// Computes: (sign_diff & lhs_neg) | (~sign_diff & unsigned_lt)
// LHS constrained to GR16, RHS constrained to GR16_BCDE (by caller).
// InvertResult: XOR 1 after compare (for SGE/SLE).
// Caller swaps LHS/RHS for SGT/SLE before calling.
void Z80InstructionSelector::emitSigned16BitCompare(MachineBasicBlock &MBB,
                                                    MachineInstr &MI,
                                                    Register LHS, Register RHS,
                                                    MachineRegisterInfo &MRI,
                                                    bool InvertResult) {
  const DebugLoc &DL = MI.getDebugLoc();

  // Extract high bytes into virtual registers (before SUB_HL_rr destroys HL)
  Register LhsHi = MRI.createVirtualRegister(&Z80::GR8RegClass);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LhsHi)
      .addReg(LHS, RegState{}, Z80::sub_hi);
  Register RhsHi = MRI.createVirtualRegister(&Z80::GR8RegClass);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), RhsHi)
      .addReg(RHS, RegState{}, Z80::sub_hi);

  // sign_diff_mask: (LhsHi ^ RhsHi) bit7 → expand to 0xFF/0x00
  // RLCA rotates bit7 into carry; SBC A,A expands CF to 0xFF/0x00.
  // Other bits don't matter since SBC A,A overwrites A entirely.
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(LhsHi);
  BuildMI(MBB, MI, DL, TII.get(Z80::XOR_r)).addReg(RhsHi);
  BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
  BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
  Register SignDiffMask = MRI.createVirtualRegister(&Z80::GR8RegClass);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), SignDiffMask)
      .addReg(Z80::A);

  // unsigned_lt from SUB_HL_rr carry (clobbers HL, helping regalloc in
  // high-pressure situations like i64 narrowScalar chains)
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL).addReg(LHS);
  BuildMI(MBB, MI, DL, TII.get(Z80::SUB_HL_rr)).addReg(RHS);
  BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
  BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
  Register UnsignedLt = MRI.createVirtualRegister(&Z80::GR8RegClass);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), UnsignedLt).addReg(Z80::A);

  // ~sign_diff_mask & unsigned_lt
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
      .addReg(SignDiffMask);
  BuildMI(MBB, MI, DL, TII.get(Z80::CPL));
  BuildMI(MBB, MI, DL, TII.get(Z80::AND_r)).addReg(UnsignedLt);
  Register Part2 = MRI.createVirtualRegister(&Z80::GR8RegClass);
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Part2).addReg(Z80::A);

  // sign_diff & lhs_neg: extract bit7 of LhsHi as 0/1.
  // RLCA rotates bit7 into bit0; AND 1 isolates it.
  BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(LhsHi);
  BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
  BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
  BuildMI(MBB, MI, DL, TII.get(Z80::AND_r)).addReg(SignDiffMask);

  // Combine: (sign_diff & lhs_neg) | (~sign_diff & unsigned_lt)
  BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(Part2);

  if (InvertResult)
    BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
}

bool Z80InstructionSelector::emitFusedCompareAndBranch(
    MachineBasicBlock &MBB, MachineInstr &MI, MachineInstr &CmpMI,
    MachineRegisterInfo &MRI) {
  CmpInst::Predicate Pred =
      static_cast<CmpInst::Predicate>(CmpMI.getOperand(1).getPredicate());
  Register LHS = CmpMI.getOperand(2).getReg();
  Register RHS = CmpMI.getOperand(3).getReg();
  MachineBasicBlock *TargetMBB = MI.getOperand(1).getMBB();
  const DebugLoc &DL = MI.getDebugLoc();

  // Narrow comparison through zext/sext: if both operands are extended from
  // the same smaller type, compare the pre-extension values.
  // EQ/NE: always safe. Unsigned: both must be zext. Signed: both must be sext.
  {
    MachineInstr *LDef = MRI.getVRegDef(LHS);
    MachineInstr *RDef = MRI.getVRegDef(RHS);
    if (LDef && RDef) {
      unsigned LOpc = LDef->getOpcode();
      unsigned ROpc = RDef->getOpcode();
      bool LExt = (LOpc == TargetOpcode::G_ZEXT ||
                   LOpc == TargetOpcode::G_SEXT ||
                   LOpc == TargetOpcode::G_ANYEXT);
      bool RExt = (ROpc == TargetOpcode::G_ZEXT ||
                   ROpc == TargetOpcode::G_SEXT ||
                   ROpc == TargetOpcode::G_ANYEXT);
      if (LExt && RExt) {
        Register LSrc = LDef->getOperand(1).getReg();
        Register RSrc = RDef->getOperand(1).getReg();
        if (MRI.getType(LSrc) == MRI.getType(RSrc)) {
          bool CanNarrow = false;
          if (CmpInst::isEquality(Pred))
            CanNarrow = true;
          else if (CmpInst::isUnsigned(Pred))
            CanNarrow = (LOpc == TargetOpcode::G_ZEXT &&
                         ROpc == TargetOpcode::G_ZEXT);
          else if (CmpInst::isSigned(Pred))
            CanNarrow = (LOpc == TargetOpcode::G_SEXT &&
                         ROpc == TargetOpcode::G_SEXT);
          if (CanNarrow) {
            LHS = LSrc;
            RHS = RSrc;
          }
        }
      }
    }
  }

  // Extended narrowing: icmp eq/ne (add (zext i8 X), C), (zext i8 Y)
  // On Z80, ADD A,n sets carry on overflow. For EQ/NE, if the 8-bit add
  // wraps (carry), the 16-bit result is in [256,510] while the other side
  // is in [0,255], so equality is impossible. We use JP C as overflow guard.
  if (CmpInst::isEquality(Pred) && MRI.getType(LHS).getSizeInBits() == 16) {
    auto tryNarrowAddZext = [&](Register AddSide,
                                Register ExtSide) -> bool {
      MachineInstr *AddDef = MRI.getVRegDef(AddSide);
      if (!AddDef || AddDef->getOpcode() != TargetOpcode::G_ADD)
        return false;
      MachineInstr *ExtDef = MRI.getVRegDef(ExtSide);
      if (!ExtDef || ExtDef->getOpcode() != TargetOpcode::G_ZEXT)
        return false;
      Register ExtSrc = ExtDef->getOperand(1).getReg();
      if (MRI.getType(ExtSrc).getSizeInBits() != 8)
        return false;

      // Decompose G_ADD: one operand G_ZEXT i8, other G_CONSTANT [1,255].
      Register AddOp1 = AddDef->getOperand(1).getReg();
      Register AddOp2 = AddDef->getOperand(2).getReg();
      MachineInstr *Op1Def = MRI.getVRegDef(AddOp1);
      MachineInstr *Op2Def = MRI.getVRegDef(AddOp2);
      if (!Op1Def || !Op2Def)
        return false;

      Register AddExtSrc;
      int64_t AddConst;
      if (Op1Def->getOpcode() == TargetOpcode::G_ZEXT &&
          Op2Def->getOpcode() == TargetOpcode::G_CONSTANT) {
        AddExtSrc = Op1Def->getOperand(1).getReg();
        AddConst = Op2Def->getOperand(1).getCImm()->getZExtValue();
      } else if (Op2Def->getOpcode() == TargetOpcode::G_ZEXT &&
                 Op1Def->getOpcode() == TargetOpcode::G_CONSTANT) {
        AddExtSrc = Op2Def->getOperand(1).getReg();
        AddConst = Op1Def->getOperand(1).getCImm()->getZExtValue();
      } else
        return false;

      if (MRI.getType(AddExtSrc).getSizeInBits() != 8)
        return false;
      if (AddConst < 1 || AddConst > 255)
        return false;

      // Pattern matched. Emit 8-bit add + carry guard + compare.
      if (!RBI.constrainGenericRegister(AddExtSrc, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(ExtSrc, Z80::GR8RegClass, MRI))
        return false;

      // COPY A, X; ADD A, C
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(AddExtSrc);
      BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_n)).addImm(AddConst & 0xFF);

      // Overflow guard: carry → always NE.
      if (Pred == CmpInst::ICMP_NE) {
        // NE + overflow → true → branch to target.
        BuildMI(MBB, MI, DL, TII.get(Z80::JP_C_nn)).addMBB(TargetMBB);
      } else {
        // EQ + overflow → false → skip to fallthrough.
        MachineBasicBlock *FallThroughMBB = nullptr;
        for (auto *Succ : MBB.successors()) {
          if (Succ != TargetMBB) {
            FallThroughMBB = Succ;
            break;
          }
        }
        if (!FallThroughMBB)
          return false;
        BuildMI(MBB, MI, DL, TII.get(Z80::JP_C_nn)).addMBB(FallThroughMBB);
      }

      // CP ExtSrc (8-bit compare sets Z flag)
      BuildMI(MBB, MI, DL, TII.get(Z80::CP_r)).addReg(ExtSrc);

      // Branch on result.
      unsigned BrOpc =
          (Pred == CmpInst::ICMP_EQ) ? Z80::JP_Z_nn : Z80::JP_NZ_nn;
      BuildMI(MBB, MI, DL, TII.get(BrOpc)).addMBB(TargetMBB);

      MI.eraseFromParent();
      return true;
    };

    // Try LHS as add side, then RHS (EQ/NE are commutative).
    if (tryNarrowAddZext(LHS, RHS) || tryNarrowAddZext(RHS, LHS))
      return true;
  }

  const LLT LHSTy = MRI.getType(LHS);

  // Normalize: convert GT/LE to LT/GE by swapping operands.
  switch (Pred) {
  case CmpInst::ICMP_UGT:
    Pred = CmpInst::ICMP_ULT;
    std::swap(LHS, RHS);
    break;
  case CmpInst::ICMP_ULE:
    Pred = CmpInst::ICMP_UGE;
    std::swap(LHS, RHS);
    break;
  case CmpInst::ICMP_SGT:
    Pred = CmpInst::ICMP_SLT;
    std::swap(LHS, RHS);
    break;
  case CmpInst::ICMP_SLE:
    Pred = CmpInst::ICMP_SGE;
    std::swap(LHS, RHS);
    break;
  default:
    break;
  }

  // Select conditional jump opcode.
  unsigned JumpOpc;
  switch (Pred) {
  case CmpInst::ICMP_EQ:
    JumpOpc = Z80::JP_Z_nn;
    break;
  case CmpInst::ICMP_NE:
    JumpOpc = Z80::JP_NZ_nn;
    break;
  case CmpInst::ICMP_ULT:
  case CmpInst::ICMP_SLT:
    JumpOpc = Z80::JP_C_nn;
    break;
  case CmpInst::ICMP_UGE:
  case CmpInst::ICMP_SGE:
    JumpOpc = Z80::JP_NC_nn;
    break;
  default:
    return false;
  }

  bool IsSigned = ICmpInst::isSigned(Pred);

  if (LHSTy.getSizeInBits() <= 8) {
    if (!IsSigned) {
      // Check if comparing with a constant for optimization.
      auto getConst = [&](Register Reg) -> std::optional<int64_t> {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
          return Def->getOperand(1).getCImm()->getZExtValue();
        return std::nullopt;
      };
      // EQ/NE comparisons are symmetric; for ULT/UGE we can only use
      // immediate on RHS.
      auto ConstRHS = getConst(RHS);
      bool IsEqNe = (Pred == CmpInst::ICMP_EQ || Pred == CmpInst::ICMP_NE);
      auto ConstLHS = IsEqNe ? getConst(LHS) : std::nullopt;

      Register VarReg = LHS;
      std::optional<int64_t> ConstVal = ConstRHS;
      if (!ConstVal && ConstLHS) {
        VarReg = RHS;
        ConstVal = ConstLHS;
      }

      if (ConstVal) {
        if (!RBI.constrainGenericRegister(VarReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(VarReg);
        if (*ConstVal == 0 && IsEqNe) {
          // Compare with 0: OR A sets Z flag (1 byte, 4T)
          BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(Z80::A);
        } else {
          // Compare with immediate: CP n (2 bytes, 7T)
          BuildMI(MBB, MI, DL, TII.get(Z80::CP_n)).addImm(*ConstVal & 0xFF);
        }
      } else {
        // Try CP (HL) fusion: if one operand is a single-use G_LOAD from
        // a pointer, constrain that pointer to HL and use CP (HL) directly.
        // This avoids loading the byte into a temp register (saves 1 reg, 1 byte).
        auto tryFuseLoad = [&](Register LoadReg,
                               Register OtherReg) -> bool {
          MachineInstr *LoadDef = MRI.getVRegDef(LoadReg);
          if (!LoadDef || LoadDef->getOpcode() != TargetOpcode::G_LOAD)
            return false;
          if (!MRI.hasOneNonDBGUse(LoadReg))
            return false;
          // Don't fuse port I/O loads (address_space 2).
          if (LoadDef->hasOneMemOperand() &&
              (*LoadDef->memoperands_begin())->getAddrSpace() != 0)
            return false;
          Register PtrReg = LoadDef->getOperand(1).getReg();
          // Constrain pointer directly to HL (not just GR16) so the
          // register allocator places it in HL. This avoids a COPY that
          // might use EX DE,HL (which destroys DE).
          // Use GR16 for constrainGenericRegister (type-compatible with p0),
          // then add HL as allocation hint.
          if (!RBI.constrainGenericRegister(PtrReg, Z80::GR16RegClass, MRI) ||
              !RBI.constrainGenericRegister(OtherReg, Z80::GR8RegClass, MRI))
            return false;
          // Narrow the pointer's class to just HL if possible.
          const TargetRegisterClass *PtrRC = MRI.getRegClass(PtrReg);
          const TargetRegisterClass *HLRC =
              TRI.getCommonSubClass(PtrRC, &Z80::HLIRegClass);
          if (!HLRC) {
            // Pointer class doesn't include HL — can't use CP (HL).
            return false;
          }
          MRI.setRegClass(PtrReg, HLRC);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
              .addReg(PtrReg);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(OtherReg);
          BuildMI(MBB, MI, DL, TII.get(Z80::CP_HLind));
          LoadDef->eraseFromParent();
          return true;
        };
        // Try RHS as load first (A=LHS, CP (HL)=*RHS), then LHS.
        // For EQ/NE the comparison is symmetric so either side can be fused.
        // For ordered predicates (ULT/UGE), only fuse the RHS (A=LHS, CP=*RHS)
        // to preserve the comparison direction.
        bool Fused = tryFuseLoad(RHS, LHS);
        if (!Fused && IsEqNe)
          Fused = tryFuseLoad(LHS, RHS);
        if (!Fused) {
          // Fallback: standard register-register compare.
          if (!RBI.constrainGenericRegister(LHS, Z80::GR8RegClass, MRI) ||
              !RBI.constrainGenericRegister(RHS, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(LHS);
          BuildMI(MBB, MI, DL, TII.get(Z80::CP_r)).addReg(RHS);
        }
      }
    } else {
      // Signed 8-bit comparison: XOR 0x80 converts to unsigned domain.
      MachineInstr *RHSDef = MRI.getVRegDef(RHS);
      int64_t C = 0;
      bool RHSIsConst = RHSDef &&
                         RHSDef->getOpcode() == TargetOpcode::G_CONSTANT;
      if (RHSIsConst)
        C = RHSDef->getOperand(1).getCImm()->getSExtValue();

      // Check if LHS is a constant (for swapped comparisons like sgt X,-1).
      MachineInstr *LHSDef = MRI.getVRegDef(LHS);
      int64_t LC = 0;
      bool LHSIsConst = LHSDef &&
                         LHSDef->getOpcode() == TargetOpcode::G_CONSTANT;
      if (LHSIsConst)
        LC = LHSDef->getOperand(1).getCImm()->getSExtValue();

      if (RHSIsConst && C == 0 &&
          (Pred == CmpInst::ICMP_SLT || Pred == CmpInst::ICMP_SGE)) {
        // slt X, 0: test sign bit.  RLCA rotates bit 7 into carry.
        // slt → JR C (bit7 set); sge → JR NC (bit7 clear).
        if (!RBI.constrainGenericRegister(LHS, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(LHS);
        BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
        JumpOpc = (Pred == CmpInst::ICMP_SLT) ? Z80::JP_C_nn : Z80::JP_NC_nn;
      } else if (LHSIsConst && LC == -1 &&
                 (Pred == CmpInst::ICMP_SLT || Pred == CmpInst::ICMP_SGE)) {
        // slt -1, X (from sgt X, -1): X >= 0, bit 7 clear → RLCA; JR NC.
        // sge -1, X (from sle X, -1): X < 0, bit 7 set → RLCA; JR C.
        if (!RBI.constrainGenericRegister(RHS, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(RHS);
        BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
        // slt -1, X means X > -1 means X >= 0: bit7 clear → JR NC.
        // sge -1, X means X <= -1 means X < 0: bit7 set → JR C.
        JumpOpc = (Pred == CmpInst::ICMP_SLT) ? Z80::JP_NC_nn : Z80::JP_C_nn;
      } else if (RHSIsConst) {
        // Constant RHS: precompute RHS^0x80 to save 4 bytes.
        //   LD A,LHS; XOR 0x80; CP (RHS^0x80)   — 5 bytes
        if (!RBI.constrainGenericRegister(LHS, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(LHS);
        BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(0x80);
        BuildMI(MBB, MI, DL, TII.get(Z80::CP_n)).addImm((C ^ 0x80) & 0xFF);
      } else {
        if (!RBI.constrainGenericRegister(LHS, Z80::GR8RegClass, MRI) ||
            !RBI.constrainGenericRegister(RHS, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(RHS);
        BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(0x80);
        Register ModRHS = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), ModRHS)
            .addReg(Z80::A);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(LHS);
        BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(0x80);
        BuildMI(MBB, MI, DL, TII.get(Z80::CP_r)).addReg(ModRHS);
      }
    }
  } else if (LHSTy.getSizeInBits() <= 16) {
    const auto &STI = MBB.getParent()->getSubtarget<Z80Subtarget>();
    if (Pred == CmpInst::ICMP_EQ || Pred == CmpInst::ICMP_NE) {
      // Special case: icmp eq/ne i16 r, -1 (0xFFFF) — equivalent to
      // (r + 1) {==,!=} 0, which lowers to INC rr + OR-of-bytes
      // (5 B total vs the 8 B CPL-based XOR form).  ravn/llvm-z80#149.
      //
      // INC rr mutates the value; only safe when r has a single use
      // (this icmp).  The COPY to a fresh vreg before INC would be
      // coalesced by regalloc with the source, so mutating Tmp ends
      // up mutating the source physical register.  Multi-use values
      // (e.g., `r = recv_byte_t(); if (r != -1) check_protocol(r);`)
      // need r preserved across the test — bail on those.
      auto getMinusOneI16 = [&](Register Reg) -> bool {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (!Def || Def->getOpcode() != TargetOpcode::G_CONSTANT)
          return false;
        uint64_t Val = Def->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
        return Val == 0xFFFF;
      };
      Register MinusOneVar;
      if (getMinusOneI16(RHS) && !STI.hasSM83() && MRI.hasOneNonDBGUse(LHS))
        MinusOneVar = LHS;
      else if (getMinusOneI16(LHS) && !STI.hasSM83() &&
               MRI.hasOneNonDBGUse(RHS))
        MinusOneVar = RHS;
      if (MinusOneVar.isValid()) {
        if (!RBI.constrainGenericRegister(MinusOneVar, Z80::GR16RegClass, MRI))
          return false;
        // Copy var into a fresh GR16 virtual so INC's mutation is local.
        Register Tmp = MRI.createVirtualRegister(&Z80::GR16RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Tmp)
            .addReg(MinusOneVar);
        // INC rr — for GR16 vreg, emit INC16 pseudo (handles HL/DE/BC).
        // INC16 is tied ($dst = $src); in SSA the def must be a DISTINCT vreg
        // (the two-address pass ties them back), else `%t = INC16 %t` is a
        // multiple-def SSA-verifier error (test_01/test_34).  Byte-identical.
        Register Inc = MRI.createVirtualRegister(&Z80::GR16RegClass);
        BuildMI(MBB, MI, DL, TII.get(Z80::INC16), Inc).addReg(Tmp);
        // LD A, tmp_lo; OR tmp_hi — sets Z=1 iff tmp == 0 iff r was 0xFFFF.
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Inc, RegState{}, Z80::sub_lo);
        Register HiReg = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiReg)
            .addReg(Inc, RegState{}, Z80::sub_hi);
        BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(HiReg);
        BuildMI(MBB, MI, DL, TII.get(JumpOpc)).addMBB(TargetMBB);
        MI.eraseFromParent();
        return true;
      }
      // Check if either operand is a small constant (0-255) for optimized
      // comparison. For constant C with high byte 0:
      //   C==0: LD A, L; OR H          (3 bytes, 12T)
      //   C>0:  LD A, L; SUB C; OR H   (5 bytes, 19T)
      // vs generic: LD DE,#C; AND A; SBC HL,DE (8 bytes, 37T)
      // Z flag is set iff the 16-bit value equals C.
      Register VarReg;
      int64_t ConstVal = -1;
      auto getSmallConst = [&](Register Reg) -> bool {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (!Def || Def->getOpcode() != TargetOpcode::G_CONSTANT)
          return false;
        int64_t Val = Def->getOperand(1).getCImm()->getSExtValue();
        if (Val >= 0 && Val <= 255) {
          ConstVal = Val;
          return true;
        }
        return false;
      };
      if (getSmallConst(RHS))
        VarReg = LHS;
      else if (getSmallConst(LHS))
        VarReg = RHS;

      if (VarReg.isValid() && !STI.hasSM83()) {
        // Z80: Optimized small-constant EQ/NE test.
        // If high byte is provably zero, use 8-bit CP (3B) instead of
        // SUB+OR H (5B).  Otherwise fall back to SUB+OR H.
        if (!RBI.constrainGenericRegister(VarReg, Z80::GR16RegClass, MRI))
          return false;
        SmallPtrSet<MachineInstr *, 8> Visited;
        bool HighByteZero = isHighByteProvablyZero(VarReg, MRI, Visited);
        LLVM_DEBUG(dbgs() << "  Small-const EQ/NE: VarReg=" << VarReg
                          << " ConstVal=" << ConstVal
                          << " HighByteZero=" << HighByteZero << "\n");
        // ravn/llvm-z80#150 (resolved): when the high byte is provably zero,
        // extract A directly from VarReg's low half (sub_lo) instead of
        // materialising the whole pair into HL.  Saves the high-byte
        // materialisation -- ~8 B of resident RAM on cpnos's SNIOS recv checks,
        // and shrinks AES across all configs.
        //
        // The historical pio-irq polypascal miscompile (a sub-register-liveness
        // interaction: the high half was dead and the allocator mishandled
        // overlapping live ranges) was fixed by #156428 (LiveVariables spurious
        // super-reg implicit-def) + #210 (per-register-unit liveness).  sub_lo
        // now passes pio-irq cpnos polypascal end-to-end.  (sio polypascal is
        // pre-existing-broken on clang -- fails identically with/without this
        // change -- and is unrelated.)
        //
        // Caveat (benign, traced via -debug-only=regalloc): in a few
        // register-pressure-bound functions (e.g. BIOS _bg_clear_from) dropping
        // the forced COPY-into-HL lets greedy *inline-spill* a 16-bit pair to
        // BSS that it would otherwise keep resident (+4 B).  Greedy's register
        // ASSIGNMENTS are unchanged; only one extra spill.  Net across the
        // project is favourable (cpnos RAM + AES shrink; BIOS +4 B on an
        // uncapped target).  The non-HighByteZero case needs H, so it keeps the
        // HL+L path.
        if (HighByteZero) {
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(VarReg, RegState{}, Z80::sub_lo);
          // High byte proven zero: 8-bit compare suffices (CP n / OR A).
          if (ConstVal != 0)
            BuildMI(MBB, MI, DL, TII.get(Z80::CP_n)).addImm(ConstVal);
          else
            BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(Z80::A);
        } else {
          // General case: test both bytes via SUB + OR_H (needs the pair in HL).
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
              .addReg(VarReg);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(Z80::L);
          if (ConstVal != 0)
            BuildMI(MBB, MI, DL, TII.get(Z80::SUB_n)).addImm(ConstVal);
          BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(Z80::H);
        }
      } else if (STI.hasSM83()) {
        // Check if RHS is constant 0 — use lightweight OR-based zero test.
        bool RHSIsZero = false;
        MachineInstr *RHSDef = MRI.getVRegDef(RHS);
        if (RHSDef && RHSDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          auto *CI = RHSDef->getOperand(1).getCImm();
          RHSIsZero = CI && CI->isZero();
        }

        if (RHSIsZero) {
          if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::SM83_CMP_ZERO16))
              .addReg(LHS);
        } else {
          // SM83: XOR-based comparison sets Z flag correctly for 16-bit EQ/NE.
          if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI) ||
              !RBI.constrainGenericRegister(RHS, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::SM83_CMP_Z16))
              .addReg(LHS)
              .addReg(RHS);
        }
      } else {
        // Z80: XOR-based 16-bit EQ/NE — avoids clobbering HL and doesn't
        // need BC/DE for constants, reducing register pressure.
        //   LD A, lhs_hi; XOR rhs_hi; LD tmp, A;
        //   LD A, lhs_lo; XOR rhs_lo; OR tmp   → Z set iff equal
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI))
          return false;

        // Check if RHS is a constant for immediate XOR optimization.
        MachineInstr *RHSDef = MRI.getVRegDef(RHS);
        int64_t CVal = -1;
        if (RHSDef && RHSDef->getOpcode() == TargetOpcode::G_CONSTANT)
          CVal = RHSDef->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;

        Register TmpReg = MRI.createVirtualRegister(&Z80::GR8RegClass);

        if (CVal >= 0) {
          uint8_t Lo = CVal & 0xFF;
          uint8_t Hi = (CVal >> 8) & 0xFF;
          // High byte: LD A, lhs_hi; XOR #Hi.  For Hi==0xFF emit CPL (1 B vs
          // 2 B) -- the intermediate flags are dead here (only the final OR is
          // consumed), so CPL's different flag effect is irrelevant.  Doing it
          // in ISel (rather than leaving it to the post-RA XOR_n 0xFF -> CPL
          // peephole) lets that peephole retire (ravn/llvm-z80#180, #149).
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(LHS, RegState{}, Z80::sub_hi);
          if (Hi == 0xFF)
            BuildMI(MBB, MI, DL, TII.get(Z80::CPL));
          else if (Hi)
            BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(Hi);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), TmpReg)
              .addReg(Z80::A);
          // Low byte: LD A, lhs_lo; XOR #Lo (or CPL for 0xFF); OR tmp
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(LHS, RegState{}, Z80::sub_lo);
          if (Lo == 0xFF)
            BuildMI(MBB, MI, DL, TII.get(Z80::CPL));
          else if (Lo)
            BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(Lo);
          BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(TmpReg);
        } else {
          // Variable RHS: XOR with register sub-bytes.
          //
          // Note (ravn/llvm-z80#116, 2026-05-03): an attempt to gate this
          // on hasMinSize() and emit AND A; SBC HL,rr (via SUB_HL_rr,
          // 3B) instead of the 6B byte-XOR was a net regression on
          // rcbios bios.cim (+27 B).  Forcing LHS into HL via the
          // pseudo's HL-Def evicts long-lived values from HL across
          // the loop, causing extra BSS spills that more than wipe
          // out the per-fire savings.  The proper implementation is
          // a post-RA peephole that inspects actual register
          // placement and HL liveness; left for a future change.
          if (!RBI.constrainGenericRegister(RHS, Z80::GR16RegClass, MRI))
            return false;
          Register RhsHi = MRI.createVirtualRegister(&Z80::GR8RegClass);
          Register RhsLo = MRI.createVirtualRegister(&Z80::GR8RegClass);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), RhsHi)
              .addReg(RHS, RegState{}, Z80::sub_hi);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), RhsLo)
              .addReg(RHS, RegState{}, Z80::sub_lo);
          // High byte
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(LHS, RegState{}, Z80::sub_hi);
          BuildMI(MBB, MI, DL, TII.get(Z80::XOR_r)).addReg(RhsHi);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), TmpReg)
              .addReg(Z80::A);
          // Low byte
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(LHS, RegState{}, Z80::sub_lo);
          BuildMI(MBB, MI, DL, TII.get(Z80::XOR_r)).addReg(RhsLo);
          BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(TmpReg);
        }
      }
    } else if (IsSigned) {
      // Special case: SLT/SGE against 0 → test sign bit directly.
      auto isConstZero = [&](Register R) -> bool {
        MachineInstr *Def = MRI.getVRegDef(R);
        if (!Def || Def->getOpcode() != TargetOpcode::G_CONSTANT)
          return false;
        return Def->getOperand(1).getCImm()->isZero();
      };
      // SLT -1, X (from SGT X,-1) and SGE -1, X (from SLE X,-1) are *also* pure
      // sign-bit tests: X > -1 ⇔ X >= 0 ⇔ sign clear; X <= -1 ⇔ X < 0 ⇔ sign set.
      // The 8-bit path already handles this (the LC==-1 case above); the 16-bit
      // path historically did not, so the natural `if (x & 0x8000)` /
      // `x >= 0` idiom (canonicalised by the middle-end to `sgt x, -1`) fell
      // through to a full `LD HL,0xFFFF; SBC HL,rr` 16-bit compare.  Recognise
      // the LHS==-1 form and emit the same one-instruction sign test as
      // `SLT/SGE against 0`.  ravn/llvm-z80: dcc-corpus CRC-16 inner loop.
      auto isConstMinusOne = [&](Register R) -> bool {
        MachineInstr *Def = MRI.getVRegDef(R);
        if (!Def || Def->getOpcode() != TargetOpcode::G_CONSTANT)
          return false;
        return Def->getOperand(1).getCImm()->isMinusOne();
      };
      if (isConstMinusOne(LHS) &&
          (Pred == CmpInst::ICMP_SLT || Pred == CmpInst::ICMP_SGE)) {
        if (!RBI.constrainGenericRegister(RHS, Z80::GR16RegClass, MRI))
          return false;
        Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
            .addReg(RHS, RegState{}, Z80::sub_hi);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(HiByte);
        // ADD A,A shifts bit 7 (the 16-bit sign bit) into carry.
        BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_A));
        // SLT -1, X (X >= 0): branch on no carry; SGE -1, X (X < 0): on carry.
        JumpOpc = (Pred == CmpInst::ICMP_SLT) ? Z80::JP_NC_nn : Z80::JP_C_nn;
      } else if (isConstZero(RHS)) {
        // SLT X, 0: branch if sign bit set (bit 7 of high byte)
        // SGE X, 0: branch if sign bit clear
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI))
          return false;
        Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
            .addReg(LHS, RegState{}, Z80::sub_hi);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(HiByte);
        // ADD A,A shifts bit 7 into carry
        BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_A));
        // SLT: branch on carry; SGE: branch on no carry
        JumpOpc = (Pred == CmpInst::ICMP_SLT) ? Z80::JP_C_nn : Z80::JP_NC_nn;
      } else if (isConstZero(LHS)) {
        // SLT 0, X (from SGT X, 0 normalization) = X > 0: non-neg AND non-zero
        // SGE 0, X (from SLE X, 0 normalization) = X <= 0: inverted
        if (!RBI.constrainGenericRegister(RHS, Z80::GR16RegClass, MRI))
          return false;
        Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
            .addReg(RHS, RegState{}, Z80::sub_hi);
        Register LoByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LoByte)
            .addReg(RHS, RegState{}, Z80::sub_lo);
        // Non-negative mask: RLCA; SBC A,A; CPL → 0xFF if X>=0, 0x00 if X<0
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(HiByte);
        BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
        BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, DL, TII.get(Z80::CPL));
        Register Mask = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Mask)
            .addReg(Z80::A);
        // Non-zero test: H | L → nonzero iff X != 0
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(HiByte);
        BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(LoByte);
        // Combine: (non_neg_mask) AND (H|L) → nonzero iff X > 0
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_r)).addReg(Mask);
        // SLT 0,X (= X>0): branch when NZ; SGE 0,X (= X<=0): branch when Z
        JumpOpc = (Pred == CmpInst::ICMP_SLT) ? Z80::JP_NZ_nn : Z80::JP_Z_nn;
      } else {
        // Signed 16-bit: compute SLT boolean in A, then OR A to set Z flag.
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI) ||
            !RBI.constrainGenericRegister(RHS, Z80::GR16_BCDERegClass, MRI))
          return false;
        bool Invert = (Pred == CmpInst::ICMP_SGE);
        emitSigned16BitCompare(MBB, MI, LHS, RHS, MRI, Invert);
        BuildMI(MBB, MI, DL, TII.get(Z80::OR_A));
        JumpOpc = Z80::JP_NZ_nn;
      }
    } else {
      // Unsigned ULT/UGE: try high-byte-only fold when one operand is a
      // byte-aligned constant; otherwise CMP16_FLAGS.
      //
      // Folds (ravn/llvm-z80#141):
      //   icmp uge i16 var, K  with K = N*256 (1 ≤ N ≤ 255):
      //     ↔ var_hi ≥ N
      //     N=1:  OR A;   JP_NZ        (1+2 B → 4 B total incl branch)
      //     N>1:  CP N;   JP_NC        (2+2 B → 5 B total)
      //   icmp ult i16 var, K  with K = N*256 (1 ≤ N ≤ 255):
      //     ↔ var_hi < N
      //     N=1:  OR A;   JP_Z
      //     N>1:  CP N;   JP_C
      //   icmp uge i16 K, var  (post-ULE swap), K = N*256+0xFF (N < 0xFF):
      //     ≡ var ≤ K  ↔  var_hi < N+1
      //     N=0:  OR A;   JP_Z
      //     N>0:  CP N+1; JP_C
      //   icmp ult i16 K, var  (post-UGT swap), K = N*256+0xFF (N < 0xFF):
      //     ≡ var > K  ↔  var_hi ≥ N+1
      //     N=0:  OR A;   JP_NZ
      //     N>0:  CP N+1; JP_NC
      // Vs the 9-byte CMP16_FLAGS chain (ld bc,nn; sub/sbc; jr).
      auto getConstU16 = [&](Register R) -> std::optional<uint64_t> {
        MachineInstr *Def = MRI.getVRegDef(R);
        if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
          return Def->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
        return std::nullopt;
      };

      Register VarReg;
      unsigned Thresh = 0;       // CP_n immediate; 0 means use OR_A
      bool BranchOnGE = false;    // semantic direction for high-byte test
      bool HiByteFold = false;

      if (auto K = getConstU16(RHS)) {
        // var op K — fold when K's low byte is zero and K ∈ [0x100, 0xFF00].
        if ((*K & 0xFF) == 0 && *K >= 0x100 && *K <= 0xFF00) {
          VarReg = LHS;
          Thresh = (*K >> 8);  // 1 ≤ Thresh ≤ 255
          BranchOnGE = (Pred == CmpInst::ICMP_UGE);
          HiByteFold = true;
        }
      } else if (auto K = getConstU16(LHS)) {
        // K op var (swapped form) — fold when K's low byte is 0xFF and
        // K ∈ [0xFF, 0xFEFF].  K = 0xFFFF excluded (var_hi ≥ 0x100
        // is vacuous; let CMP16_FLAGS path handle).
        if ((*K & 0xFF) == 0xFF && *K < 0xFFFF) {
          VarReg = RHS;
          Thresh = (*K >> 8) + 1;  // 1 ≤ Thresh ≤ 0xFF
          // For the swapped case the user wrote ULE/UGT.  After
          // normalization in this function, UGE here means original
          // ULE (var ≤ K, branch on var_hi < Thresh).  ULT here means
          // original UGT (var > K, branch on var_hi ≥ Thresh).
          BranchOnGE = (Pred == CmpInst::ICMP_ULT);
          HiByteFold = true;
        }
      }

      if (HiByteFold) {
        if (!RBI.constrainGenericRegister(VarReg, Z80::GR16RegClass, MRI))
          return false;
        // Copy var's high byte sub-reg directly to A.
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(VarReg, RegState{}, Z80::sub_hi);
        if (Thresh == 1) {
          // var_hi ≥ 1 ↔ var_hi != 0;  var_hi < 1 ↔ var_hi == 0.
          BuildMI(MBB, MI, DL, TII.get(Z80::OR_A));
          JumpOpc = BranchOnGE ? Z80::JP_NZ_nn : Z80::JP_Z_nn;
        } else {
          // CP n: carry iff A < n.  JP_NC for ≥, JP_C for <.
          BuildMI(MBB, MI, DL, TII.get(Z80::CP_n)).addImm(Thresh);
          JumpOpc = BranchOnGE ? Z80::JP_NC_nn : Z80::JP_C_nn;
        }
      } else {
        // Standard CMP16_FLAGS path.  #201: CMP16_FLAGS operands are GR16NoIR.
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16NoIRRegClass, MRI) ||
            !RBI.constrainGenericRegister(RHS, Z80::GR16NoIRRegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(Z80::CMP16_FLAGS))
            .addReg(LHS)
            .addReg(RHS);
      }
    }
  } else {
    return false;
  }

  BuildMI(MBB, MI, DL, TII.get(JumpOpc)).addMBB(TargetMBB);
  MI.eraseFromParent();
  return true;
}

bool Z80InstructionSelector::emit32CompareFlags(
    MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertPt,
    CmpInst::Predicate Pred, Register LhsLo, Register LhsHi, Register RhsLo,
    Register RhsHi, MachineRegisterInfo &MRI, const DebugLoc &DL,
    CmpInst::Predicate &NormalizedPred, bool FusedBranch) {

  if (Pred == CmpInst::ICMP_EQ || Pred == CmpInst::ICMP_NE) {
    // #201 create-time GR16NoIR chokepoint: these halves feed XOR_CMP_{EQ,Z}16
    // (GR16NoIR operands), so constrain to GR16NoIR (not GR16) for verifier-clean
    // post-ISel MIR.  Density-neutral in default config (gr16 and GR16NoIR share
    // {DE,HL,BC}); under -z80-unreserve-iy it enforces the IX/IY exclusion.
    if (!RBI.constrainGenericRegister(LhsLo, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsHi, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsLo, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsHi, Z80::GR16NoIRRegClass, MRI))
      return false;

    if (FusedBranch) {
      // Fused compare-and-branch: use XOR_CMP_Z16 (no normalize) for each half,
      // then OR to combine. Z=1 when equal, Z=0 when not.
      // Flip NormalizedPred so the caller's jump mapping works correctly:
      //   EQ → NE (caller emits JP_Z → jumps when Z=1 → equal)
      //   NE → EQ (caller emits JP_NZ → jumps when Z=0 → not equal)
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_Z16))
          .addReg(LhsLo)
          .addReg(RhsLo);
      Register LoResult = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LoResult)
          .addReg(Z80::A);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_Z16))
          .addReg(LhsHi)
          .addReg(RhsHi);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::OR_r)).addReg(LoResult);
      NormalizedPred =
          (Pred == CmpInst::ICMP_EQ) ? CmpInst::ICMP_NE : CmpInst::ICMP_EQ;
    } else {
      // Standalone: materialize 0/1 in A using XOR_CMP_EQ16 pairs.
      // XOR_CMP_EQ16 returns 1 if equal, 0 if not.
      // AND both halves: A = 1 only if full 32-bit values match.
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_EQ16))
          .addReg(LhsLo)
          .addReg(RhsLo);
      Register LoEq = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LoEq)
          .addReg(Z80::A);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_EQ16))
          .addReg(LhsHi)
          .addReg(RhsHi);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::AND_r)).addReg(LoEq);
      NormalizedPred = Pred;
    }
    return true;
  }

  // Ordering comparisons: normalize to ULT/UGE by swapping.
  bool Swap = false;
  switch (Pred) {
  case CmpInst::ICMP_UGT:
    Pred = CmpInst::ICMP_ULT;
    Swap = true;
    break;
  case CmpInst::ICMP_ULE:
    Pred = CmpInst::ICMP_UGE;
    Swap = true;
    break;
  case CmpInst::ICMP_SGT:
    Pred = CmpInst::ICMP_SLT;
    Swap = true;
    break;
  case CmpInst::ICMP_SLE:
    Pred = CmpInst::ICMP_SGE;
    Swap = true;
    break;
  default:
    break;
  }
  if (Swap) {
    std::swap(LhsLo, RhsLo);
    std::swap(LhsHi, RhsHi);
  }

  bool IsSigned = ICmpInst::isSigned(Pred);

  if (IsSigned) {
    // Convert signed to unsigned by XOR 0x80 on highest bytes.
    if (!RBI.constrainGenericRegister(LhsLo, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsHi, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsLo, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsHi, Z80::GR16RegClass, MRI))
      return false;

    Register LhsHiHi = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LhsHiHi)
        .addReg(LhsHi, RegState{}, Z80::sub_hi);
    Register LhsHiLo = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LhsHiLo)
        .addReg(LhsHi, RegState{}, Z80::sub_lo);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Z80::A)
        .addReg(LhsHiHi);
    BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_n)).addImm(0x80);
    Register LhsFlipped = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LhsFlipped)
        .addReg(Z80::A);
    Register NewLhsHi = MRI.createVirtualRegister(&Z80::GR16RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::REG_SEQUENCE), NewLhsHi)
        .addReg(LhsHiLo)
        .addImm(Z80::sub_lo)
        .addReg(LhsFlipped)
        .addImm(Z80::sub_hi);

    Register RhsHiHi = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), RhsHiHi)
        .addReg(RhsHi, RegState{}, Z80::sub_hi);
    Register RhsHiLo = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), RhsHiLo)
        .addReg(RhsHi, RegState{}, Z80::sub_lo);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Z80::A)
        .addReg(RhsHiHi);
    BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_n)).addImm(0x80);
    Register RhsFlipped = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), RhsFlipped)
        .addReg(Z80::A);
    Register NewRhsHi = MRI.createVirtualRegister(&Z80::GR16RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::REG_SEQUENCE), NewRhsHi)
        .addReg(RhsHiLo)
        .addImm(Z80::sub_lo)
        .addReg(RhsFlipped)
        .addImm(Z80::sub_hi);

    LhsHi = NewLhsHi;
    RhsHi = NewRhsHi;
    // Signed is now unsigned after XOR 0x80.
    Pred = (Pred == CmpInst::ICMP_SLT) ? CmpInst::ICMP_ULT : CmpInst::ICMP_UGE;
  } else {
    // #201: LhsHi/RhsHi feed CMP16_SBC_FLAGS (GR16NoIR); low halves go to HL/BCDE
    // (both subsets of GR16NoIR), so GR16NoIR is safe for all four.
    if (!RBI.constrainGenericRegister(LhsLo, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsHi, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsLo, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsHi, Z80::GR16NoIRRegClass, MRI))
      return false;
  }

  // SUB_HL_rr (low 16 bits) + CMP16_SBC_FLAGS (high 16 bits) sets carry.
  if (!RBI.constrainGenericRegister(RhsLo, Z80::GR16_BCDERegClass, MRI))
    return false;
  BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Z80::HL)
      .addReg(LhsLo);
  BuildMI(MBB, InsertPt, DL, TII.get(Z80::SUB_HL_rr)).addReg(RhsLo);
  {
      MachineInstr *Sbc =
          BuildMI(MBB, InsertPt, DL, TII.get(Z80::CMP16_SBC_FLAGS))
              .addReg(LhsHi)
              .addReg(RhsHi);
      // #201: CMP16_SBC_FLAGS operands are GR16NoIR (covers the signed-flip path too).
      constrainSelectedInstRegOperands(*Sbc, TII, TRI, RBI);
    }

  NormalizedPred = Pred;
  return true;
}

bool Z80InstructionSelector::emit64CompareFlags(
    MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertPt,
    CmpInst::Predicate Pred, Register LhsW0, Register LhsW1, Register LhsW2,
    Register LhsW3, Register RhsW0, Register RhsW1, Register RhsW2,
    Register RhsW3, MachineRegisterInfo &MRI, const DebugLoc &DL,
    CmpInst::Predicate &NormalizedPred, bool FusedBranch) {

  if (Pred == CmpInst::ICMP_EQ || Pred == CmpInst::ICMP_NE) {
    // #201 create-time GR16NoIR chokepoint (see emit32CompareFlags).
    if (!RBI.constrainGenericRegister(LhsW0, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW1, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW2, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW3, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW0, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW1, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW2, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW3, Z80::GR16NoIRRegClass, MRI))
      return false;

    if (FusedBranch) {
      // Fused: four XOR_CMP_Z16 + OR combines all word pairs.
      // Z=1 when all 8 bytes match.
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_Z16))
          .addReg(LhsW0)
          .addReg(RhsW0);
      Register Tmp = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Tmp)
          .addReg(Z80::A);

      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_Z16))
          .addReg(LhsW1)
          .addReg(RhsW1);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::OR_r)).addReg(Tmp);
      Tmp = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Tmp)
          .addReg(Z80::A);

      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_Z16))
          .addReg(LhsW2)
          .addReg(RhsW2);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::OR_r)).addReg(Tmp);
      Tmp = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Tmp)
          .addReg(Z80::A);

      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_Z16))
          .addReg(LhsW3)
          .addReg(RhsW3);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::OR_r)).addReg(Tmp);
      NormalizedPred =
          (Pred == CmpInst::ICMP_EQ) ? CmpInst::ICMP_NE : CmpInst::ICMP_EQ;
    } else {
      // Standalone: XOR_CMP_EQ16 each word pair, AND all results together.
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_EQ16))
          .addReg(LhsW0)
          .addReg(RhsW0);
      Register Tmp = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Tmp)
          .addReg(Z80::A);

      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_EQ16))
          .addReg(LhsW1)
          .addReg(RhsW1);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::AND_r)).addReg(Tmp);
      Tmp = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Tmp)
          .addReg(Z80::A);

      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_EQ16))
          .addReg(LhsW2)
          .addReg(RhsW2);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::AND_r)).addReg(Tmp);
      Tmp = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Tmp)
          .addReg(Z80::A);

      BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_CMP_EQ16))
          .addReg(LhsW3)
          .addReg(RhsW3);
      BuildMI(MBB, InsertPt, DL, TII.get(Z80::AND_r)).addReg(Tmp);
      NormalizedPred = Pred;
    }
    return true;
  }

  // Ordering comparisons: normalize to ULT/UGE by swapping.
  bool Swap = false;
  switch (Pred) {
  case CmpInst::ICMP_UGT:
    Pred = CmpInst::ICMP_ULT;
    Swap = true;
    break;
  case CmpInst::ICMP_ULE:
    Pred = CmpInst::ICMP_UGE;
    Swap = true;
    break;
  case CmpInst::ICMP_SGT:
    Pred = CmpInst::ICMP_SLT;
    Swap = true;
    break;
  case CmpInst::ICMP_SLE:
    Pred = CmpInst::ICMP_SGE;
    Swap = true;
    break;
  default:
    break;
  }
  if (Swap) {
    std::swap(LhsW0, RhsW0);
    std::swap(LhsW1, RhsW1);
    std::swap(LhsW2, RhsW2);
    std::swap(LhsW3, RhsW3);
  }

  bool IsSigned = ICmpInst::isSigned(Pred);

  if (IsSigned) {
    // Convert signed to unsigned by XOR 0x80 on highest bytes (W3 high byte).
    if (!RBI.constrainGenericRegister(LhsW0, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW1, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW2, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW3, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW0, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW1, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW2, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW3, Z80::GR16RegClass, MRI))
      return false;

    // XOR 0x80 on LhsW3 high byte.
    Register LhsW3Hi = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LhsW3Hi)
        .addReg(LhsW3, RegState{}, Z80::sub_hi);
    Register LhsW3Lo = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LhsW3Lo)
        .addReg(LhsW3, RegState{}, Z80::sub_lo);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Z80::A)
        .addReg(LhsW3Hi);
    BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_n)).addImm(0x80);
    Register LhsFlipped = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), LhsFlipped)
        .addReg(Z80::A);
    Register NewLhsW3 = MRI.createVirtualRegister(&Z80::GR16RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::REG_SEQUENCE), NewLhsW3)
        .addReg(LhsW3Lo)
        .addImm(Z80::sub_lo)
        .addReg(LhsFlipped)
        .addImm(Z80::sub_hi);

    // XOR 0x80 on RhsW3 high byte.
    Register RhsW3Hi = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), RhsW3Hi)
        .addReg(RhsW3, RegState{}, Z80::sub_hi);
    Register RhsW3Lo = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), RhsW3Lo)
        .addReg(RhsW3, RegState{}, Z80::sub_lo);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Z80::A)
        .addReg(RhsW3Hi);
    BuildMI(MBB, InsertPt, DL, TII.get(Z80::XOR_n)).addImm(0x80);
    Register RhsFlipped = MRI.createVirtualRegister(&Z80::GR8RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), RhsFlipped)
        .addReg(Z80::A);
    Register NewRhsW3 = MRI.createVirtualRegister(&Z80::GR16RegClass);
    BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::REG_SEQUENCE), NewRhsW3)
        .addReg(RhsW3Lo)
        .addImm(Z80::sub_lo)
        .addReg(RhsFlipped)
        .addImm(Z80::sub_hi);

    LhsW3 = NewLhsW3;
    RhsW3 = NewRhsW3;
    Pred = (Pred == CmpInst::ICMP_SLT) ? CmpInst::ICMP_ULT : CmpInst::ICMP_UGE;
  } else {
    // #201: W1/W2/W3 feed CMP16_SBC_FLAGS (GR16NoIR); W0 -> HL/BCDE (subsets).
    if (!RBI.constrainGenericRegister(LhsW0, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW1, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW2, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(LhsW3, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW0, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW1, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW2, Z80::GR16NoIRRegClass, MRI) ||
        !RBI.constrainGenericRegister(RhsW3, Z80::GR16NoIRRegClass, MRI))
      return false;
  }

  // SUB_HL_rr (W0) + CMP16_SBC_FLAGS (W1, W2, W3) chains carry.
  if (!RBI.constrainGenericRegister(RhsW0, Z80::GR16_BCDERegClass, MRI))
    return false;
  BuildMI(MBB, InsertPt, DL, TII.get(TargetOpcode::COPY), Z80::HL)
      .addReg(LhsW0);
  BuildMI(MBB, InsertPt, DL, TII.get(Z80::SUB_HL_rr)).addReg(RhsW0);
  {
      MachineInstr *Sbc =
          BuildMI(MBB, InsertPt, DL, TII.get(Z80::CMP16_SBC_FLAGS))
              .addReg(LhsW1)
              .addReg(RhsW1);
      // #201: CMP16_SBC_FLAGS operands are GR16NoIR (covers the signed-flip path too).
      constrainSelectedInstRegOperands(*Sbc, TII, TRI, RBI);
    }
  {
      MachineInstr *Sbc =
          BuildMI(MBB, InsertPt, DL, TII.get(Z80::CMP16_SBC_FLAGS))
              .addReg(LhsW2)
              .addReg(RhsW2);
      // #201: CMP16_SBC_FLAGS operands are GR16NoIR (covers the signed-flip path too).
      constrainSelectedInstRegOperands(*Sbc, TII, TRI, RBI);
    }
  {
      MachineInstr *Sbc =
          BuildMI(MBB, InsertPt, DL, TII.get(Z80::CMP16_SBC_FLAGS))
              .addReg(LhsW3)
              .addReg(RhsW3);
      // #201: CMP16_SBC_FLAGS operands are GR16NoIR (covers the signed-flip path too).
      constrainSelectedInstRegOperands(*Sbc, TII, TRI, RBI);
    }

  NormalizedPred = Pred;
  return true;
}

bool Z80InstructionSelector::select(MachineInstr &MI) {
  MachineBasicBlock &MBB = *MI.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();
  const auto &STI = MF.getSubtarget<Z80Subtarget>();

  unsigned Opcode = MI.getOpcode();

  // Cache per-BB foldable pattern count for register pressure heuristic.
  // Only fold RELOAD+ADD into IX-indexed ALU when pressure is high enough
  // (>2 foldable patterns) to justify the +2B/fold cost via spill avoidance.
  if (&MBB != CachedFoldBB) {
    CachedFoldBB = &MBB;
    CachedFoldCount = countFoldablePatternsInBB(MBB, MRI);
  }

  // Helper: extract 8-bit constant from G_CONSTANT or G_UNMERGE_VALUES of
  // G_CONSTANT. Used by AND/OR/XOR immediate folding.
  auto getConst8 = [&](Register Reg) -> std::optional<int64_t> {
    MachineInstr *Def = MRI.getVRegDef(Reg);
    if (!Def)
      return std::nullopt;
    if (Def->getOpcode() == TargetOpcode::G_CONSTANT)
      return Def->getOperand(1).getCImm()->getSExtValue();
    if (Def->getOpcode() == TargetOpcode::G_UNMERGE_VALUES) {
      unsigned NumDefs = Def->getNumOperands() - 1;
      Register SrcReg = Def->getOperand(NumDefs).getReg();
      MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
      if (!SrcDef || SrcDef->getOpcode() != TargetOpcode::G_CONSTANT)
        return std::nullopt;
      uint64_t FullVal = SrcDef->getOperand(1).getCImm()->getZExtValue();
      unsigned EltBits = MRI.getType(Reg).getSizeInBits();
      for (unsigned I = 0; I < NumDefs; ++I) {
        if (Def->getOperand(I).getReg() == Reg)
          return (FullVal >> (I * EltBits)) & ((1ULL << EltBits) - 1);
      }
    }
    return std::nullopt;
  };

  // If the instruction is already selected (not a pre-isel generic), it's done.
  // Use MCInstrDesc::isPreISelOpcode() instead of isPreISelGenericOpcode() to
  // also cover target-specific generic instructions (Z80::G_Z80_ICMP32, etc.)
  // which have the PreISelOpcode flag but fall outside the TargetOpcode range.
  if (!MI.getDesc().isPreISelOpcode()) {
    // COPYs need special handling to constrain virtual register classes
    if (Opcode == TargetOpcode::COPY) {
      Register DstReg = MI.getOperand(0).getReg();
      Register SrcReg = MI.getOperand(1).getReg();

      // If destination is virtual and source is physical, constrain destination
      if (DstReg.isVirtual() && SrcReg.isPhysical()) {
        // Assign register classes explicitly for all Z80 physical registers.
        // Do NOT use getMinimalPhysRegClass — it returns synthesized
        // intersection classes (e.g., gr16_and_hli={HL}) that have too few
        // allocatable registers and cause register allocation failures.
        const TargetRegisterClass *RC;
        if (SrcReg == Z80::SP) {
          RC = &Z80::HLIRegClass;
        } else if (Z80::GR16RegClass.contains(SrcReg)) {
          RC = &Z80::GR16RegClass;
        } else if (Z80::GR8RegClass.contains(SrcReg)) {
          RC = &Z80::GR8RegClass;
        } else if (Z80::IR16RegClass.contains(SrcReg)) {
          // copyPhysReg handles IX/IY to BC/DE via PUSH/POP.
          RC = &Z80::GR16RegClass;
        } else {
          // F, FLAGS, shadow registers — use LLT type.
          LLT Ty = MRI.getType(DstReg);
          RC = (Ty.isValid() && Ty.getSizeInBits() <= 8) ? &Z80::GR8RegClass
                                                         : &Z80::GR16RegClass;
        }
        // Try to constrain; if it fails, the register may have incompatible
        // constraints from multiple uses. We'll handle this during register
        // allocation with copyPhysReg.
        RBI.constrainGenericRegister(DstReg, *RC, MRI);
        // Don't fail here - let register allocator handle it
      }
      // Both virtual: propagate register class from whichever side has one,
      // or assign a default class based on the LLT type.
      // NOTE: Cross-size COPYs (s16→s8, s8→s16) should have been converted
      // to G_TRUNC/G_ANYEXT by the post-legalization combiner. If any remain,
      // they will fail here — that's intentional to surface the bug early.
      else if (DstReg.isVirtual() && SrcReg.isVirtual()) {
        const TargetRegisterClass *DstRC = MRI.getRegClassOrNull(DstReg);
        const TargetRegisterClass *SrcRC = MRI.getRegClassOrNull(SrcReg);
        if (DstRC && !SrcRC)
          RBI.constrainGenericRegister(SrcReg, *DstRC, MRI);
        else if (SrcRC && !DstRC)
          RBI.constrainGenericRegister(DstReg, *SrcRC, MRI);
        else if (!DstRC && !SrcRC) {
          // Neither has a class — assign based on LLT type
          LLT Ty = MRI.getType(DstReg);
          if (!Ty.isValid())
            Ty = MRI.getType(SrcReg);
          if (Ty.isValid()) {
            const TargetRegisterClass *RC = Ty.getSizeInBits() <= 8
                                                ? &Z80::GR8RegClass
                                                : &Z80::GR16RegClass;
            RBI.constrainGenericRegister(DstReg, *RC, MRI);
            RBI.constrainGenericRegister(SrcReg, *RC, MRI);
          }
        }
        return true;
      }
      // If source is virtual and destination is physical, check for conflicts
      else if (SrcReg.isVirtual() && DstReg.isPhysical()) {
        const TargetRegisterClass *DstRC;
        if (DstReg == Z80::SP) {
          DstRC = &Z80::HLIRegClass;
        } else if (Z80::GR16RegClass.contains(DstReg)) {
          DstRC = &Z80::GR16RegClass;
        } else if (Z80::GR8RegClass.contains(DstReg)) {
          DstRC = &Z80::GR8RegClass;
        } else if (Z80::IR16RegClass.contains(DstReg)) {
          // copyPhysReg handles BC/DE to IX/IY via PUSH/POP.
          DstRC = &Z80::GR16RegClass;
        } else {
          LLT Ty = MRI.getType(SrcReg);
          DstRC = (Ty.isValid() && Ty.getSizeInBits() <= 8)
                      ? &Z80::GR8RegClass
                      : &Z80::GR16RegClass;
        }
        const TargetRegisterClass *SrcRC = MRI.getRegClassOrNull(SrcReg);

        // If source already has a conflicting register class, we need to
        // emit explicit copy instructions via PUSH/POP
        if (SrcRC && DstRC) {
          // Check if the intersection is empty or problematic
          const TargetRegisterClass *Common =
              TRI.getCommonSubClass(SrcRC, DstRC);

          if (!Common || Common->getNumRegs() == 0) {
            // Incompatible classes - emit PUSH/POP sequence for 16-bit regs
            LLT Ty = MRI.getType(SrcReg);
            if (Ty.isValid() && Ty.getSizeInBits() == 16) {
              // Get push opcode for source's physical register
              // First, we need to get the actual physical reg that will be used
              // For now, emit a generic sequence using BC as intermediate
              // PUSH src_class; POP dst_class
              // But we don't know the physical source yet...

              // Alternative: Don't constrain here, let the register allocator
              // insert the copy via copyPhysReg which handles PUSH/POP
              // Just mark as needing special handling
              return true;
            }
          }
        }

        // Try to constrain
        if (!RBI.constrainGenericRegister(SrcReg, *DstRC, MRI)) {
          // If constraining fails, still return true and let register
          // allocator handle it via spill/reload or copyPhysReg
          return true;
        }
      }
      return true;
    }

    // For target instructions, just verify they're okay
    constrainSelectedInstRegOperands(MI, TII, TRI,
                                     *MF.getSubtarget().getRegBankInfo());
    return true;
  }

  // Dead code elimination for folded generic instructions.
  // When IX-indexed load patterns are folded, the address computation
  // (G_PTR_ADD, G_CONSTANT) becomes dead. Clean it up here.
  // For multi-def instructions (e.g. G_UNMERGE_VALUES), ALL defs must be
  // dead before we can safely delete the instruction.
  if (MI.getNumDefs() > 0) {
    bool AllDefsDead = true;
    for (unsigned I = 0, E = MI.getNumDefs(); I < E; ++I) {
      Register DefReg = MI.getOperand(I).getReg();
      if (!DefReg.isVirtual() || !MRI.use_nodbg_empty(DefReg)) {
        AllDefsDead = false;
        break;
      }
    }
    if (AllDefsDead && !MI.mayLoadOrStore() && !MI.hasUnmodeledSideEffects()) {
      MI.eraseFromParent();
      return true;
    }
  }

  // Helper: check if a register is defined by a single-use G_LOAD from a
  // frame index (G_FRAME_INDEX or G_PTR_ADD(G_FRAME_INDEX, G_CONSTANT)).
  // Returns {FI, Offset, LoadMI} or {-1, 0, nullptr} if not foldable.
  struct FILoadInfo {
    int FI;
    int64_t Offset;
    MachineInstr *LoadMI;
  };
  auto getFILoad = [&](Register Reg) -> FILoadInfo {
    if (!Reg.isVirtual() || !MRI.hasOneNonDBGUse(Reg))
      return {-1, 0, nullptr};
    MachineInstr *LoadMI = MRI.getVRegDef(Reg);
    if (!LoadMI || LoadMI->getOpcode() != TargetOpcode::G_LOAD)
      return {-1, 0, nullptr};
    if (LoadMI->getParent() != &MBB)
      return {-1, 0, nullptr};
    // Check address operand: G_FRAME_INDEX or G_PTR_ADD(G_FRAME_INDEX, const)
    Register AddrReg = LoadMI->getOperand(1).getReg();
    MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
    if (!AddrDef)
      return {-1, 0, nullptr};
    if (AddrDef->getOpcode() == TargetOpcode::G_FRAME_INDEX)
      return {AddrDef->getOperand(1).getIndex(), 0, LoadMI};
    if (AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
      MachineInstr *BaseDef = MRI.getVRegDef(AddrDef->getOperand(1).getReg());
      MachineInstr *OffDef = MRI.getVRegDef(AddrDef->getOperand(2).getReg());
      if (BaseDef && BaseDef->getOpcode() == TargetOpcode::G_FRAME_INDEX &&
          OffDef && OffDef->getOpcode() == TargetOpcode::G_CONSTANT)
        return {BaseDef->getOperand(1).getIndex(),
                OffDef->getOperand(1).getCImm()->getSExtValue(), LoadMI};
    }
    return {-1, 0, nullptr};
  };

  // Helper: move LIFETIME_END for a given FI from between LoadMI and MI
  // to after InsertPt. This prevents StackColoring from merging the slot
  // before the folded read occurs.
  auto moveLifetimeEnd = [&](MachineInstr *LoadMI, MachineInstr &UseMI,
                             MachineBasicBlock::iterator InsertPt, int FI) {
    for (auto SIt = std::next(MachineBasicBlock::iterator(LoadMI));
         SIt != MachineBasicBlock::iterator(UseMI);) {
      MachineInstr &Cur = *SIt++;
      if (Cur.getOpcode() != TargetOpcode::LIFETIME_END)
        continue;
      for (const MachineOperand &MO : Cur.operands()) {
        if (MO.isFI() && MO.getIndex() == FI) {
          MBB.splice(InsertPt, &MBB, &Cur);
          break;
        }
      }
    }
  };

  // Helper: try to fold a FI load into ADD_HL_FI or SUB_HL_FI.
  // HLSrcReg is copied into HL (the accumulator side of the 16-bit op).
  // FoldReg is the candidate whose defining G_LOAD from a frame index
  // will be folded into the pseudo.  Returns true if the fold was emitted.
  auto tryFIFold = [&](Register HLSrcReg, Register FoldReg, Register DstReg,
                       unsigned FoldOpc) -> bool {
    FILoadInfo FIInfo = getFILoad(FoldReg);
    if (FIInfo.FI < 0)
      return false;
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(HLSrcReg, Z80::GR16RegClass, MRI))
      return false;
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
        .addReg(HLSrcReg);
    auto MIB = BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(FoldOpc));
    MIB.addFrameIndex(FIInfo.FI);
    if (FIInfo.Offset)
      MIB.addImm(FIInfo.Offset);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(Z80::HL);
    moveLifetimeEnd(FIInfo.LoadMI, MI,
                    std::next(MachineBasicBlock::iterator(*MIB.getInstr())),
                    FIInfo.FI);
    FIInfo.LoadMI->eraseFromParent();
    MI.eraseFromParent();
    return true;
  };

  // Handle generic opcodes
  switch (Opcode) {
  default:
    return false;

  case TargetOpcode::G_PTRTOINT: {
    // Fold ptrtoint(GV + const) → LD rr, GV + const (issue #46).
    // Avoids separate LD + ADD for linker symbol arithmetic.
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    if (STI.hasZ80() && DstTy.getSizeInBits() == 16) {
      MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
      if (SrcDef && SrcDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
        Register BaseReg = SrcDef->getOperand(1).getReg();
        Register OffReg = SrcDef->getOperand(2).getReg();
        MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);
        MachineInstr *OffDef = MRI.getVRegDef(OffReg);
        if (BaseDef &&
            BaseDef->getOpcode() == TargetOpcode::G_GLOBAL_VALUE &&
            OffDef &&
            OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          const GlobalValue *GV = BaseDef->getOperand(1).getGlobal();
          int64_t GVOffset = BaseDef->getOperand(1).getOffset() +
                             OffDef->getOperand(1).getCImm()->getSExtValue();
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r16_nn),
                  DstReg)
              .addGlobalAddress(GV, GVOffset);
          MI.eraseFromParent();
          return true;
        }
      }
    }
    // Fall through to COPY.
    const LLT SrcTy = MRI.getType(SrcReg);
    const TargetRegisterClass *DstRC =
        DstTy.getSizeInBits() <= 8 ? &Z80::GR8RegClass : &Z80::GR16RegClass;
    const TargetRegisterClass *SrcRC =
        SrcTy.getSizeInBits() <= 8 ? &Z80::GR8RegClass : &Z80::GR16RegClass;
    if (!RBI.constrainGenericRegister(DstReg, *DstRC, MRI) ||
        !RBI.constrainGenericRegister(SrcReg, *SrcRC, MRI))
      return false;
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(SrcReg);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_FREEZE:
  case TargetOpcode::G_INTTOPTR:
  case TargetOpcode::G_BITCAST: {
    // These are no-ops at the machine level. Lower to a COPY.
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const LLT SrcTy = MRI.getType(SrcReg);
    const TargetRegisterClass *DstRC =
        DstTy.getSizeInBits() <= 8 ? &Z80::GR8RegClass : &Z80::GR16RegClass;
    const TargetRegisterClass *SrcRC =
        SrcTy.getSizeInBits() <= 8 ? &Z80::GR8RegClass : &Z80::GR16RegClass;
    if (!RBI.constrainGenericRegister(DstReg, *DstRC, MRI) ||
        !RBI.constrainGenericRegister(SrcReg, *SrcRC, MRI))
      return false;
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(SrcReg);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_SEXT_INREG: {
    // Sign extend in register: sext_inreg i16, 8
    // Uses SEXT_GR8_GR16 pseudo: LD A,src_lo; LD dst_lo,A; RLCA; SBC A,A; LD
    // dst_hi,A
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    int64_t Width = MI.getOperand(2).getImm();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() == 16 && Width == 8) {
      // Extract low byte, then sign-extend to 16-bit
      Register LowReg = MRI.createVirtualRegister(&Z80::GR8RegClass);
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
        return false;
      // Extract low byte from source
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), LowReg)
          .addReg(SrcReg, RegState{}, Z80::sub_lo);
      // Sign-extend to 16-bit
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SEXT_GR8_GR16), DstReg)
          .addReg(LowReg);
      MI.eraseFromParent();
      return true;
    }
    if (DstTy.getSizeInBits() == 16 && Width == 1) {
      // i1 → i16 sign extension (ravn/llvm-z80#144):
      //   COPY $a, src:sub_lo  ; A holds 0 or 1 in bit 0 (i1 input)
      //   RRCA                  ; bit 0 → CF
      //   SBC A, A              ; A = -CF = 0xFF or 0x00 (sign-ext byte)
      //   REG_SEQUENCE Dst, A:sub_lo, A:sub_hi
      // Post-RA expansion: ~5 bytes (ld a,src; rrca; sbc a,a; ld lo,a;
      // ld hi,a) — vs the legalizer's SHL+ASHR by 15 chain at ~12 B.
      const DebugLoc &DL = MI.getDebugLoc();
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
        return false;
      // Copy src's low byte to A.
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(SrcReg, RegState{}, Z80::sub_lo);
      // RRCA: bit 0 → carry.
      BuildMI(MBB, MI, DL, TII.get(Z80::RRCA));
      // SBC A, A: A = -CF = 0xFF or 0x00.
      BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
      // Build i16 destination from A in both halves.  Materialise
      // via two GR8 vregs to avoid REG_SEQUENCE on a physreg input.
      Register LoVReg = MRI.createVirtualRegister(&Z80::GR8RegClass);
      Register HiVReg = MRI.createVirtualRegister(&Z80::GR8RegClass);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LoVReg)
          .addReg(Z80::A);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiVReg)
          .addReg(Z80::A);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::REG_SEQUENCE), DstReg)
          .addReg(LoVReg)
          .addImm(Z80::sub_lo)
          .addReg(HiVReg)
          .addImm(Z80::sub_hi);
      MI.eraseFromParent();
      return true;
    }
    // Fallback: not handled, let legalizer lower to SHL+ASHR
    return false;
  }

  case TargetOpcode::G_CONSTANT: {
    // Materialize constant into register
    Register DstReg = MI.getOperand(0).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    int64_t Val = MI.getOperand(1).getCImm()->getSExtValue();

    if (DstTy.getSizeInBits() <= 8) {
      // Constrain destination to 8-bit register class
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
        return false;
      // 8-bit constant: LD r,n (pseudo, expanded after RA)
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r8_n), DstReg)
          .addImm(Val & 0xFF);
    } else if (DstTy.getSizeInBits() <= 16) {
      // Constrain destination to 16-bit register class
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
        return false;
      // 16-bit constant: LD rr,nn (pseudo, expanded after RA)
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r16_nn), DstReg)
          .addImm(Val & 0xFFFF);
    } else {
      return false;
    }

    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_FRAME_INDEX: {
    // Materialize the address of a stack object into a register.
    // LEA_IX_FI carries the frame index and is resolved by
    // eliminateFrameIndex to compute IX + offset.
    Register DstReg = MI.getOperand(0).getReg();
    int FI = MI.getOperand(1).getIndex();

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
      return false;

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LEA_IX_FI), DstReg)
        .addFrameIndex(FI);

    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_GLOBAL_VALUE: {
    // Load address of global variable
    Register DstReg = MI.getOperand(0).getReg();
    const GlobalValue *GV = MI.getOperand(1).getGlobal();

    // Constrain destination to 16-bit register class
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
      return false;

    // Use LD_r16_nn pseudo with the global's address
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r16_nn), DstReg)
        .addGlobalAddress(GV);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_BLOCK_ADDR: {
    // Load address of a basic block (for computed goto)
    Register DstReg = MI.getOperand(0).getReg();
    const BlockAddress *BA = MI.getOperand(1).getBlockAddress();

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
      return false;

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r16_nn), DstReg)
        .addBlockAddress(BA);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_JUMP_TABLE: {
    // Materialize jump table base address into a register
    Register DstReg = MI.getOperand(0).getReg();
    unsigned JTI = MI.getOperand(1).getIndex();

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
      return false;

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r16_nn), DstReg)
        .addJumpTableIndex(JTI);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_LOAD: {
    // Load from memory
    Register DstReg = MI.getOperand(0).getReg();
    Register AddrReg = MI.getOperand(1).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const DebugLoc &DL = MI.getDebugLoc();

    // Port I/O: address_space(2) → IN A,(n) or IN A,(C)
    if (MI.hasOneMemOperand() &&
        (*MI.memoperands_begin())->getAddrSpace() == Z80::AS_IO) {
      if (DstTy.getSizeInBits() > 8)
        return false; // Only 8-bit port reads supported
      // Extract constant port address from:
      //   G_INTTOPTR(G_CONSTANT n)  — normal case
      //   G_CONSTANT p2 n           — when optimizer folds inttoptr(n) to ptr
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      int64_t PortAddr = -1;
      if (AddrDef) {
        if (AddrDef->getOpcode() == TargetOpcode::G_INTTOPTR) {
          Register SrcReg = AddrDef->getOperand(1).getReg();
          MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
          if (SrcDef && SrcDef->getOpcode() == TargetOpcode::G_CONSTANT)
            PortAddr = SrcDef->getOperand(1).getCImm()->getZExtValue() & 0xFF;
        } else if (AddrDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          PortAddr = AddrDef->getOperand(1).getCImm()->getZExtValue() & 0xFF;
        }
      }
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
        return false;
      if (PortAddr >= 0) {
        // Constant port address: use IN A,(n) — 2B, faster.
        BuildMI(MBB, MI, DL, TII.get(Z80::IN_A_n)).addImm(PortAddr);
      } else {
        // Non-constant port address (e.g., from PHI in conditional port I/O,
        // see #44): use IN A,(C). Address goes through BC register pair.
        if (!RBI.constrainGenericRegister(AddrReg, Z80::GR16RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::BC).addReg(AddrReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::IN_A_C));
      }
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);
      MI.eraseFromParent();
      return true;
    }

    // Try IX-indexed addressing: match G_PTR_ADD(COPY $ix, G_CONSTANT d)
    // This produces LD r,(IX+d) instead of the multi-instruction HL-indirect
    // sequence, which is much more efficient for stack argument access.
    MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
    if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
      Register BaseReg = AddrDef->getOperand(1).getReg();
      Register OffsetReg = AddrDef->getOperand(2).getReg();
      MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);
      MachineInstr *OffsetDef = MRI.getVRegDef(OffsetReg);

      bool IsIXBase = BaseDef && BaseDef->getOpcode() == TargetOpcode::COPY &&
                      BaseDef->getOperand(1).isReg() &&
                      BaseDef->getOperand(1).getReg() == Z80::IX;

      int64_t Disp = 0;
      bool IsConstOffset =
          OffsetDef && OffsetDef->getOpcode() == TargetOpcode::G_CONSTANT;
      if (IsConstOffset)
        Disp = OffsetDef->getOperand(1).getCImm()->getSExtValue();

      if (IsIXBase && IsConstOffset) {
        if (DstTy.getSizeInBits() <= 8 && Disp >= -128 && Disp <= 127) {
          // 8-bit IX-indexed load: LD A,(IX+d)
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_A_IXd))
              .addImm(Disp)
              .addReg(Z80::A, RegState::ImplicitDefine);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
              .addReg(Z80::A);
          MI.eraseFromParent();
          return true;
        }
        if (DstTy.getSizeInBits() <= 16 && Disp >= -128 && Disp + 1 <= 127) {
          // 16-bit IX-indexed load.
          // Choose target register pair based on downstream usage:
          // if the only use is a COPY to a physical register pair (DE, BC),
          // load directly into that pair to help the RA coalesce the COPY.
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
            return false;

          Register TargetPair = Z80::HL;
          unsigned LdLoOpc = Z80::LD_L_IXd;
          unsigned LdHiOpc = Z80::LD_H_IXd;

          if (MRI.hasOneNonDBGUse(DstReg)) {
            MachineInstr &Use = *MRI.use_nodbg_begin(DstReg)->getParent();
            if (Use.getOpcode() == TargetOpcode::COPY &&
                Use.getOperand(0).getReg().isPhysical()) {
              Register PhysDst = Use.getOperand(0).getReg();
              if (PhysDst == Z80::DE) {
                TargetPair = Z80::DE;
                LdLoOpc = Z80::LD_E_IXd;
                LdHiOpc = Z80::LD_D_IXd;
              } else if (PhysDst == Z80::BC) {
                TargetPair = Z80::BC;
                LdLoOpc = Z80::LD_C_IXd;
                LdHiOpc = Z80::LD_B_IXd;
              }
            }
          }

          BuildMI(MBB, MI, DL, TII.get(LdLoOpc))
              .addImm(Disp)
              .addReg(TargetPair, RegState::ImplicitDefine);
          BuildMI(MBB, MI, DL, TII.get(LdHiOpc))
              .addImm(Disp + 1)
              .addReg(TargetPair, RegState::ImplicitDefine);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
              .addReg(TargetPair);
          MI.eraseFromParent();
          return true;
        }
      }

      // G_PTR_ADD(G_FRAME_INDEX, G_CONSTANT) - frame-relative with extra offset
      // Used when multi-byte locals are narrowed (e.g., 32-bit stored as two
      // 16-bit halves: low half at FI, high half at FI+2).
      // Use RELOAD pseudos which properly declare HL/BC clobbers for large
      // offsets.
      bool IsFrameBase =
          BaseDef && BaseDef->getOpcode() == TargetOpcode::G_FRAME_INDEX;
      if (IsFrameBase && IsConstOffset) {
        int FI = BaseDef->getOperand(1).getIndex();

        if (DstTy.getSizeInBits() <= 8) {
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::RELOAD_GR8), DstReg)
              .addFrameIndex(FI)
              .addImm(Disp);
          MI.eraseFromParent();
          return true;
        }
        if (DstTy.getSizeInBits() <= 16) {
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::RELOAD_GR16), DstReg)
              .addFrameIndex(FI)
              .addImm(Disp);
          MI.eraseFromParent();
          return true;
        }
      }

      // #27: general pointer base + constant offset -> deferred IX/IY-indexed
      // 8-bit load.  Constraining the base to IR16 forces regalloc to place it
      // in IX/IY; Z80ExpandPseudo then emits LD r,(IX/IY+disp), avoiding the
      // IX/IY->HL copy + add + (hl) sequence.  Skip the frame-pointer COPY $ix
      // base and frame-index bases (handled above, they own their lowering).
      if (EnableIdxAddr && !FnHasCalls && IsConstOffset && !IsIXBase &&
          !IsFrameBase && BaseReg.isVirtual() && DstTy.getSizeInBits() <= 8 &&
          Disp >= -128 && Disp <= 127 &&
          countIndexedSites(BaseReg, MRI) >= 2) {
        if (!RBI.constrainGenericRegister(BaseReg, Z80::IR16RegClass, MRI))
          return false;
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(Z80::LOAD_IDX8), DstReg)
            .addReg(BaseReg)
            .addImm(Disp);
        MI.eraseFromParent();
        return true;
      }
    }

    // Try IX-indexed addressing from G_FRAME_INDEX (no extra offset)
    // Use RELOAD pseudos which properly declare HL/BC clobbers for large
    // offsets.
    if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_FRAME_INDEX) {
      int FI = AddrDef->getOperand(1).getIndex();

      if (DstTy.getSizeInBits() <= 8) {
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(Z80::RELOAD_GR8), DstReg)
            .addFrameIndex(FI)
            .addImm(0);
        MI.eraseFromParent();
        return true;
      }
      if (DstTy.getSizeInBits() <= 16) {
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(Z80::RELOAD_GR16), DstReg)
            .addFrameIndex(FI)
            .addImm(0);
        MI.eraseFromParent();
        return true;
      }
    }

    // Direct addressing for global variables (Z80 only).
    // G_LOAD(G_GLOBAL_VALUE @sym) → LD A,(sym) or LD HL,(sym)
    // G_LOAD(G_PTR_ADD(G_GLOBAL_VALUE @sym, G_CONSTANT off)) → LD A,(sym+off)
    // Saves 1-5 bytes vs loading address into register pair + indirect load.
    if (STI.hasZ80()) {
      const GlobalValue *GV = nullptr;
      int64_t GVOffset = 0;

      if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_GLOBAL_VALUE) {
        GV = AddrDef->getOperand(1).getGlobal();
        GVOffset = AddrDef->getOperand(1).getOffset();
      } else if (AddrDef &&
                 AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
        Register BaseReg2 = AddrDef->getOperand(1).getReg();
        Register OffReg2 = AddrDef->getOperand(2).getReg();
        MachineInstr *BaseDef2 = MRI.getVRegDef(BaseReg2);
        MachineInstr *OffDef2 = MRI.getVRegDef(OffReg2);
        if (BaseDef2 &&
            BaseDef2->getOpcode() == TargetOpcode::G_GLOBAL_VALUE &&
            OffDef2 &&
            OffDef2->getOpcode() == TargetOpcode::G_CONSTANT) {
          GV = BaseDef2->getOperand(1).getGlobal();
          GVOffset = BaseDef2->getOperand(1).getOffset() +
                     OffDef2->getOperand(1).getCImm()->getSExtValue();
        }
      }

      if (GV) {
        if (DstTy.getSizeInBits() <= 8) {
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_A_nnind))
              .addGlobalAddress(GV, GVOffset);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
              .addReg(Z80::A);
          MI.eraseFromParent();
          return true;
        }
        if (DstTy.getSizeInBits() <= 16) {
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_HL_nnind))
              .addGlobalAddress(GV, GVOffset);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
              .addReg(Z80::HL);
          MI.eraseFromParent();
          return true;
        }
      }
    }

    // Direct addressing for constant address loads (Z80 only).
    // G_LOAD(G_INTTOPTR(G_CONSTANT addr)) → LD A,(addr) or LD HL,(addr)
    // G_LOAD(G_CONSTANT p(addr)) → LD A,(addr) or LD HL,(addr)
    if (STI.hasZ80()) {
      int64_t ConstAddr = -1;
      if (AddrDef) {
        if (AddrDef->getOpcode() == TargetOpcode::G_INTTOPTR) {
          Register IntReg = AddrDef->getOperand(1).getReg();
          MachineInstr *IntDef = MRI.getVRegDef(IntReg);
          if (IntDef && IntDef->getOpcode() == TargetOpcode::G_CONSTANT)
            ConstAddr = IntDef->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
        } else if (AddrDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          ConstAddr = AddrDef->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
        }
      }
      if (ConstAddr >= 0) {
        if (DstTy.getSizeInBits() <= 8) {
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_A_nnind)).addImm(ConstAddr);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
              .addReg(Z80::A);
          MI.eraseFromParent();
          return true;
        }
        if (DstTy.getSizeInBits() <= 16) {
          if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_HL_nnind)).addImm(ConstAddr);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
              .addReg(Z80::HL);
          MI.eraseFromParent();
          return true;
        }
      }
    }

    // Fallback: indirect addressing via BC, DE, or HL.
    // LOAD8_IND accepts any GR16 register, so regalloc can choose BC/DE/HL
    // freely. This avoids forcing the address into HL, reducing register
    // pressure (LD A,(BC) and LD A,(DE) are valid Z80/SM83 instructions).
    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(AddrReg, Z80::GR16RegClass, MRI))
        return false;

      BuildMI(MBB, MI, DL, TII.get(Z80::LOAD8_IND)).addReg(AddrReg);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      // 16-bit load: load low byte, then high byte
      // addr -> HL, load (HL) to E, inc HL, load (HL) to D
      // Result in DE, then copy to DstReg
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(AddrReg, Z80::GR16RegClass, MRI))
        return false;

      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(AddrReg);
      // Load low byte
      BuildMI(MBB, MI, DL, TII.get(Z80::LD_E_HLind));
      // Increment address
      BuildMI(MBB, MI, DL, TII.get(Z80::INC_HL));
      // Load high byte
      BuildMI(MBB, MI, DL, TII.get(Z80::LD_D_HLind));
      // Copy result to destination
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::DE);
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_STORE: {
    // Store to memory
    Register SrcReg = MI.getOperand(0).getReg();
    Register AddrReg = MI.getOperand(1).getReg();
    const LLT SrcTy = MRI.getType(SrcReg);
    const DebugLoc &DL = MI.getDebugLoc();

    // Port I/O: address_space(2) → OUT (n),A or OUT (C),A
    if (MI.hasOneMemOperand() &&
        (*MI.memoperands_begin())->getAddrSpace() == Z80::AS_IO) {
      if (SrcTy.getSizeInBits() > 8)
        return false; // Only 8-bit port writes supported
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      int64_t PortAddr = -1;
      if (AddrDef) {
        if (AddrDef->getOpcode() == TargetOpcode::G_INTTOPTR) {
          Register IntReg = AddrDef->getOperand(1).getReg();
          MachineInstr *IntDef = MRI.getVRegDef(IntReg);
          if (IntDef && IntDef->getOpcode() == TargetOpcode::G_CONSTANT)
            PortAddr = IntDef->getOperand(1).getCImm()->getZExtValue() & 0xFF;
        } else if (AddrDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          PortAddr = AddrDef->getOperand(1).getCImm()->getZExtValue() & 0xFF;
        }
      }
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      if (PortAddr >= 0) {
        // Constant port address: use OUT (n),A — 2B, faster.
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::OUT_n_A)).addImm(PortAddr);
      } else {
        // Non-constant port address (e.g., from PHI in conditional port I/O,
        // see #44): use OUT (C),A. Address goes through BC register pair.
        // Truncate the 16-bit pointer to 8 bits via the low byte (LD C,L
        // after constraining AddrReg to a GR16 / extracting C).
        if (!RBI.constrainGenericRegister(AddrReg, Z80::GR16RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::BC).addReg(AddrReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::OUT_C_A));
      }
      MI.eraseFromParent();
      return true;
    }

    // Try IX-indexed addressing from G_FRAME_INDEX or
    // G_PTR_ADD(G_FRAME_INDEX, G_CONSTANT)
    {
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      int FI = -1;
      int64_t ExtraOffset = 0;
      bool IsFrameAddr = false;

      if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_FRAME_INDEX) {
        FI = AddrDef->getOperand(1).getIndex();
        IsFrameAddr = true;
      } else if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
        Register BaseReg = AddrDef->getOperand(1).getReg();
        Register OffReg = AddrDef->getOperand(2).getReg();
        MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);
        MachineInstr *OffDef = MRI.getVRegDef(OffReg);
        if (BaseDef && BaseDef->getOpcode() == TargetOpcode::G_FRAME_INDEX &&
            OffDef && OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          FI = BaseDef->getOperand(1).getIndex();
          ExtraOffset = OffDef->getOperand(1).getCImm()->getSExtValue();
          IsFrameAddr = true;
        }
      }

      // Use SPILL pseudos which properly declare HL/BC clobbers for large
      // offsets.
      if (IsFrameAddr) {
        if (SrcTy.getSizeInBits() <= 8) {
          // Check for constant store → use LD (IX+d),n via SPILL_IMM8
          MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
          if (SrcDef && SrcDef->getOpcode() == TargetOpcode::G_CONSTANT) {
            int64_t Val = SrcDef->getOperand(1).getCImm()->getSExtValue();
            BuildMI(MBB, MI, DL, TII.get(Z80::SPILL_IMM8))
                .addImm(Val & 0xFF)
                .addFrameIndex(FI)
                .addImm(ExtraOffset);
            MI.eraseFromParent();
            return true;
          }
          if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::SPILL_GR8))
              .addReg(SrcReg)
              .addFrameIndex(FI)
              .addImm(ExtraOffset);
          MI.eraseFromParent();
          return true;
        }
        if (SrcTy.getSizeInBits() <= 16) {
          if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(Z80::SPILL_GR16))
              .addReg(SrcReg)
              .addFrameIndex(FI)
              .addImm(ExtraOffset);
          MI.eraseFromParent();
          return true;
        }
      }
    }

    // #27: general pointer base + constant offset -> deferred IX/IY-indexed
    // 8-bit store.  Mirrors the load path; together they let read-modify-write
    // (buf[i] = f(buf[i])) drop the IX/IY->HL copy + add entirely.  Call-free
    // only (IY is caller-saved) and not for frame-index / COPY $ix bases.
    if (EnableIdxAddr && !FnHasCalls && SrcTy.getSizeInBits() <= 8) {
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
        Register BaseReg = AddrDef->getOperand(1).getReg();
        Register OffReg = AddrDef->getOperand(2).getReg();
        MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);
        MachineInstr *OffDef = MRI.getVRegDef(OffReg);
        bool BaseIsIX = BaseDef && BaseDef->getOpcode() == TargetOpcode::COPY &&
                        BaseDef->getOperand(1).isReg() &&
                        BaseDef->getOperand(1).getReg() == Z80::IX;
        bool BaseIsFI =
            BaseDef && BaseDef->getOpcode() == TargetOpcode::G_FRAME_INDEX;
        if (!BaseIsIX && !BaseIsFI && BaseReg.isVirtual() && OffDef &&
            OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          int64_t Disp = OffDef->getOperand(1).getCImm()->getSExtValue();
          if (Disp >= -128 && Disp <= 127 &&
              countIndexedSites(BaseReg, MRI) >= 2) {
            if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
              return false;
            if (!RBI.constrainGenericRegister(BaseReg, Z80::IR16RegClass, MRI))
              return false;
            BuildMI(MBB, MI, DL, TII.get(Z80::STORE_IDX8))
                .addReg(SrcReg)
                .addReg(BaseReg)
                .addImm(Disp);
            MI.eraseFromParent();
            return true;
          }
        }
      }
    }

    // Direct addressing for global variable stores (Z80 only).
    // G_STORE(val, G_GLOBAL_VALUE @sym) → LD (sym),A or LD (sym),HL
    // G_STORE(val, G_PTR_ADD(G_GLOBAL_VALUE @sym, G_CONSTANT off)) →
    //   LD (sym+off),A
    if (STI.hasZ80()) {
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      const GlobalValue *GV = nullptr;
      int64_t GVOffset = 0;

      if (AddrDef && AddrDef->getOpcode() == TargetOpcode::G_GLOBAL_VALUE) {
        GV = AddrDef->getOperand(1).getGlobal();
        GVOffset = AddrDef->getOperand(1).getOffset();
      } else if (AddrDef &&
                 AddrDef->getOpcode() == TargetOpcode::G_PTR_ADD) {
        Register BaseReg = AddrDef->getOperand(1).getReg();
        Register OffReg = AddrDef->getOperand(2).getReg();
        MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);
        MachineInstr *OffDef = MRI.getVRegDef(OffReg);
        if (BaseDef &&
            BaseDef->getOpcode() == TargetOpcode::G_GLOBAL_VALUE &&
            OffDef &&
            OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          GV = BaseDef->getOperand(1).getGlobal();
          GVOffset = BaseDef->getOperand(1).getOffset() +
                     OffDef->getOperand(1).getCImm()->getSExtValue();
        }
      }

      if (GV) {
        if (SrcTy.getSizeInBits() <= 8) {
          if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(SrcReg);
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_nnind_A))
              .addGlobalAddress(GV, GVOffset);
          MI.eraseFromParent();
          return true;
        }
        if (SrcTy.getSizeInBits() <= 16) {
          if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
              .addReg(SrcReg);
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_nnind_HL))
              .addGlobalAddress(GV, GVOffset);
          MI.eraseFromParent();
          return true;
        }
      }
    }

    // Direct addressing for constant address stores (Z80 only).
    // G_STORE(val, G_INTTOPTR(G_CONSTANT addr)) → LD (addr),A or LD (addr),HL
    // G_STORE(val, G_CONSTANT p(addr)) → LD (addr),A or LD (addr),HL
    // Handles casts like *(volatile word *)0x0001 = value.
    if (STI.hasZ80()) {
      MachineInstr *AddrDef = MRI.getVRegDef(AddrReg);
      int64_t ConstAddr = -1;
      if (AddrDef) {
        if (AddrDef->getOpcode() == TargetOpcode::G_INTTOPTR) {
          Register IntReg = AddrDef->getOperand(1).getReg();
          MachineInstr *IntDef = MRI.getVRegDef(IntReg);
          if (IntDef && IntDef->getOpcode() == TargetOpcode::G_CONSTANT)
            ConstAddr = IntDef->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
        } else if (AddrDef->getOpcode() == TargetOpcode::G_CONSTANT) {
          ConstAddr = AddrDef->getOperand(1).getCImm()->getZExtValue() & 0xFFFF;
        }
      }
      if (ConstAddr >= 0) {
        if (SrcTy.getSizeInBits() <= 8) {
          if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(SrcReg);
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_nnind_A)).addImm(ConstAddr);
          MI.eraseFromParent();
          return true;
        }
        if (SrcTy.getSizeInBits() <= 16) {
          if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
              .addReg(SrcReg);
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_nnind_HL)).addImm(ConstAddr);
          MI.eraseFromParent();
          return true;
        }
      }
    }

    if (SrcTy.getSizeInBits() <= 8) {
      // 8-bit store via indirect addressing (BC, DE, or HL).
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(AddrReg, Z80::GR16RegClass, MRI))
        return false;

      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(SrcReg);
      BuildMI(MBB, MI, DL, TII.get(Z80::STORE8_IND)).addReg(AddrReg);
      MI.eraseFromParent();
      return true;
    }

    if (SrcTy.getSizeInBits() <= 16) {
      // 16-bit store: store low byte, then high byte
      // Copy value to DE, addr to HL, store E to (HL), inc HL, store D to (HL)
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(AddrReg, Z80::GR16RegClass, MRI))
        return false;

      // Copy value to DE (for E=low, D=high).
      // For undef sources, skip the COPY and mark the implicit sub-register
      // uses as undef directly — processImplicitDefs only propagates undef
      // to the first user instruction, missing subsequent sub-register uses.
      MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
      bool IsUndef = SrcDef &&
                     SrcDef->getOpcode() == TargetOpcode::G_IMPLICIT_DEF;

      if (!IsUndef)
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::DE)
            .addReg(SrcReg);
      // Copy address to HL
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(AddrReg);
      // Store low byte directly from E (no A intermediary)
      auto &StoreLo = *BuildMI(MBB, MI, DL, TII.get(Z80::LD_HLind_E));
      // Increment address
      BuildMI(MBB, MI, DL, TII.get(Z80::INC_HL));
      // Store high byte directly from D
      auto &StoreHi = *BuildMI(MBB, MI, DL, TII.get(Z80::LD_HLind_D));
      if (IsUndef) {
        StoreLo.findRegisterUseOperand(Z80::E, /*TRI=*/nullptr)->setIsUndef();
        StoreHi.findRegisterUseOperand(Z80::D, /*TRI=*/nullptr)->setIsUndef();
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_PTR_ADD: {
    // Pointer addition: base pointer + offset → pointer
    // Same as 16-bit ADD since pointers are 16-bit on Z80
    Register DstReg = MI.getOperand(0).getReg();
    Register BaseReg = MI.getOperand(1).getReg();
    Register OffReg = MI.getOperand(2).getReg();

    // Check for small constant offset: repeated INC16/DEC16 (1 byte each)
    // is smaller than LD rr,nn + ADD HL,rr (4 bytes) for |offset| <= 3.
    MachineInstr *OffDef = MRI.getVRegDef(OffReg);
    if (OffDef && OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
      int64_t OffVal = OffDef->getOperand(1).getCImm()->getSExtValue();
      if (OffVal != 0 && std::abs(OffVal) <= 3) {
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
            !RBI.constrainGenericRegister(BaseReg, Z80::GR16RegClass, MRI))
          return false;
        unsigned PseudoOpc = (OffVal > 0) ? Z80::INC16 : Z80::DEC16;
        int64_t Count = std::abs(OffVal);
        Register PrevReg = BaseReg;
        for (int64_t i = 0; i < Count; i++) {
          Register OutReg = (i == Count - 1)
                                ? DstReg
                                : MRI.createVirtualRegister(&Z80::GR16RegClass);
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(PseudoOpc), OutReg)
              .addReg(PrevReg);
          PrevReg = OutReg;
        }
        MI.eraseFromParent();
        return true;
      }
    }

    // Try fold: if OffReg is a single-use G_LOAD from frame index,
    // fold into ADD_HL_FI to avoid a GR16_BCDE register allocation.
    if (STI.hasZ80() && CachedFoldCount > 2 &&
        tryFIFold(BaseReg, OffReg, DstReg, Z80::ADD_HL_FI))
      return true;

    // Fold G_PTR_ADD(G_GLOBAL_VALUE @sym, G_CONSTANT off) → LD rr, sym+off.
    // Both operands are link-time constants, so the linker resolves the sum.
    // This saves 4 bytes (LD DE,off; LD HL,sym; ADD HL,DE → LD rr,sym+off).
    // The same fold already exists for G_LOAD, G_STORE, and G_PTRTOINT.
    {
      MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);
      if (BaseDef && BaseDef->getOpcode() == TargetOpcode::G_GLOBAL_VALUE &&
          OffDef && OffDef->getOpcode() == TargetOpcode::G_CONSTANT) {
        const GlobalValue *GV = BaseDef->getOperand(1).getGlobal();
        int64_t GVOffset = BaseDef->getOperand(1).getOffset() +
                           OffDef->getOperand(1).getCImm()->getSExtValue();
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r16_nn), DstReg)
            .addGlobalAddress(GV, GVOffset);
        MI.eraseFromParent();
        return true;
      }
    }

    if (EnableAdd16Acc) {
      // #178: emit the non-tied ADD16_acc SSA pseudo.  $dst is HLI (-> HL);
      // base stays GR16 and lives independently (no tie for the coalescer
      // to fold the surviving base into the result -- the bug that sank
      // ADD16_tied; see session73s-issue178-add16-tied-rootcause.md).
      if (!RBI.constrainGenericRegister(DstReg, Z80::HLIRegClass, MRI) ||
          !RBI.constrainGenericRegister(BaseReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(OffReg, Z80::GR16_BCDERegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD16_acc), DstReg)
          .addReg(BaseReg)
          .addReg(OffReg);
      MI.eraseFromParent();
      return true;
    }
    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(BaseReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(OffReg, Z80::GR16_BCDERegClass, MRI))
      return false;
    // #166/#178: tried to substitute this 3-instruction sequence with a
    // single SSA-shaped ADD16_tied (which would unlock isReMaterializable;
    // ADD_HL_rr can't be remat'd -- it defines HL as an implicit physreg,
    // no vreg to clone).  ROOT-CAUSED in session 73s with a 5-line repro
    // (`two_idx(p,i,j){ return p[i]+p[j]; }`, see
    // tasks/session73s-issue178-add16-tied-rootcause.md):
    //
    //   In the base-reuse shape the pointer base dies at its LAST indexed
    //   use.  There the RegisterCoalescer merges the (GR16) base interval,
    //   the inserted HLI accumulator copy, and the HLI-classed ADD16_tied
    //   tied-def into one interval, and keeps the BASE's physreg -- which
    //   can be BC, OUTSIDE the tied def's HLI class.  (HLI is a proper
    //   subclass of GR16, so getCommonSubClass should clamp to HLI, but
    //   the join widens to GR16.)  dst=BC then hits the BC-accumulator
    //   fallback in expandPostRAPseudo (PUSH BC; POP HL; ADD HL,rr; PUSH
    //   HL; POP BC) which (a) is 5 B vs 1 B -- a SIZE REGRESSION, and
    //   (b) clobbers HL undeclared, corrupting whatever unrelated value
    //   sits in H/L (e.g. the first load result) -> the "unrelated value
    //   corruption" seen in 73p.
    //
    //   The obvious patches do not work: adding HL to ADD16_tied's Defs
    //   makes regalloc run out of registers when dst==HL (the implicit
    //   HL-def collides with the tied HL-def); narrowing the dst class
    //   does not help because the coalescer escapes the class to GR16
    //   regardless.  A correct + size-winning fix requires the coalescer
    //   to honor the narrower tied-def class (generic-LLVM change), or a
    //   non-tied remat model.  Parked behind that; keep the explicit
    //   COPY-HL + ADD_HL_rr + COPY-from-HL pattern.  See #166/#178.
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
        .addReg(BaseReg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_HL_rr)).addReg(OffReg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(Z80::HL);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_ADD: {
    // Addition
    Register DstReg = MI.getOperand(0).getReg();
    Register Src1Reg = MI.getOperand(1).getReg();
    Register Src2Reg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 8) {
      // Check for constant operand (G_ADD is commutative)
      auto getConst8 = [&](Register Reg) -> std::optional<int64_t> {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
          return Def->getOperand(1).getCImm()->getSExtValue();
        return std::nullopt;
      };
      auto ConstVal1 = getConst8(Src1Reg);
      auto ConstVal2 = getConst8(Src2Reg);

      // Normalize: put constant in Src2
      if (ConstVal1 && !ConstVal2) {
        std::swap(Src1Reg, Src2Reg);
        std::swap(ConstVal1, ConstVal2);
      }

      if (ConstVal2) {
        int64_t Val = *ConstVal2;
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
            !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI))
          return false;

        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Src1Reg);

        if (Val == 1)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::INC_A));
        else if (Val == -1 || (Val & 0xFF) == 0xFF)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::DEC_A));
        else
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_A_n))
              .addImm(Val & 0xFF);

        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
        MI.eraseFromParent();
        return true;
      }

      // Constrain registers
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
        return false;

      // 8-bit add: Copy src1 to A, ADD A,src2, copy A to dst
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_A_r)).addReg(Src2Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::A);
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      // Constrain registers
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16RegClass, MRI))
        return false;

      // 16-bit add
      // Check for constant +1/-1 to use INC16/DEC16 pseudo
      {
        MachineInstr *Def1 = MRI.getVRegDef(Src1Reg);
        MachineInstr *Def2 = MRI.getVRegDef(Src2Reg);
        // G_ADD is commutative, check either operand for constant
        auto getConstVal = [](MachineInstr *Def) -> std::optional<int64_t> {
          if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
            return Def->getOperand(1).getCImm()->getSExtValue();
          return std::nullopt;
        };
        auto ConstVal1 = getConstVal(Def1);
        auto ConstVal2 = getConstVal(Def2);
        // Prefer the non-constant as the source register
        // Check for small constants that can use repeated INC16/DEC16.
        // INC16 is 1 byte each, vs LD rr,nn (3 bytes) + ADD HL,rr (1 byte).
        // Worth it for |constant| <= 3.
        Register SrcReg;
        int64_t Imm = 0;
        bool HasConst = false;
        auto isSmallConst = [](std::optional<int64_t> V) -> bool {
          return V && *V != 0 && std::abs(*V) <= 3;
        };
        if (isSmallConst(ConstVal2)) {
          SrcReg = Src1Reg;
          Imm = *ConstVal2;
          HasConst = true;
        } else if (isSmallConst(ConstVal1)) {
          SrcReg = Src2Reg;
          Imm = *ConstVal1;
          HasConst = true;
        }
        if (HasConst) {
          unsigned PseudoOpc = (Imm > 0) ? Z80::INC16 : Z80::DEC16;
          int64_t Count = std::abs(Imm);
          Register PrevReg = SrcReg;
          for (int64_t i = 0; i < Count; i++) {
            Register OutReg =
                (i == Count - 1)
                    ? DstReg
                    : MRI.createVirtualRegister(&Z80::GR16RegClass);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(PseudoOpc), OutReg)
                .addReg(PrevReg);
            PrevReg = OutReg;
          }
          MI.eraseFromParent();
          return true;
        }
      }

      if (Src1Reg == Src2Reg) {
        // Self-add: use ADD HL,HL (doubles the value)
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(Src1Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_HL_HL));
      } else {
        // G_ADD is commutative. Prefer putting the operand that came from HL
        // as Src1 (→HL) to avoid unnecessary register swaps.
        MachineInstr *Def1 = MRI.getVRegDef(Src1Reg);
        MachineInstr *Def2 = MRI.getVRegDef(Src2Reg);
        bool Src1FromHL = Def1 && Def1->getOpcode() == TargetOpcode::COPY &&
                          Def1->getOperand(1).getReg() == Z80::HL;
        bool Src2FromHL = Def2 && Def2->getOpcode() == TargetOpcode::COPY &&
                          Def2->getOperand(1).getReg() == Z80::HL;
        if (Src2FromHL && !Src1FromHL) {
          std::swap(Src1Reg, Src2Reg);
          std::swap(Def1, Def2);
        }

        // Try fold: if either operand is a single-use G_LOAD from frame
        // index, fold into ADD_HL_FI.  G_ADD is commutative, so try Src2
        // first (preferred: Src1 stays in HL after HL-hint swap), then Src1.
        if (STI.hasZ80() && CachedFoldCount > 2 &&
            (tryFIFold(Src1Reg, Src2Reg, DstReg, Z80::ADD_HL_FI) ||
             tryFIFold(Src2Reg, Src1Reg, DstReg, Z80::ADD_HL_FI)))
          return true;

        // Src2 → GR16_BCDE (regalloc chooses BC or DE), Src1 → HL
        if (!RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(Src1Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_HL_rr))
            .addReg(Src2Reg);
      }
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_SUB: {
    // Subtraction
    Register DstReg = MI.getOperand(0).getReg();
    Register Src1Reg = MI.getOperand(1).getReg();
    Register Src2Reg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 8) {
      // Check for constant RHS
      MachineInstr *Def2 = MRI.getVRegDef(Src2Reg);
      if (Def2 && Def2->getOpcode() == TargetOpcode::G_CONSTANT) {
        int64_t Val = Def2->getOperand(1).getCImm()->getSExtValue();
        if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
            !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI))
          return false;

        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Src1Reg);

        if (Val == 1)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::DEC_A));
        else if (Val == -1 || (Val & 0xFF) == 0xFF)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::INC_A));
        else
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_n))
              .addImm(Val & 0xFF);

        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
        MI.eraseFromParent();
        return true;
      }

      // Try SUB (HL) fusion: if Src2 is a single-use G_LOAD, use
      // SUB (HL) to compare A directly with memory (saves 1-2 bytes).
      {
        MachineInstr *LoadDef = MRI.getVRegDef(Src2Reg);
        if (LoadDef && LoadDef->getOpcode() == TargetOpcode::G_LOAD &&
            MRI.hasOneNonDBGUse(Src2Reg) &&
            !(LoadDef->hasOneMemOperand() &&
              (*LoadDef->memoperands_begin())->getAddrSpace() != 0)) {
          Register PtrReg = LoadDef->getOperand(1).getReg();
          if (RBI.constrainGenericRegister(PtrReg, Z80::GR16RegClass, MRI) &&
              RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) &&
              RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI)) {
            const TargetRegisterClass *PtrRC = MRI.getRegClass(PtrReg);
            const TargetRegisterClass *HLRC =
                TRI.getCommonSubClass(PtrRC, &Z80::HLIRegClass);
            if (HLRC) {
              MRI.setRegClass(PtrReg, HLRC);
              BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                      Z80::HL)
                  .addReg(PtrReg);
              BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                      Z80::A)
                  .addReg(Src1Reg);
              BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_HLind));
              BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                      DstReg)
                  .addReg(Z80::A);
              LoadDef->eraseFromParent();
              MI.eraseFromParent();
              return true;
            }
          }
        }
      }

      // Constrain registers
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
        return false;

      // 8-bit sub: Copy src1 to A, SUB src2, copy A to dst
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_r)).addReg(Src2Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::A);
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      // Constrain registers
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16RegClass, MRI))
        return false;

      // Check for small constant to use repeated DEC16/INC16 pseudo.
      // SUB N → DEC16 × N, SUB -N → INC16 × N. Worth it for |N| <= 3.
      {
        MachineInstr *Src2Def = MRI.getVRegDef(Src2Reg);
        if (Src2Def && Src2Def->getOpcode() == TargetOpcode::G_CONSTANT) {
          int64_t Val = Src2Def->getOperand(1).getCImm()->getSExtValue();
          if (Val != 0 && std::abs(Val) <= 3) {
            unsigned PseudoOpc = (Val > 0) ? Z80::DEC16 : Z80::INC16;
            int64_t Count = std::abs(Val);
            Register PrevReg = Src1Reg;
            for (int64_t i = 0; i < Count; i++) {
              Register OutReg =
                  (i == Count - 1)
                      ? DstReg
                      : MRI.createVirtualRegister(&Z80::GR16RegClass);
              BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(PseudoOpc), OutReg)
                  .addReg(PrevReg);
              PrevReg = OutReg;
            }
            MI.eraseFromParent();
            return true;
          }
        }
      }

      // Try fold: if Src2 is a single-use G_LOAD from frame index,
      // fold into SUB_HL_FI.  SUB is not commutative, so only Src2.
      if (STI.hasZ80() && CachedFoldCount > 2 &&
          tryFIFold(Src1Reg, Src2Reg, DstReg, Z80::SUB_HL_FI))
        return true;

      // 16-bit sub
      if (!RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_HL_rr))
          .addReg(Src2Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_AND: {
    Register DstReg = MI.getOperand(0).getReg();
    Register Src1Reg = MI.getOperand(1).getReg();
    Register Src2Reg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
        return false;

      // Identity fold: AND with 0xFF → COPY (for 8-bit)
      auto isAllOnesConst = [&](Register Reg) -> bool {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (!Def)
          return false;
        if (Def->getOpcode() == TargetOpcode::G_CONSTANT)
          return Def->getOperand(1).getCImm()->isAllOnesValue();
        if (Def->getOpcode() == TargetOpcode::G_UNMERGE_VALUES) {
          unsigned NumDefs = Def->getNumOperands() - 1;
          Register SrcReg = Def->getOperand(NumDefs).getReg();
          MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
          if (!SrcDef || SrcDef->getOpcode() != TargetOpcode::G_CONSTANT)
            return false;
          uint64_t FullVal = SrcDef->getOperand(1).getCImm()->getZExtValue();
          unsigned EltBits = MRI.getType(Reg).getSizeInBits();
          uint64_t Mask = (1ULL << EltBits) - 1;
          for (unsigned I = 0; I < NumDefs; ++I) {
            if (Def->getOperand(I).getReg() == Reg)
              return ((FullVal >> (I * EltBits)) & Mask) == Mask;
          }
        }
        return false;
      };

      // Zero fold: AND with 0 → result is always 0
      auto isZeroConst8 = [&](Register Reg) -> bool {
        auto V = getConst8(Reg);
        return V && (*V & 0xFF) == 0;
      };

      if (isAllOnesConst(Src2Reg)) {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Src1Reg);
      } else if (isAllOnesConst(Src1Reg)) {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Src2Reg);
      } else if (isZeroConst8(Src1Reg) || isZeroConst8(Src2Reg)) {
        // AND with 0 → load immediate 0
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_r8_n), DstReg)
            .addImm(0);
      } else {
        // Try immediate fold: AND with constant → AND_n
        // Commute: put constant in Src2
        if (getConst8(Src1Reg) && !getConst8(Src2Reg))
          std::swap(Src1Reg, Src2Reg);
        auto ImmVal = getConst8(Src2Reg);

        // Try AND (HL) fusion: if an operand is a single-use G_LOAD,
        // use AND (HL) to AND A directly with memory.
        if (!ImmVal) {
          auto tryAndHLFuse = [&](Register LoadReg, Register OtherReg) -> bool {
            MachineInstr *LoadDef = MRI.getVRegDef(LoadReg);
            if (!LoadDef || LoadDef->getOpcode() != TargetOpcode::G_LOAD)
              return false;
            if (!MRI.hasOneNonDBGUse(LoadReg))
              return false;
            if (LoadDef->hasOneMemOperand() &&
                (*LoadDef->memoperands_begin())->getAddrSpace() != 0)
              return false;
            Register PtrReg = LoadDef->getOperand(1).getReg();
            if (!RBI.constrainGenericRegister(PtrReg, Z80::GR16RegClass, MRI) ||
                !RBI.constrainGenericRegister(OtherReg, Z80::GR8RegClass, MRI))
              return false;
            const TargetRegisterClass *PtrRC = MRI.getRegClass(PtrReg);
            const TargetRegisterClass *HLRC =
                TRI.getCommonSubClass(PtrRC, &Z80::HLIRegClass);
            if (!HLRC)
              return false;
            MRI.setRegClass(PtrReg, HLRC);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    Z80::HL)
                .addReg(PtrReg);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    Z80::A)
                .addReg(OtherReg);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_HLind));
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    DstReg)
                .addReg(Z80::A);
            LoadDef->eraseFromParent();
            return true;
          };
          // AND is commutative — try both sides.
          if (tryAndHLFuse(Src2Reg, Src1Reg) ||
              tryAndHLFuse(Src1Reg, Src2Reg)) {
            MI.eraseFromParent();
            return true;
          }
        }

        // Try LSHR+AND → RRCA+AND fusion: if the non-constant source is a
        // single-use G_LSHR by a constant, use RRCA (1B) instead of SRL (2B).
        // RRCA rotates bit0→bit7; safe when AND mask clears the top N bits.
        if (ImmVal && MRI.hasOneNonDBGUse(Src1Reg)) {
          MachineInstr *ShiftDef = MRI.getVRegDef(Src1Reg);
          if (ShiftDef &&
              ShiftDef->getOpcode() == TargetOpcode::G_LSHR) {
            Register ShiftSrc = ShiftDef->getOperand(1).getReg();
            Register ShiftAmtReg = ShiftDef->getOperand(2).getReg();
            MachineInstr *ShiftAmtDef = MRI.getVRegDef(ShiftAmtReg);
            if (ShiftAmtDef &&
                ShiftAmtDef->getOpcode() == TargetOpcode::G_CONSTANT) {
              int64_t ShiftAmt =
                  ShiftAmtDef->getOperand(1).getCImm()->getZExtValue();
              if (ShiftAmt > 0 && ShiftAmt < 8 &&
                  ((*ImmVal >> (8 - ShiftAmt)) == 0)) {
                if (RBI.constrainGenericRegister(ShiftSrc, Z80::GR8RegClass,
                                                 MRI)) {
                  BuildMI(MBB, MI, MI.getDebugLoc(),
                          TII.get(TargetOpcode::COPY), Z80::A)
                      .addReg(ShiftSrc);
                  for (int64_t i = 0; i < ShiftAmt; i++)
                    BuildMI(MBB, MI, MI.getDebugLoc(),
                            TII.get(Z80::RRCA));
                  BuildMI(MBB, MI, MI.getDebugLoc(),
                          TII.get(Z80::AND_n))
                      .addImm(*ImmVal & 0xFF);
                  BuildMI(MBB, MI, MI.getDebugLoc(),
                          TII.get(TargetOpcode::COPY), DstReg)
                      .addReg(Z80::A);
                  ShiftDef->eraseFromParent();
                  MI.eraseFromParent();
                  return true;
                }
              }
            }
          }
        }

        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Src1Reg);
        if (ImmVal)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n))
              .addImm(*ImmVal & 0xFF);
        else
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_r))
              .addReg(Src2Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_OR:
  case TargetOpcode::G_XOR: {
    Register DstReg = MI.getOperand(0).getReg();
    Register Src1Reg = MI.getOperand(1).getReg();
    Register Src2Reg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
        return false;

      // Identity fold: OR/XOR with 0 → COPY
      auto isZeroConst = [&](Register Reg) -> bool {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (!Def)
          return false;
        if (Def->getOpcode() == TargetOpcode::G_CONSTANT)
          return Def->getOperand(1).getCImm()->isZero();
        if (Def->getOpcode() == TargetOpcode::G_UNMERGE_VALUES) {
          unsigned NumDefs = Def->getNumOperands() - 1;
          Register SrcReg = Def->getOperand(NumDefs).getReg();
          MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
          if (!SrcDef || SrcDef->getOpcode() != TargetOpcode::G_CONSTANT)
            return false;
          uint64_t FullVal = SrcDef->getOperand(1).getCImm()->getZExtValue();
          unsigned EltBits = MRI.getType(Reg).getSizeInBits();
          for (unsigned I = 0; I < NumDefs; ++I) {
            if (Def->getOperand(I).getReg() == Reg) {
              return ((FullVal >> (I * EltBits)) & ((1ULL << EltBits) - 1)) ==
                     0;
            }
          }
        }
        return false;
      };

      if (isZeroConst(Src2Reg)) {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Src1Reg);
      } else if (isZeroConst(Src1Reg)) {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Src2Reg);
      } else {
        // Try immediate fold: OR/XOR with constant → OR_n/XOR_n
        // Commute: put constant in Src2
        if (getConst8(Src1Reg) && !getConst8(Src2Reg))
          std::swap(Src1Reg, Src2Reg);
        auto ImmVal = getConst8(Src2Reg);

        // Try OR/XOR (HL) fusion: if an operand is a single-use G_LOAD,
        // use OR/XOR (HL) to operate A directly with memory.
        if (!ImmVal) {
          unsigned HLOpc = (Opcode == TargetOpcode::G_OR) ? Z80::OR_HLind
                                                          : Z80::XOR_HLind;
          auto tryOrXorHLFuse = [&](Register LoadReg,
                                    Register OtherReg) -> bool {
            MachineInstr *LoadDef = MRI.getVRegDef(LoadReg);
            if (!LoadDef || LoadDef->getOpcode() != TargetOpcode::G_LOAD)
              return false;
            if (!MRI.hasOneNonDBGUse(LoadReg))
              return false;
            if (LoadDef->hasOneMemOperand() &&
                (*LoadDef->memoperands_begin())->getAddrSpace() != 0)
              return false;
            Register PtrReg = LoadDef->getOperand(1).getReg();
            if (!RBI.constrainGenericRegister(PtrReg, Z80::GR16RegClass, MRI) ||
                !RBI.constrainGenericRegister(OtherReg, Z80::GR8RegClass, MRI))
              return false;
            const TargetRegisterClass *PtrRC = MRI.getRegClass(PtrReg);
            const TargetRegisterClass *HLRC =
                TRI.getCommonSubClass(PtrRC, &Z80::HLIRegClass);
            if (!HLRC)
              return false;
            MRI.setRegClass(PtrReg, HLRC);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    Z80::HL)
                .addReg(PtrReg);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    Z80::A)
                .addReg(OtherReg);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(HLOpc));
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    DstReg)
                .addReg(Z80::A);
            LoadDef->eraseFromParent();
            return true;
          };
          // OR/XOR are commutative — try both sides.
          if (tryOrXorHLFuse(Src2Reg, Src1Reg) ||
              tryOrXorHLFuse(Src1Reg, Src2Reg)) {
            MI.eraseFromParent();
            return true;
          }
        }

        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Src1Reg);
        if (ImmVal) {
          // G_XOR x, -1 (the canonical "not" form) lowers to CPL (1 B,
          // 4 T) when the result's flags are discarded by the caller.
          // At GISel time, any flag-consumer downstream (G_ICMP eq,
          // G_BR_COND) selects to its own fresh compare instruction,
          // so the XOR_n form's S/Z/P flag side-effect is never
          // observed by Z80 code emitted from clean IR.  See session
          // 73q C1 drill (writeup tasks/session73q-C1-drill-180.md).
          if (Opcode == TargetOpcode::G_XOR && (*ImmVal & 0xFF) == 0xFF) {
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CPL));
          } else {
            unsigned ImmOpc =
                (Opcode == TargetOpcode::G_OR) ? Z80::OR_n : Z80::XOR_n;
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(ImmOpc))
                .addImm(*ImmVal & 0xFF);
          }
        } else {
          unsigned AluOpc =
              (Opcode == TargetOpcode::G_OR) ? Z80::OR_r : Z80::XOR_r;
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(AluOpc)).addReg(Src2Reg);
        }
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_SHL: {
    // Shift left - handles constant shift amounts by unrolling
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register ShiftAmtReg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const DebugLoc &DL = MI.getDebugLoc();

    // Check for constant shift amount
    MachineInstr *ShiftAmtDef = MRI.getVRegDef(ShiftAmtReg);
    int64_t ShiftAmt = -1;
    if (ShiftAmtDef && ShiftAmtDef->getOpcode() == TargetOpcode::G_CONSTANT)
      ShiftAmt = ShiftAmtDef->getOperand(1).getCImm()->getZExtValue();

    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(ShiftAmtReg, Z80::GR8RegClass, MRI))
        return false;

      if (ShiftAmt == 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(SrcReg);
      } else if (ShiftAmt >= 8) {
        // Shift >= type size: result is 0
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::XOR_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt >= 4 && STI.hasSM83()) {
        // SM83: SWAP A (nibble swap) + AND 0xF0 + remaining ADD A,A
        //   SHL 4: SWAP+AND = 3B vs ADD×4 = 4B
        //   SHL 5: SWAP+AND+ADD = 4B vs ADD×5 = 5B
        //   SHL 6: SWAP+AND+ADD×2 = 5B vs ADD×6 = 6B
        //   SHL 7: RRCA+AND = 3B (bit0→bit7, even better)
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        if (ShiftAmt == 7) {
          BuildMI(MBB, MI, DL, TII.get(Z80::RRCA));
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(0x80);
        } else {
          BuildMI(MBB, MI, DL, TII.get(Z80::SWAP_A));
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(0xF0);
          for (int64_t i = 4; i < ShiftAmt; i++)
            BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_A));
        }
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt >= 6 && !STI.hasSM83()) {
        // Z80: RRCA × (8-N) + AND mask is shorter than ADD A,A × N.
        //   SHL 6: 2× RRCA + AND $C0 = 4B (vs 6B)  — saves 2B
        //   SHL 7: 1× RRCA + AND $80 = 3B (vs 7B)  — saves 4B
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        for (int64_t i = 0; i < 8 - ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::RRCA));
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_n))
            .addImm((0xFF << ShiftAmt) & 0xFF);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt > 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        for (int64_t i = 0; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else {
        // Variable shift: use DJNZ loop pseudo
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(ShiftAmtReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::SHL8_VAR));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(ShiftAmtReg, Z80::GR8RegClass, MRI))
        return false;

      if (ShiftAmt == 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(SrcReg);
      } else if (ShiftAmt >= 16) {
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_r16_nn), DstReg).addImm(0);
      } else if (ShiftAmt >= 13) {
        // SHL by 13-15: rotate right + mask is faster than byte-move + shift
        // E.g. SHL 15: RRCA puts bit 0 at bit 7, AND 0x80 keeps it
        Register LoByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LoByte)
            .addReg(SrcReg, RegState{}, Z80::sub_lo);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(LoByte);
        for (int64_t i = 0; i < 16 - ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::RRCA));
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_n))
            .addImm((0xFF << (ShiftAmt - 8)) & 0xFF);
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_H_A));
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_L_n)).addImm(0);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else if (ShiftAmt >= 8) {
        // SHL by 8-12: move low byte to high, clear low, then shift remainder
        // Optimize: if source is G_ZEXT from i8, load the 8-bit value directly
        // into H instead of loading full 16-bit and doing LD H,L.
        MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
        if (SrcDef && SrcDef->getOpcode() == TargetOpcode::G_ZEXT) {
          Register ZextSrc = SrcDef->getOperand(1).getReg();
          if (!RBI.constrainGenericRegister(ZextSrc, Z80::GR8RegClass, MRI))
            return false;
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(ZextSrc);
          BuildMI(MBB, MI, DL, TII.get(Z80::LD_H_A));
        } else {
          // Extract low byte directly to H, avoiding dead load of high byte
          Register LoByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LoByte)
              .addReg(SrcReg, RegState{}, Z80::sub_lo);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::H)
              .addReg(LoByte);
        }
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_L_n)).addImm(0);
        for (int64_t i = 8; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::ADD_HL_HL));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else if (ShiftAmt > 0) {
        // 16-bit: Use ADD HL,HL for each shift by 1
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(SrcReg);
        for (int64_t i = 0; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::ADD_HL_HL));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else {
        // Variable shift: use DJNZ loop pseudo
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(ShiftAmtReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::SHL16_VAR));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_LSHR: {
    // Logical shift right - handles constant shift amounts by unrolling
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register ShiftAmtReg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const DebugLoc &DL = MI.getDebugLoc();

    MachineInstr *ShiftAmtDef = MRI.getVRegDef(ShiftAmtReg);
    int64_t ShiftAmt = -1;
    if (ShiftAmtDef && ShiftAmtDef->getOpcode() == TargetOpcode::G_CONSTANT)
      ShiftAmt = ShiftAmtDef->getOperand(1).getCImm()->getZExtValue();

    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(ShiftAmtReg, Z80::GR8RegClass, MRI))
        return false;

      if (ShiftAmt == 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(SrcReg);
      } else if (ShiftAmt >= 8) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::XOR_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt == 7) {
        // LSHR by 7: RLCA rotates bit7→bit0, AND 1 isolates it
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt >= 4 && STI.hasSM83()) {
        // SM83: SWAP A (nibble swap) + AND + remaining SRL
        // SWAP+AND = 4B vs 4×SRL = 8B per 4-shift base
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::SWAP_A));
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(0x0F);
        for (int64_t i = 4; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::SRL_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt > 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        for (int64_t i = 0; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::SRL_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else {
        // Variable shift: use DJNZ loop pseudo
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(ShiftAmtReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::LSHR8_VAR));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(ShiftAmtReg, Z80::GR8RegClass, MRI))
        return false;

      if (ShiftAmt == 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(SrcReg);
      } else if (ShiftAmt >= 16) {
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_r16_nn), DstReg).addImm(0);
      } else if (ShiftAmt >= 13) {
        // LSHR by 13-15: rotate left + mask is faster than byte-move + shift
        // E.g. LSHR 15: RLCA puts bit 7 at bit 0, AND 0x01 keeps it
        Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
            .addReg(SrcReg, RegState{}, Z80::sub_hi);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(HiByte);
        for (int64_t i = 0; i < 16 - ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_n))
            .addImm(0xFF >> (ShiftAmt - 8));
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_L_A));
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_H_n)).addImm(0);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else if (ShiftAmt >= 8) {
        // LSHR by 8-12: extract high byte to low, clear high, then shift
        // Extract high byte directly to L, avoiding dead load of low byte
        Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
            .addReg(SrcReg, RegState{}, Z80::sub_hi);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::L)
            .addReg(HiByte);
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_H_n)).addImm(0);
        for (int64_t i = 8; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::SRL_L));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else if (ShiftAmt >= 5 && ShiftAmt <= 7) {
        // LSHR 16-bit by 5-7: swap bytes + shift LEFT by (8-ShiftAmt).
        // For shift by 7: LD A,L; RLCA; LD L,H; LD H,0; ADD HL,HL;
        //                 AND 1; OR L; LD L,A  (8 bytes vs 28 for 7×SRL+RR)
        // General: swap bytes, SHL by (8-N) using ADD HL,HL, then
        //          merge the bits that shifted across the byte boundary.
        int ShlAmt = 8 - ShiftAmt;
        if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
            !RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(SrcReg);
        // Save the low byte's upper bits that will shift into the result.
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Z80::L);
        // Rotate A left by ShlAmt to position the cross-byte bits.
        for (int i = 0; i < ShlAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
        BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm((1 << ShlAmt) - 1);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(Z80::A); // save cross-bits in B
        // Swap bytes: L = H, H = 0
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_L_H));
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_H_n)).addImm(0);
        // Shift HL left by ShlAmt using ADD HL,HL
        for (int i = 0; i < ShlAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::ADD_HL_HL));
        // Merge the saved cross-byte bits.
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Z80::L);
        BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(Z80::B);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::L)
            .addReg(Z80::A);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else if (ShiftAmt > 0) {
        // 16-bit: chain LSHR16 pseudos (each shifts right by 1)
        Register Prev = SrcReg;
        for (int64_t i = 0; i < ShiftAmt; i++) {
          Register Next = (i == ShiftAmt - 1)
                              ? DstReg
                              : MRI.createVirtualRegister(&Z80::GR16RegClass);
          MachineInstr *Sh = BuildMI(MBB, MI, DL, TII.get(Z80::LSHR16), Next)
                                 .addReg(Prev);
          // #201: LSHR16 operands are GR16NoIR; constrain to its declared classes.
          constrainSelectedInstRegOperands(*Sh, TII, TRI, RBI);
          Prev = Next;
        }
      } else {
        // Variable shift: use DJNZ loop pseudo
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(ShiftAmtReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::LSHR16_VAR));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_ASHR: {
    // Arithmetic shift right - handles constant shift amounts
    // Special case: shift by type_size-1 is sign extension (all sign bits)
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register ShiftAmtReg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const DebugLoc &DL = MI.getDebugLoc();

    MachineInstr *ShiftAmtDef = MRI.getVRegDef(ShiftAmtReg);
    int64_t ShiftAmt = -1;
    if (ShiftAmtDef && ShiftAmtDef->getOpcode() == TargetOpcode::G_CONSTANT)
      ShiftAmt = ShiftAmtDef->getOperand(1).getCImm()->getZExtValue();

    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(ShiftAmtReg, Z80::GR8RegClass, MRI))
        return false;

      if (ShiftAmt == 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(SrcReg);
      } else if (ShiftAmt >= 7) {
        // Sign extension: result is all sign bits (0x00 or 0xFF)
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_A)); // carry = sign bit
        BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A)); // A = 0xFF or 0x00
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else if (ShiftAmt > 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        for (int64_t i = 0; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::SRA_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      } else {
        // Variable shift: use DJNZ loop pseudo
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(ShiftAmtReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::ASHR8_VAR));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(ShiftAmtReg, Z80::GR8RegClass, MRI))
        return false;

      // Check for SHL+ASHR pattern: sext_inreg optimization
      // SHL 8 + ASHR 8 on i16 = sign extend low byte → SEXT_GR8_GR16
      if (ShiftAmt == 8) {
        MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
        if (SrcDef && SrcDef->getOpcode() == TargetOpcode::G_SHL) {
          Register ShlAmtReg = SrcDef->getOperand(2).getReg();
          MachineInstr *ShlAmtDef = MRI.getVRegDef(ShlAmtReg);
          if (ShlAmtDef && ShlAmtDef->getOpcode() == TargetOpcode::G_CONSTANT &&
              ShlAmtDef->getOperand(1).getCImm()->getZExtValue() == 8) {
            // Matched SHL 8 + ASHR 8: use SEXT_GR8_GR16
            Register OrigReg = SrcDef->getOperand(1).getReg();
            Register LowReg = MRI.createVirtualRegister(&Z80::GR8RegClass);
            if (!RBI.constrainGenericRegister(OrigReg, Z80::GR16RegClass, MRI))
              return false;
            BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LowReg)
                .addReg(OrigReg, RegState{}, Z80::sub_lo);
            BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), DstReg)
                .addReg(LowReg);
            MI.eraseFromParent();
            return true;
          }
        }
      }

      if (ShiftAmt == 0) {
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(SrcReg);
      } else if (ShiftAmt >= 15) {
        // Sign extension: result = 0x0000 or 0xFFFF based on sign bit
        // Uses SEXT16 pseudo expanded post-RA to avoid clobbering src
        BuildMI(MBB, MI, DL, TII.get(Z80::SEXT16), DstReg).addReg(SrcReg);
      } else if (ShiftAmt >= 8) {
        // ASHR by 8+: LD L,H (byte shift), SRA L × (N-8) (remainder),
        // then sign-extend H: ADD A,A puts sign into carry, SBC A,A → 0/-1
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_L_H));
        for (int64_t i = 8; i < ShiftAmt; i++)
          BuildMI(MBB, MI, DL, TII.get(Z80::SRA_L));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(Z80::L);
        BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_A));
        BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, DL, TII.get(Z80::LD_H_A));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      } else if (ShiftAmt > 0) {
        // Chain ASHR16 pseudos (each shifts right by 1)
        Register Prev = SrcReg;
        for (int64_t i = 0; i < ShiftAmt; i++) {
          Register Next = (i == ShiftAmt - 1)
                              ? DstReg
                              : MRI.createVirtualRegister(&Z80::GR16RegClass);
          MachineInstr *Sh = BuildMI(MBB, MI, DL, TII.get(Z80::ASHR16), Next)
                                 .addReg(Prev);
          // #201: ASHR16 operands are GR16NoIR; constrain to its declared classes.
          constrainSelectedInstRegOperands(*Sh, TII, TRI, RBI);
          Prev = Next;
        }
      } else {
        // Variable shift: use DJNZ loop pseudo
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL)
            .addReg(SrcReg);
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B)
            .addReg(ShiftAmtReg);
        BuildMI(MBB, MI, DL, TII.get(Z80::ASHR16_VAR));
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_ROTL:
  case TargetOpcode::G_ROTR: {
    // 8-bit rotation using native Z80 rotate instructions.
    // RLCA/RRCA are 1-byte instructions that rotate A by 1 bit.
    // For constant amounts, we unroll; for N>4 we rotate the other direction.
    // For variable amounts, we use a DJNZ loop pseudo.
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register AmtReg = MI.getOperand(2).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const DebugLoc &DL = MI.getDebugLoc();
    bool IsLeft = MI.getOpcode() == TargetOpcode::G_ROTL;

    if (DstTy.getSizeInBits() > 8)
      return false;

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(AmtReg, Z80::GR8RegClass, MRI))
      return false;

    MachineInstr *AmtDef = MRI.getVRegDef(AmtReg);
    int64_t Amt = -1;
    if (AmtDef && AmtDef->getOpcode() == TargetOpcode::G_CONSTANT)
      Amt = AmtDef->getOperand(1).getCImm()->getZExtValue() & 7;

    if (Amt == 0) {
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(SrcReg);
    } else if (Amt == 4 && STI.hasSM83()) {
      // SM83: SWAP A is a single-instruction nibble swap (rotate by 4).
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(SrcReg);
      BuildMI(MBB, MI, DL, TII.get(Z80::SWAP_A));
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);
    } else if (Amt > 0) {
      // For amounts > 4, rotate the other direction (fewer instructions).
      // E.g. ROTL by 6 = ROTR by 2 (2 instructions instead of 6).
      unsigned Opc;
      int64_t Count;
      if (Amt <= 4) {
        Opc = IsLeft ? Z80::RLCA : Z80::RRCA;
        Count = Amt;
      } else {
        Opc = IsLeft ? Z80::RRCA : Z80::RLCA;
        Count = 8 - Amt;
      }
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(SrcReg);
      for (int64_t i = 0; i < Count; i++)
        BuildMI(MBB, MI, DL, TII.get(Opc));
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);
    } else {
      // Variable rotation: use DJNZ loop pseudo.
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A).addReg(SrcReg);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::B).addReg(AmtReg);
      BuildMI(MBB, MI, DL, TII.get(IsLeft ? Z80::ROTL8_VAR : Z80::ROTR8_VAR));
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);
    }
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_ICMP: {
    // Integer comparison - produces branchless 0/1 result in s8.
    // Core technique: SBC A,A = -C (0xFF if carry, 0 otherwise), AND 1.

    Register DstReg = MI.getOperand(0).getReg();

    // If the result has no uses (fused into G_BRCOND), skip materialization.
    if (MRI.use_nodbg_empty(DstReg)) {
      MI.eraseFromParent();
      return true;
    }

    CmpInst::Predicate Pred =
        static_cast<CmpInst::Predicate>(MI.getOperand(1).getPredicate());
    Register LHS = MI.getOperand(2).getReg();
    Register RHS = MI.getOperand(3).getReg();

    // Narrow icmp: if both operands are zext/sext from the same smaller type,
    // compare the pre-extension values directly.
    // For EQ/NE: zext vs sext doesn't matter (equal i8 → equal i16).
    // For unsigned predicates (ULT/UGT/ULE/UGE): both must be zext.
    // For signed predicates (SLT/SGT/SLE/SGE): both must be sext.
    {
      MachineInstr *LDef = MRI.getVRegDef(LHS);
      MachineInstr *RDef = MRI.getVRegDef(RHS);
      if (LDef && RDef) {
        unsigned LOpc = LDef->getOpcode();
        unsigned ROpc = RDef->getOpcode();
        bool LExt = (LOpc == TargetOpcode::G_ZEXT ||
                     LOpc == TargetOpcode::G_SEXT ||
                     LOpc == TargetOpcode::G_ANYEXT);
        bool RExt = (ROpc == TargetOpcode::G_ZEXT ||
                     ROpc == TargetOpcode::G_SEXT ||
                     ROpc == TargetOpcode::G_ANYEXT);
        if (LExt && RExt) {
          Register LSrc = LDef->getOperand(1).getReg();
          Register RSrc = RDef->getOperand(1).getReg();
          LLT LSrcTy = MRI.getType(LSrc);
          LLT RSrcTy = MRI.getType(RSrc);
          if (LSrcTy == RSrcTy) {
            bool CanNarrow = false;
            if (CmpInst::isEquality(Pred))
              CanNarrow = true;
            else if (CmpInst::isUnsigned(Pred))
              CanNarrow = (LOpc == TargetOpcode::G_ZEXT &&
                           ROpc == TargetOpcode::G_ZEXT);
            else if (CmpInst::isSigned(Pred))
              CanNarrow = (LOpc == TargetOpcode::G_SEXT &&
                           ROpc == TargetOpcode::G_SEXT);
            if (CanNarrow) {
              LHS = LSrc;
              RHS = RSrc;
            }
          }
        }
      }
    }

    const LLT LHSTy = MRI.getType(LHS);

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
      return false;

    if (LHSTy.getSizeInBits() <= 8) {
      // 8-bit comparison using generalized ALU pseudos.
      // Check if RHS is a constant for immediate-form instructions.
      auto getRHSConst = [&](Register Reg) -> std::optional<int64_t> {
        MachineInstr *Def = MRI.getVRegDef(Reg);
        if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
          return Def->getOperand(1).getCImm()->getSExtValue();
        return std::nullopt;
      };

      // Helper: emit SUB_r or SUB_n depending on whether operand is constant
      auto emitSUB = [&](Register Reg) {
        auto C = getRHSConst(Reg);
        if (C)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_n))
              .addImm(*C & 0xFF);
        else
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_r)).addReg(Reg);
      };
      // Helper: emit CP_r or CP_n depending on whether operand is constant
      auto emitCP = [&](Register Reg) {
        auto C = getRHSConst(Reg);
        if (C)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CP_n))
              .addImm(*C & 0xFF);
        else
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CP_r)).addReg(Reg);
      };

      if (!RBI.constrainGenericRegister(LHS, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(RHS, Z80::GR8RegClass, MRI))
        return false;

      switch (Pred) {
      case CmpInst::ICMP_EQ:
        // EQ: A = LHS - RHS; SUB 1 (sets C only if A was 0); SBC A,A; AND 1
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(LHS);
        emitSUB(RHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_n)).addImm(1);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;

      case CmpInst::ICMP_NE:
        // NE: A = LHS - RHS; ADD 0xFF (sets C if A was non-zero); SBC A,A; AND
        // 1
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(LHS);
        emitSUB(RHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_A_n)).addImm(0xFF);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;

      case CmpInst::ICMP_ULT:
        // ULT: CP sets C if A < operand
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(LHS);
        emitCP(RHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;

      case CmpInst::ICMP_UGE:
        // UGE: inverse of ULT
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(LHS);
        emitCP(RHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CCF));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;

      case CmpInst::ICMP_UGT:
        // UGT = ULT with swapped operands: A=RHS, CP LHS
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(RHS);
        emitCP(LHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;

      case CmpInst::ICMP_ULE:
        // ULE = UGE with swapped operands: A=RHS, CP LHS, CCF
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(RHS);
        emitCP(LHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CCF));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;

      case CmpInst::ICMP_SLT:
      case CmpInst::ICMP_SGE:
      case CmpInst::ICMP_SGT:
      case CmpInst::ICMP_SLE: {
        bool SwapOps = (Pred == CmpInst::ICMP_SGT || Pred == CmpInst::ICMP_SLE);
        bool InvertC = (Pred == CmpInst::ICMP_SGE || Pred == CmpInst::ICMP_SLE);
        Register CmpLHS = SwapOps ? RHS : LHS;
        Register CmpRHS = SwapOps ? LHS : RHS;

        // Special case: sign bit test via RLCA.
        // RLCA rotates bit 7 into bit 0.  AND 1 isolates it.
        // SLT X, 0:  CmpLHS=X, CmpRHS=0,  result=bit7(X)       → 3B
        // SGE X, 0:  CmpLHS=X, CmpRHS=0,  result=!bit7(X)      → 5B
        // SGT X, -1: CmpLHS=-1, CmpRHS=X, result=!bit7(X)      → 5B
        // SLE X, -1: CmpLHS=-1, CmpRHS=X, result=bit7(X)       → 3B
        // vs generic XOR 0x80 + CP path = 13B.
        {
          auto getConst = [&](Register Reg) -> std::optional<int64_t> {
            MachineInstr *Def = MRI.getVRegDef(Reg);
            if (Def && Def->getOpcode() == TargetOpcode::G_CONSTANT)
              return Def->getOperand(1).getCImm()->getSExtValue();
            return std::nullopt;
          };
          auto LHSVal = getConst(CmpLHS);
          auto RHSVal = getConst(CmpRHS);
          Register SignSrc;
          bool NeedInvert = false;
          if (RHSVal && *RHSVal == 0) {
            SignSrc = CmpLHS;
            NeedInvert = InvertC;
          } else if (LHSVal && (*LHSVal & 0xFF) == 0xFF) {
            SignSrc = CmpRHS;
            NeedInvert = !InvertC;
          }
          if (SignSrc.isValid()) {
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                    Z80::A)
                .addReg(SignSrc);
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::RLCA));
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
            if (NeedInvert)
              BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::XOR_n))
                  .addImm(1);
            break;
          }
        }

        // Generic signed comparison: XOR both operands with 0x80 to convert
        // to unsigned, then use CP + SBC A,A to materialize result.
        // ModLHS = CmpLHS ^ 0x80
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(CmpLHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::XOR_n)).addImm(0x80);
        Register ModLHS = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), ModLHS)
            .addReg(Z80::A);
        // ModRHS = CmpRHS ^ 0x80
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(CmpRHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::XOR_n)).addImm(0x80);
        Register ModRHS = MRI.createVirtualRegister(&Z80::GR8RegClass);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), ModRHS)
            .addReg(Z80::A);
        // CP: ModLHS - ModRHS
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
            .addReg(ModLHS);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CP_r)).addReg(ModRHS);
        if (InvertC)
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CCF));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        break;
      }

      default:
        return false;
      }
    } else if (LHSTy.getSizeInBits() <= 16) {
      DebugLoc DL = MI.getDebugLoc();

      if (Pred == CmpInst::ICMP_EQ || Pred == CmpInst::ICMP_NE) {
        // EQ/NE: XOR_CMP pseudo avoids SBC HL,DE (which clobbers HL).
        // Expanded post-RA to byte-level XOR with known physical regs.
        // #201 create-time GR16NoIR chokepoint (XOR_CMP_{EQ,NE}16 = GR16NoIR ops).
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16NoIRRegClass, MRI) ||
            !RBI.constrainGenericRegister(RHS, Z80::GR16NoIRRegClass, MRI))
          return false;
        unsigned PseudoOpc =
            (Pred == CmpInst::ICMP_EQ) ? Z80::XOR_CMP_EQ16 : Z80::XOR_CMP_NE16;
        BuildMI(MBB, MI, DL, TII.get(PseudoOpc)).addReg(LHS).addReg(RHS);
      } else if (ICmpInst::isSigned(Pred)) {
        // Special case: SLT/SGE against constant 0 → sign bit test.
        // icmp slt X, 0 = bit 7 of high byte; icmp sge X, 0 = inverted.
        auto isConstZero = [&](Register R) -> bool {
          MachineInstr *Def = MRI.getVRegDef(R);
          if (!Def || Def->getOpcode() != TargetOpcode::G_CONSTANT)
            return false;
          return Def->getOperand(1).getCImm()->isZero();
        };
        bool IsSignTest = false;
        Register SignTestReg;
        bool InvertSign = false;
        if ((Pred == CmpInst::ICMP_SLT || Pred == CmpInst::ICMP_SGE) &&
            isConstZero(RHS)) {
          IsSignTest = true;
          SignTestReg = LHS;
          InvertSign = (Pred == CmpInst::ICMP_SGE);
        } else if ((Pred == CmpInst::ICMP_SGT || Pred == CmpInst::ICMP_SLE) &&
                   isConstZero(LHS)) {
          // 0 > X  ↔  X < 0 (SLT);  0 <= X  ↔  X >= 0 (SGE)
          IsSignTest = true;
          SignTestReg = RHS;
          InvertSign = (Pred == CmpInst::ICMP_SLE);
        } else if ((Pred == CmpInst::ICMP_SGT || Pred == CmpInst::ICMP_SLE) &&
                   isConstZero(RHS)) {
          // SGT X, 0 = X > 0: (non-negative) AND (non-zero)
          // SLE X, 0 = X <= 0: inverted
          // Handled fully below; mark as special case.
          IsSignTest = true; // reuse flag to skip general path
          if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI))
            return false;
          Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
              .addReg(LHS, RegState{}, Z80::sub_hi);
          Register LoByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), LoByte)
              .addReg(LHS, RegState{}, Z80::sub_lo);
          // Non-negative mask: RLCA; SBC A,A; CPL → 0xFF if X>=0, 0x00 if X<0
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(HiByte);
          BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
          BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
          BuildMI(MBB, MI, DL, TII.get(Z80::CPL));
          Register Mask = MRI.createVirtualRegister(&Z80::GR8RegClass);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Mask)
              .addReg(Z80::A);
          // Non-zero test: H | L → nonzero iff X != 0
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(HiByte);
          BuildMI(MBB, MI, DL, TII.get(Z80::OR_r)).addReg(LoByte);
          // Combine: (non_neg_mask) AND (H|L) → nonzero iff X > 0
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_r)).addReg(Mask);
          // Normalize to 0/1: ADD A,$FF sets carry iff A!=0; SBC A,A; AND 1
          BuildMI(MBB, MI, DL, TII.get(Z80::ADD_A_n)).addImm(0xFF);
          BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
          if (Pred == CmpInst::ICMP_SLE)
            BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
        }
        if (IsSignTest && !SignTestReg.isValid()) {
          // SGT/SLE-zero case: code already emitted above, nothing more to do.
        } else if (IsSignTest) {
          if (!RBI.constrainGenericRegister(SignTestReg, Z80::GR16RegClass,
                                            MRI))
            return false;
          // Extract high byte and test sign bit: RLCA shifts bit 7 into bit 0
          Register HiByte = MRI.createVirtualRegister(&Z80::GR8RegClass);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), HiByte)
              .addReg(SignTestReg, RegState{}, Z80::sub_hi);
          BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
              .addReg(HiByte);
          BuildMI(MBB, MI, DL, TII.get(Z80::RLCA));
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
          if (InvertSign) {
            // Flip bit 0: XOR 1
            BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
          }
        } else {
          // Signed predicates: use generalized emitSigned16BitCompare.
          // SGT/SLE swap operands; SGE/SLE invert result.
          bool SwapOps =
              (Pred == CmpInst::ICMP_SGT || Pred == CmpInst::ICMP_SLE);
          bool Invert =
              (Pred == CmpInst::ICMP_SGE || Pred == CmpInst::ICMP_SLE);
          Register CmpLHS = SwapOps ? RHS : LHS;
          Register CmpRHS = SwapOps ? LHS : RHS;
          if (!RBI.constrainGenericRegister(CmpLHS, Z80::GR16RegClass, MRI) ||
              !RBI.constrainGenericRegister(CmpRHS, Z80::GR16_BCDERegClass,
                                            MRI))
            return false;
          emitSigned16BitCompare(MBB, MI, CmpLHS, CmpRHS, MRI, Invert);
        }
      } else {
        // Unsigned predicates (ULT, UGT, UGE, ULE): use CMP16_FLAGS.
        // CMP16_FLAGS uses 8-bit SUB/SBC chain and doesn't clobber HL,
        // avoiding register spills that SUB_HL_rr would cause.
        switch (Pred) {
        case CmpInst::ICMP_UGT:
          Pred = CmpInst::ICMP_ULT;
          std::swap(LHS, RHS);
          break;
        case CmpInst::ICMP_ULE:
          Pred = CmpInst::ICMP_UGE;
          std::swap(LHS, RHS);
          break;
        default:
          break;
        }

        // #201: CMP16_FLAGS operands are GR16NoIR.
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16NoIRRegClass, MRI) ||
            !RBI.constrainGenericRegister(RHS, Z80::GR16NoIRRegClass, MRI))
          return false;
        BuildMI(MBB, MI, DL, TII.get(Z80::CMP16_FLAGS)).addReg(LHS).addReg(RHS);

        switch (Pred) {
        case CmpInst::ICMP_ULT:
          BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
          break;
        case CmpInst::ICMP_UGE:
          BuildMI(MBB, MI, DL, TII.get(Z80::CCF));
          BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
          BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
          break;
        default:
          return false;
        }
      }
    } else {
      return false;
    }

    // Copy result from A to destination
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(Z80::A);

    MI.eraseFromParent();
    return true;
  }

  case Z80::G_Z80_CMP_BR_EQ:
  case Z80::G_Z80_CMP_BR_NE:
  case Z80::G_Z80_CMP_BR_ULT:
  case Z80::G_Z80_CMP_BR_UGE: {
    // Fused compare-and-branch
    Register LHS = MI.getOperand(0).getReg();
    Register RHS = MI.getOperand(1).getReg();
    MachineBasicBlock *TargetBB = MI.getOperand(2).getMBB();
    const LLT LHSTy = MRI.getType(LHS);

    if (LHSTy.getSizeInBits() <= 8) {
      // 8-bit comparison: CP r (compare A with operand)
      if (!RBI.constrainGenericRegister(LHS, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(RHS, Z80::GR8RegClass, MRI))
        return false;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(LHS);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CP_r)).addReg(RHS);

      // Select the right conditional jump based on opcode
      unsigned JumpOpc;
      switch (Opcode) {
      case Z80::G_Z80_CMP_BR_EQ:
        JumpOpc = Z80::JP_Z_nn; // Jump if Zero (equal)
        break;
      case Z80::G_Z80_CMP_BR_NE:
        JumpOpc = Z80::JP_NZ_nn; // Jump if Not Zero (not equal)
        break;
      case Z80::G_Z80_CMP_BR_ULT:
        JumpOpc = Z80::JP_C_nn; // Jump if Carry (unsigned less than)
        break;
      case Z80::G_Z80_CMP_BR_UGE:
        JumpOpc = Z80::JP_NC_nn; // Jump if No Carry (unsigned greater or equal)
        break;
      default:
        return false;
      }

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(JumpOpc)).addMBB(TargetBB);

      MI.eraseFromParent();
      return true;
    }

    if (LHSTy.getSizeInBits() <= 16) {
      // 16-bit fused compare-and-branch.
      // EQ/NE: Z80 uses SUB_HL_rr (SBC HL,rr sets Z correctly).
      //        SM83 uses SM83_CMP_Z16 (XOR+OR sets Z correctly).
      // ULT/UGE: use CMP16_FLAGS (8-bit SUB/SBC chain, carry flag).
      const auto &STI = MF.getSubtarget<Z80Subtarget>();
      if (Opcode == Z80::G_Z80_CMP_BR_EQ || Opcode == Z80::G_Z80_CMP_BR_NE) {
        if (STI.hasSM83()) {
          // Check if RHS is constant 0 — use lightweight OR-based zero test
          // (LD A,lo; OR hi) which only clobbers A, not A+B.
          // This avoids spilling loop-carried values around the comparison.
          bool RHSIsZero = false;
          MachineInstr *RHSDef = MRI.getVRegDef(RHS);
          if (RHSDef && RHSDef->getOpcode() == TargetOpcode::G_CONSTANT) {
            auto *CI = RHSDef->getOperand(1).getCImm();
            RHSIsZero = CI && CI->isZero();
          }

          if (RHSIsZero) {
            // LHS == 0: LD A,lo; OR hi — sets Z if LHS is zero.
            // Only clobbers A (not B), reducing register pressure.
            if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI))
              return false;
            // Emit: LD A, LHS_lo; OR LHS_hi
            // The actual sub-register extraction happens in expandPostRAPseudo
            // via a new pseudo SM83_CMP_ZERO16.
            BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SM83_CMP_ZERO16))
                .addReg(LHS);
          } else {
          // SM83: XOR-based comparison sets Z flag correctly for 16-bit EQ/NE.
          if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI) ||
              !RBI.constrainGenericRegister(RHS, Z80::GR16RegClass, MRI))
            return false;
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SM83_CMP_Z16))
              .addReg(LHS)
              .addReg(RHS);
          }
        } else {
          // Z80: AND A; SBC HL,rr sets Z flag correctly for 16-bit EQ/NE.
          if (!RBI.constrainGenericRegister(LHS, Z80::GR16RegClass, MRI) ||
              !RBI.constrainGenericRegister(RHS, Z80::GR16_BCDERegClass, MRI))
            return false;
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                  Z80::HL)
              .addReg(LHS);
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_HL_rr))
              .addReg(RHS);
        }
      } else {
        // #201: CMP16_FLAGS operands are GR16NoIR.
        if (!RBI.constrainGenericRegister(LHS, Z80::GR16NoIRRegClass, MRI) ||
            !RBI.constrainGenericRegister(RHS, Z80::GR16NoIRRegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CMP16_FLAGS))
            .addReg(LHS)
            .addReg(RHS);
      }

      unsigned JumpOpc;
      switch (Opcode) {
      case Z80::G_Z80_CMP_BR_EQ:
        JumpOpc = Z80::JP_Z_nn;
        break;
      case Z80::G_Z80_CMP_BR_NE:
        JumpOpc = Z80::JP_NZ_nn;
        break;
      case Z80::G_Z80_CMP_BR_ULT:
        JumpOpc = Z80::JP_C_nn;
        break;
      case Z80::G_Z80_CMP_BR_UGE:
        JumpOpc = Z80::JP_NC_nn;
        break;
      default:
        return false;
      }

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(JumpOpc)).addMBB(TargetBB);

      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case Z80::G_Z80_ICMP32: {
    // 32-bit comparison via chained 8-bit SUB/SBC.
    // Operands: dst(i8), pred(imm), lhs_lo(i16), lhs_hi(i16),
    //           rhs_lo(i16), rhs_hi(i16)
    Register DstReg = MI.getOperand(0).getReg();
    auto Pred = static_cast<CmpInst::Predicate>(MI.getOperand(1).getImm());
    Register LhsLo = MI.getOperand(2).getReg();
    Register LhsHi = MI.getOperand(3).getReg();
    Register RhsLo = MI.getOperand(4).getReg();
    Register RhsHi = MI.getOperand(5).getReg();
    const DebugLoc &DL = MI.getDebugLoc();

    CmpInst::Predicate NormPred;
    if (!emit32CompareFlags(MBB, MI, Pred, LhsLo, LhsHi, RhsLo, RhsHi, MRI, DL,
                            NormPred))
      return false;

    // Materialize boolean from flags into A register.
    if (NormPred == CmpInst::ICMP_EQ) {
      // A already holds 1 (equal) or 0 (not equal).
    } else if (NormPred == CmpInst::ICMP_NE) {
      // A holds 1 if equal → flip to get NE.
      BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
    } else if (NormPred == CmpInst::ICMP_ULT) {
      // Carry flag set if LHS < RHS.
      BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
      BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
    } else {
      // UGE: carry clear if LHS >= RHS → invert.
      BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
      BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
      BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
    }

    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);

    MI.eraseFromParent();
    return true;
  }

  case Z80::G_Z80_ICMP64: {
    // 64-bit comparison via chained SUB/SBC.
    Register DstReg = MI.getOperand(0).getReg();
    auto Pred = static_cast<CmpInst::Predicate>(MI.getOperand(1).getImm());
    Register LhsW0 = MI.getOperand(2).getReg();
    Register LhsW1 = MI.getOperand(3).getReg();
    Register LhsW2 = MI.getOperand(4).getReg();
    Register LhsW3 = MI.getOperand(5).getReg();
    Register RhsW0 = MI.getOperand(6).getReg();
    Register RhsW1 = MI.getOperand(7).getReg();
    Register RhsW2 = MI.getOperand(8).getReg();
    Register RhsW3 = MI.getOperand(9).getReg();
    const DebugLoc &DL = MI.getDebugLoc();

    CmpInst::Predicate NormPred;
    if (!emit64CompareFlags(MBB, MI, Pred, LhsW0, LhsW1, LhsW2, LhsW3, RhsW0,
                            RhsW1, RhsW2, RhsW3, MRI, DL, NormPred))
      return false;

    // Materialize boolean from flags (same as G_Z80_ICMP32).
    if (NormPred == CmpInst::ICMP_EQ) {
      // A already holds 1 (equal) or 0 (not equal).
    } else if (NormPred == CmpInst::ICMP_NE) {
      BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
    } else if (NormPred == CmpInst::ICMP_ULT) {
      BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
      BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
    } else {
      // UGE
      BuildMI(MBB, MI, DL, TII.get(Z80::SBC_A_A));
      BuildMI(MBB, MI, DL, TII.get(Z80::AND_n)).addImm(1);
      BuildMI(MBB, MI, DL, TII.get(Z80::XOR_n)).addImm(1);
    }

    BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg).addReg(Z80::A);

    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_BR: {
    // Unconditional branch
    MachineBasicBlock *TargetMBB = MI.getOperand(0).getMBB();
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::JP_nn)).addMBB(TargetMBB);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_TRAP: {
    // Lower trap to HALT instruction
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::HALT));
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_BRINDIRECT: {
    // Indirect branch: JP (HL)
    Register TargetReg = MI.getOperand(0).getReg();
    if (!RBI.constrainGenericRegister(TargetReg, Z80::GR16RegClass, MRI))
      return false;
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
        .addReg(TargetReg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::JP_HLind));
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_BRCOND: {
    // Conditional branch - branch if condition is non-zero
    Register CondReg = MI.getOperand(0).getReg();
    MachineBasicBlock *TargetMBB = MI.getOperand(1).getMBB();

    // Try to fuse with G_ICMP: emit compare + conditional jump directly,
    // avoiding boolean materialization (SBC A,A; AND 1) + re-test (OR A).
    MachineInstr *CondDef = MRI.getVRegDef(CondReg);

    // Look through G_FREEZE — it's semantically a no-op that prevents
    // poison propagation but doesn't affect code generation.
    MachineInstr *FreezeMI = nullptr;
    if (CondDef && CondDef->getOpcode() == TargetOpcode::G_FREEZE &&
        MRI.hasOneNonDBGUse(CondReg)) {
      FreezeMI = CondDef;
      CondReg = CondDef->getOperand(1).getReg();
      CondDef = MRI.getVRegDef(CondReg);
    }

    if (CondDef && CondDef->getParent() == &MBB &&
        MRI.hasOneNonDBGUse(CondReg)) {
      if (CondDef->getOpcode() == TargetOpcode::G_ICMP) {
        if (emitFusedCompareAndBranch(MBB, MI, *CondDef, MRI)) {
          if (FreezeMI)
            FreezeMI->eraseFromParent();
          return true;
        }
      } else if (CondDef->getOpcode() == Z80::G_Z80_ICMP32) {
        auto Pred =
            static_cast<CmpInst::Predicate>(CondDef->getOperand(1).getImm());
        Register LhsLo = CondDef->getOperand(2).getReg();
        Register LhsHi = CondDef->getOperand(3).getReg();
        Register RhsLo = CondDef->getOperand(4).getReg();
        Register RhsHi = CondDef->getOperand(5).getReg();
        CmpInst::Predicate NormPred;
        if (emit32CompareFlags(MBB, MI, Pred, LhsLo, LhsHi, RhsLo, RhsHi, MRI,
                               MI.getDebugLoc(), NormPred,
                               /*FusedBranch=*/true)) {
          unsigned JumpOpc;
          switch (NormPred) {
          case CmpInst::ICMP_EQ:
            JumpOpc = Z80::JP_NZ_nn;
            break;
          case CmpInst::ICMP_NE:
            JumpOpc = Z80::JP_Z_nn;
            break;
          case CmpInst::ICMP_ULT:
            JumpOpc = Z80::JP_C_nn;
            break;
          default:
            JumpOpc = Z80::JP_NC_nn;
            break;
          }
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(JumpOpc))
              .addMBB(TargetMBB);
          CondDef->eraseFromParent();
          if (FreezeMI)
            FreezeMI->eraseFromParent();
          MI.eraseFromParent();
          return true;
        }
      } else if (CondDef->getOpcode() == Z80::G_Z80_ICMP64) {
        auto Pred =
            static_cast<CmpInst::Predicate>(CondDef->getOperand(1).getImm());
        Register LhsW0 = CondDef->getOperand(2).getReg();
        Register LhsW1 = CondDef->getOperand(3).getReg();
        Register LhsW2 = CondDef->getOperand(4).getReg();
        Register LhsW3 = CondDef->getOperand(5).getReg();
        Register RhsW0 = CondDef->getOperand(6).getReg();
        Register RhsW1 = CondDef->getOperand(7).getReg();
        Register RhsW2 = CondDef->getOperand(8).getReg();
        Register RhsW3 = CondDef->getOperand(9).getReg();
        CmpInst::Predicate NormPred;
        if (emit64CompareFlags(MBB, MI, Pred, LhsW0, LhsW1, LhsW2, LhsW3, RhsW0,
                               RhsW1, RhsW2, RhsW3, MRI, MI.getDebugLoc(),
                               NormPred,
                               /*FusedBranch=*/true)) {
          unsigned JumpOpc;
          switch (NormPred) {
          case CmpInst::ICMP_EQ:
            JumpOpc = Z80::JP_NZ_nn;
            break;
          case CmpInst::ICMP_NE:
            JumpOpc = Z80::JP_Z_nn;
            break;
          case CmpInst::ICMP_ULT:
            JumpOpc = Z80::JP_C_nn;
            break;
          default:
            JumpOpc = Z80::JP_NC_nn;
            break;
          }
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(JumpOpc))
              .addMBB(TargetMBB);
          CondDef->eraseFromParent();
          if (FreezeMI)
            FreezeMI->eraseFromParent();
          MI.eraseFromParent();
          return true;
        }
      }
    }

    // Fallback: test the boolean value and branch.
    if (!RBI.constrainGenericRegister(CondReg, Z80::GR8RegClass, MRI))
      return false;

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
        .addReg(CondReg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::OR_A));
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::JP_NZ_nn))
        .addMBB(TargetMBB);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_ANYEXT: {
    // Any-extend: upper bits are don't-care
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const LLT SrcTy = MRI.getType(SrcReg);

    if (SrcTy.getSizeInBits() <= 8 && DstTy.getSizeInBits() <= 8) {
      // s1->s8: just a COPY (s1 already lives in an 8-bit register)
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(SrcReg);
      MI.eraseFromParent();
      return true;
    }
    if (SrcTy.getSizeInBits() <= 8 && DstTy.getSizeInBits() <= 16) {
      // s8->s16 or s1->s16: copy low byte to L, H is don't-care.
      // Use implicit-def on H so register allocator knows it's defined.
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::L)
          .addReg(SrcReg)
          .addReg(Z80::H, RegState::ImplicitDefine);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_ZEXT: {
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const LLT SrcTy = MRI.getType(SrcReg);

    if (SrcTy.getSizeInBits() <= 8 && DstTy.getSizeInBits() <= 8) {
      // s1->s8: COPY (value is already 0 or 1 in an 8-bit register)
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(SrcReg);
      MI.eraseFromParent();
      return true;
    }
    if (SrcTy.getSizeInBits() <= 8 && DstTy.getSizeInBits() <= 16) {
      // Zero extend 8-bit to 16-bit via pseudo (expanded post-RA)
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ZEXT_GR8_GR16), DstReg)
          .addReg(SrcReg);
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_SEXT: {
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const LLT SrcTy = MRI.getType(SrcReg);

    if (SrcTy.getSizeInBits() <= 8 && DstTy.getSizeInBits() <= 8) {
      // s1->s8: COPY
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(SrcReg);
      MI.eraseFromParent();
      return true;
    }
    if (SrcTy.getSizeInBits() <= 8 && DstTy.getSizeInBits() <= 16) {
      // Sign extend 8-bit to 16-bit via pseudo (expanded post-RA)
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SEXT_GR8_GR16), DstReg)
          .addReg(SrcReg);
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_TRUNC: {
    // Truncate - just take the low byte
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();

    if (MRI.getType(DstReg).getSizeInBits() == 8 &&
        MRI.getType(SrcReg).getSizeInBits() == 16) {
      // Issue #90: fold trunc(lshr(i16, 8)) → COPY sub_hi.  When the
      // i16 source is a link-time-resolved symbol (G_GLOBAL_VALUE /
      // G_PTR_ADD / G_PTRTOINT), the current lowering walks
      // sub_hi → L → H=0 → COPY DstReg,L (4 instr, 7B).  The fused
      // form is COPY DstReg, sub_hi(Src) = 1 instr (just `ld a, h`
      // if Src ends up in HL, or `ld a, d` if in DE).  Saves 3 B per
      // call site in patterns like
      //   take_byte((uint8_t)((uintptr_t)sym >> 8))
      // which appear in IM2 vector-table setup, page-aligned table
      // base extraction, and byte-arg helpers.
      MachineInstr *LShr = MRI.getVRegDef(SrcReg);
      if (LShr && LShr->getOpcode() == TargetOpcode::G_LSHR &&
          MRI.hasOneNonDBGUse(SrcReg)) {
        Register InnerSrc = LShr->getOperand(1).getReg();
        Register ShAmtReg = LShr->getOperand(2).getReg();
        MachineInstr *ShAmtDef = MRI.getVRegDef(ShAmtReg);
        if (ShAmtDef && ShAmtDef->getOpcode() == TargetOpcode::G_CONSTANT &&
            MRI.getType(InnerSrc).getSizeInBits() == 16) {
          int64_t ShAmt =
              ShAmtDef->getOperand(1).getCImm()->getZExtValue();
          if (ShAmt == 8) {
            // Direct sub_hi extract -- byte at offset 8 of an i16.
            if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
                !RBI.constrainGenericRegister(InnerSrc, Z80::GR16RegClass, MRI))
              return false;
            BuildMI(MBB, MI, MI.getDebugLoc(),
                    TII.get(TargetOpcode::COPY), DstReg)
                .addReg(InnerSrc, RegState{}, Z80::sub_hi);
            LShr->eraseFromParent();
            MI.eraseFromParent();
            return true;
          }
        }
      }

      // Try to fold trunc(sdiv/srem(sext i8, sext i8)) → 8-bit div/rem
      // directly. Since GlobalISel selects in reverse order, G_SDIV/G_SREM
      // hasn't been selected yet, so we can inspect and consume it.
      MachineInstr *SrcDef = MRI.getVRegDef(SrcReg);
      if (SrcDef &&
          (SrcDef->getOpcode() == TargetOpcode::G_SDIV ||
           SrcDef->getOpcode() == TargetOpcode::G_SREM) &&
          MRI.hasOneNonDBGUse(SrcReg)) {
        bool IsSDiv = SrcDef->getOpcode() == TargetOpcode::G_SDIV;
        Register DivSrc1 = SrcDef->getOperand(1).getReg();
        Register DivSrc2 = SrcDef->getOperand(2).getReg();
        MachineInstr *Ext1 = MRI.getVRegDef(DivSrc1);
        MachineInstr *Ext2 = MRI.getVRegDef(DivSrc2);
        if (Ext1 && Ext2 && Ext1->getOpcode() == TargetOpcode::G_SEXT &&
            Ext2->getOpcode() == TargetOpcode::G_SEXT) {
          Register Orig1 = Ext1->getOperand(1).getReg();
          Register Orig2 = Ext2->getOperand(1).getReg();
          if (MRI.getType(Orig1).getSizeInBits() == 8 &&
              MRI.getType(Orig2).getSizeInBits() == 8) {
            // Found the pattern! Emit 8-bit signed division directly.
            if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
                !RBI.constrainGenericRegister(Orig1, Z80::GR8RegClass, MRI) ||
                !RBI.constrainGenericRegister(Orig2, Z80::GR8RegClass, MRI))
              return false;

            const DebugLoc &DL = MI.getDebugLoc();

            if (MF.getFunction().hasMinSize()) {
              // -Oz: sign-extend to i16, call __divhi3/__modhi3, truncate.
              const char *FuncName = IsSDiv ? "__divhi3" : "__modhi3";
              Module *M = const_cast<Module *>(MF.getFunction().getParent());
              FunctionCallee Func = M->getOrInsertFunction(
                  FuncName,
                  FunctionType::get(Type::getInt16Ty(M->getContext()),
                                    {Type::getInt16Ty(M->getContext()),
                                     Type::getInt16Ty(M->getContext())},
                                    false));
              GlobalValue *GV = cast<GlobalValue>(Func.getCallee());

              const auto &STI = MF.getSubtarget<Z80Subtarget>();
              if (STI.hasSM83()) {
                BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::DE)
                    .addReg(Orig1);
                BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::BC)
                    .addReg(Orig2);
                BuildMI(MBB, MI, DL, TII.get(Z80::CALL_nn))
                    .addGlobalAddress(GV)
                    .addUse(Z80::DE, RegState::Implicit)
                    .addUse(Z80::BC, RegState::Implicit);
                BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
                    .addReg(Z80::C);
              } else {
                BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::HL)
                    .addReg(Orig1);
                BuildMI(MBB, MI, DL, TII.get(Z80::SEXT_GR8_GR16), Z80::DE)
                    .addReg(Orig2);
                BuildMI(MBB, MI, DL, TII.get(Z80::CALL_nn))
                    .addGlobalAddress(GV)
                    .addUse(Z80::HL, RegState::Implicit)
                    .addUse(Z80::DE, RegState::Implicit);
                BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
                    .addReg(Z80::E);
              }
            } else {
              // Inline 8-bit signed division — result directly in i8, no SEXT.
              BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::A)
                  .addReg(Orig1);
              BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::E)
                  .addReg(Orig2);
              BuildMI(MBB, MI, DL, TII.get(IsSDiv ? Z80::SDIV8 : Z80::SMOD8));
              BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), DstReg)
                  .addReg(Z80::A);
            }

            SrcDef->eraseFromParent(); // erase G_SDIV/G_SREM
            MI.eraseFromParent();      // erase G_TRUNC
            return true;
          }
        }
      }
    }

    // Dst is s1 or s8 → lives in GR8.
    // Src is s8 → GR8 (same class, just COPY).
    // Src is s16 → GR16 (extract low byte via sub_lo).
    unsigned DstBits = MRI.getType(DstReg).getSizeInBits();
    unsigned SrcBits = MRI.getType(SrcReg).getSizeInBits();

    if (DstBits > 8 || SrcBits > 16)
      return false;

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
      return false;

    if (SrcBits <= 8) {
      // s8 → s1: both in GR8, just COPY
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(SrcReg);
    } else {
      // s16 → s8/s1: extract low byte
      if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(SrcReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::L);
    }
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_IMPLICIT_DEF: {
    Register DstReg = MI.getOperand(0).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    // Constrain the register based on size
    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
        return false;
    } else if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
        return false;
    }
    // Convert to target-independent IMPLICIT_DEF (keeps the vreg defined)
    MI.setDesc(TII.get(TargetOpcode::IMPLICIT_DEF));
    return true;
  }

  case TargetOpcode::G_PHI: {
    // PHI nodes become machine PHI nodes
    const DebugLoc &DL = MI.getDebugLoc();
    Register DstReg = MI.getOperand(0).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    // Constrain the destination and all incoming values
    if (DstTy.getSizeInBits() <= 8) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
        return false;
      for (unsigned i = 1; i < MI.getNumOperands(); i += 2) {
        Register SrcReg = MI.getOperand(i).getReg();
        if (!RBI.constrainGenericRegister(SrcReg, Z80::GR8RegClass, MRI))
          return false;
      }
    } else if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI))
        return false;
      for (unsigned i = 1; i < MI.getNumOperands(); i += 2) {
        Register SrcReg = MI.getOperand(i).getReg();
        if (!RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
          return false;
      }
    }

    MachineInstrBuilder MIB =
        BuildMI(MBB, MI, DL, TII.get(TargetOpcode::PHI), DstReg);
    for (unsigned i = 1; i < MI.getNumOperands(); i += 2) {
      MIB.addReg(MI.getOperand(i).getReg());
      MIB.addMBB(MI.getOperand(i + 1).getMBB());
    }
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_UNMERGE_VALUES: {
    Register LoReg = MI.getOperand(0).getReg();
    Register HiReg = MI.getOperand(1).getReg();
    Register SrcReg = MI.getOperand(2).getReg();
    const LLT LoTy = MRI.getType(LoReg);

    if (LoTy.getSizeInBits() > 8)
      llvm_unreachable("s32+ G_UNMERGE_VALUES must be folded by combiner "
                       "before instruction selection");

    // s8+s8 from s16: extract low and high bytes using sub-register COPYs
    if (!RBI.constrainGenericRegister(LoReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(HiReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(SrcReg, Z80::GR16RegClass, MRI))
      return false;

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), LoReg)
        .addReg(SrcReg, RegState{}, Z80::sub_lo);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), HiReg)
        .addReg(SrcReg, RegState{}, Z80::sub_hi);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_MERGE_VALUES:
  case TargetOpcode::G_BUILD_VECTOR: {
    Register DstReg = MI.getOperand(0).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() > 16)
      llvm_unreachable("s32+ G_MERGE_VALUES must be folded by combiner "
                       "before instruction selection");

    // s16 from s8+s8: combine using REG_SEQUENCE.
    Register LoReg = MI.getOperand(1).getReg();
    Register HiReg = MI.getOperand(2).getReg();

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(LoReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(HiReg, Z80::GR8RegClass, MRI))
      return false;

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::REG_SEQUENCE),
            DstReg)
        .addReg(LoReg)
        .addImm(Z80::sub_lo)
        .addReg(HiReg)
        .addImm(Z80::sub_hi);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_UADDO: {
    // Unsigned add with overflow detection
    // %result, %overflow = G_UADDO %a, %b
    Register DstReg = MI.getOperand(0).getReg();
    Register OverflowReg = MI.getOperand(1).getReg();
    Register Src1Reg = MI.getOperand(2).getReg();
    Register Src2Reg = MI.getOperand(3).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 8) {
      // 8-bit unsigned add with overflow: ADD A,r sets carry flag.
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
        return false;

      // Check for constant RHS to use ADD_A_n
      MachineInstr *Src2Def = MRI.getVRegDef(Src2Reg);
      bool Src2IsConst = Src2Def &&
                         Src2Def->getOpcode() == TargetOpcode::G_CONSTANT;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(Src1Reg);
      if (Src2IsConst) {
        int64_t Val = Src2Def->getOperand(1).getCImm()->getSExtValue();
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_A_n))
            .addImm(Val & 0xFF);
      } else {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_A_r))
            .addReg(Src2Reg);
      }

      if (!MRI.use_nodbg_empty(OverflowReg)) {
        // Overflow is used — save sum, then materialize carry.
        if (!RBI.constrainGenericRegister(OverflowReg, Z80::GR8RegClass, MRI))
          return false;
        // Save the sum before SBC A,A destroys it.
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
        // SBC A,A; AND 1 → A = carry (0 or 1)
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                OverflowReg)
            .addReg(Z80::A);
      } else {
        // Overflow unused — just copy the sum.
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16_BCDERegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16RegClass, MRI))
        return false;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src2Reg);

      if (!MRI.use_nodbg_empty(OverflowReg)) {
        if (!RBI.constrainGenericRegister(OverflowReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_HL_rr_CO))
            .addReg(Src1Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                OverflowReg)
            .addReg(Z80::A);
      } else {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADD_HL_rr))
            .addReg(Src1Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_SADDO: {
    // Signed add with overflow detection
    // %result, %overflow = G_SADDO %a, %b
    Register DstReg = MI.getOperand(0).getReg();
    Register OverflowReg = MI.getOperand(1).getReg();
    Register Src1Reg = MI.getOperand(2).getReg();
    Register Src2Reg = MI.getOperand(3).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const auto &STI = MF.getSubtarget<Z80Subtarget>();

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
        return false;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src1Reg);

      if (STI.hasSM83()) {
        // SM83: combined add + overflow detection (no P/V flag).
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SM83_SADDO_HL_rr))
            .addReg(Src2Reg);
      } else {
        // Z80: AND A; ADC HL,rr — sets P/V for signed overflow.
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SADD_HL_rr))
            .addReg(Src2Reg);
      }

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);

      if (!MRI.use_nodbg_empty(OverflowReg)) {
        if (!RBI.constrainGenericRegister(OverflowReg, Z80::GR8RegClass, MRI))
          return false;
        if (STI.hasSM83()) {
          // SM83: overflow already in A from SM83_SADDO_HL_rr.
        } else {
          // Z80: CAPTURE_PV reads P/V flag (bit 2 of F) into A as 0 or 1.
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CAPTURE_PV));
        }
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                OverflowReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_SSUBO: {
    // Signed subtract with overflow detection
    // %result, %overflow = G_SSUBO %a, %b
    Register DstReg = MI.getOperand(0).getReg();
    Register OverflowReg = MI.getOperand(1).getReg();
    Register Src1Reg = MI.getOperand(2).getReg();
    Register Src2Reg = MI.getOperand(3).getReg();
    const LLT DstTy = MRI.getType(DstReg);
    const auto &STI = MF.getSubtarget<Z80Subtarget>();

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
        return false;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src1Reg);

      if (STI.hasSM83()) {
        // SM83: combined sub + overflow detection (no P/V flag).
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SM83_SSUBO_HL_rr))
            .addReg(Src2Reg);
      } else {
        // Z80: AND A; SBC HL,rr — sets P/V for signed overflow.
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_HL_rr))
            .addReg(Src2Reg);
      }

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);

      if (!MRI.use_nodbg_empty(OverflowReg)) {
        if (!RBI.constrainGenericRegister(OverflowReg, Z80::GR8RegClass, MRI))
          return false;
        if (STI.hasSM83()) {
          // SM83: overflow already in A from SM83_SSUBO_HL_rr.
        } else {
          // Z80: CAPTURE_PV reads P/V flag (bit 2 of F) into A as 0 or 1.
          BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CAPTURE_PV));
        }
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                OverflowReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_UADDE: {
    // Unsigned add with carry in/out (for chaining)
    // %result, %carry_out = G_UADDE %a, %b, %carry_in
    Register DstReg = MI.getOperand(0).getReg();
    Register CarryOutReg = MI.getOperand(1).getReg();
    Register Src1Reg = MI.getOperand(2).getReg();
    Register Src2Reg = MI.getOperand(3).getReg();
    Register CarryInReg = MI.getOperand(4).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(CarryInReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
        return false;

      // Use atomic pseudo ADC_HL_rr_CIO which combines carry restoration
      // (LD A,carry; RRCA) + ADC HL,rr + carry capture (SBC A,A; AND 1)
      // into a single indivisible instruction.
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::ADC_HL_rr_CIO))
          .addReg(Src2Reg)
          .addReg(CarryInReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);

      // Carry out is always captured inside the atomic pseudo (in A).
      // Copy it to the virtual register only if used.
      if (!MRI.use_nodbg_empty(CarryOutReg)) {
        if (!RBI.constrainGenericRegister(CarryOutReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                CarryOutReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_USUBO: {
    // Unsigned subtract with overflow (borrow) detection
    Register DstReg = MI.getOperand(0).getReg();
    Register OverflowReg = MI.getOperand(1).getReg();
    Register Src1Reg = MI.getOperand(2).getReg();
    Register Src2Reg = MI.getOperand(3).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 8) {
      // 8-bit unsigned sub with borrow: SUB A,r sets carry on borrow.
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
        return false;

      MachineInstr *Src2Def = MRI.getVRegDef(Src2Reg);
      bool Src2IsConst = Src2Def &&
                         Src2Def->getOpcode() == TargetOpcode::G_CONSTANT;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(Src1Reg);
      if (Src2IsConst) {
        int64_t Val = Src2Def->getOperand(1).getCImm()->getSExtValue();
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_n))
            .addImm(Val & 0xFF);
      } else {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_r))
            .addReg(Src2Reg);
      }

      if (!MRI.use_nodbg_empty(OverflowReg)) {
        if (!RBI.constrainGenericRegister(OverflowReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_A_A));
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::AND_n)).addImm(1);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                OverflowReg)
            .addReg(Z80::A);
      } else {
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
        return false;

      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src1Reg);

      if (!MRI.use_nodbg_empty(OverflowReg)) {
        // Borrow output needed: use atomic pseudo that combines
        // AND A; SBC HL,rr + borrow capture (SBC A,A; AND 1).
        if (!RBI.constrainGenericRegister(OverflowReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_HL_rr_BO))
            .addReg(Src2Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                OverflowReg)
            .addReg(Z80::A);
      } else {
        // No borrow output needed: plain subtraction.
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SUB_HL_rr))
            .addReg(Src2Reg);
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
            .addReg(Z80::HL);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_USUBE: {
    // Unsigned subtract with borrow in/out (for chaining)
    Register DstReg = MI.getOperand(0).getReg();
    Register BorrowOutReg = MI.getOperand(1).getReg();
    Register Src1Reg = MI.getOperand(2).getReg();
    Register Src2Reg = MI.getOperand(3).getReg();
    Register BorrowInReg = MI.getOperand(4).getReg();
    const LLT DstTy = MRI.getType(DstReg);

    if (DstTy.getSizeInBits() <= 16) {
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(BorrowInReg, Z80::GR8RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src1Reg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(Src2Reg, Z80::GR16_BCDERegClass, MRI))
        return false;

      // Use atomic pseudo SBC_HL_rr_BIO which combines borrow restoration
      // (LD A,borrow; RRCA) + SBC HL,rr + borrow capture (SBC A,A; AND 1).
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(Src1Reg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::SBC_HL_rr_BIO))
          .addReg(Src2Reg)
          .addReg(BorrowInReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::HL);

      if (!MRI.use_nodbg_empty(BorrowOutReg)) {
        if (!RBI.constrainGenericRegister(BorrowOutReg, Z80::GR8RegClass, MRI))
          return false;
        BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY),
                BorrowOutReg)
            .addReg(Z80::A);
      }
      MI.eraseFromParent();
      return true;
    }
    return false;
  }

  case TargetOpcode::G_MUL:
    if (selectMulByConst(MI))
      return true;
    if (selectMul8(MI))
      return true;
    if (STI.inlineI16Runtime())
      return selectInline16(MI, Z80::MUL16);
    return selectRuntimeLibCall16(MI, "__mulhi3");

  case TargetOpcode::G_UMULH:
    return selectRuntimeLibCall16(MI, "__umulhi3");

  case TargetOpcode::G_SDIV:
    if (selectSDivMod8(MI, /*IsDiv=*/true))
      return true;
    if (tryNarrowSDivMod16(MI, /*IsDiv=*/true))
      return true;
    if (STI.inlineI16Runtime())
      return selectInline16(MI, Z80::SDIV16);
    return selectRuntimeLibCall16(MI, "__divhi3");

  case TargetOpcode::G_UDIV:
    if (selectUDivMod8(MI, /*IsDiv=*/true))
      return true;
    if (STI.inlineI16Runtime())
      return selectInline16(MI, Z80::UDIV16);
    return selectRuntimeLibCall16(MI, "__udivhi3");

  case TargetOpcode::G_SREM:
    if (selectSDivMod8(MI, /*IsDiv=*/false))
      return true;
    if (tryNarrowSDivMod16(MI, /*IsDiv=*/false))
      return true;
    if (STI.inlineI16Runtime())
      return selectInline16(MI, Z80::SMOD16);
    return selectRuntimeLibCall16(MI, "__modhi3");

  case TargetOpcode::G_UREM:
    if (selectUDivMod8(MI, /*IsDiv=*/false))
      return true;
    if (STI.inlineI16Runtime())
      return selectInline16(MI, Z80::UMOD16);
    return selectRuntimeLibCall16(MI, "__umodhi3");

  case TargetOpcode::G_UDIVREM:
  case TargetOpcode::G_SDIVREM: {
    // Fused divrem: one runtime call returns both quotient and remainder.
    // Z80:  __udivhi3: HL=dividend, DE=divisor → DE=quot, HL=rem
    // SM83: __udivhi3: DE=dividend, BC=divisor → BC=quot, HL=rem
    Register QuotReg = MI.getOperand(0).getReg();
    Register RemReg = MI.getOperand(1).getReg();
    Register LHSReg = MI.getOperand(2).getReg();
    Register RHSReg = MI.getOperand(3).getReg();

    if (MRI.getType(QuotReg).getSizeInBits() > 16)
      return false;

    // Inline runtime has no fused divrem pseudo — expand to separate ops.
    if (STI.inlineI16Runtime()) {
      bool IsSigned = MI.getOpcode() == TargetOpcode::G_SDIVREM;
      unsigned DivOpc = IsSigned ? Z80::SDIV16 : Z80::UDIV16;
      unsigned ModOpc = IsSigned ? Z80::SMOD16 : Z80::UMOD16;

      if (!RBI.constrainGenericRegister(QuotReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(RemReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(LHSReg, Z80::GR16RegClass, MRI) ||
          !RBI.constrainGenericRegister(RHSReg, Z80::GR16RegClass, MRI))
        return false;

      const DebugLoc &DL = MI.getDebugLoc();

      // Quotient
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL).addReg(LHSReg);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::DE).addReg(RHSReg);
      BuildMI(MBB, MI, DL, TII.get(DivOpc));
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), QuotReg).addReg(Z80::DE);

      // Remainder
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::HL).addReg(LHSReg);
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), Z80::DE).addReg(RHSReg);
      BuildMI(MBB, MI, DL, TII.get(ModOpc));
      BuildMI(MBB, MI, DL, TII.get(TargetOpcode::COPY), RemReg).addReg(Z80::DE);

      MI.eraseFromParent();
      return true;
    }

    if (!RBI.constrainGenericRegister(QuotReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RemReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(LHSReg, Z80::GR16RegClass, MRI) ||
        !RBI.constrainGenericRegister(RHSReg, Z80::GR16RegClass, MRI))
      return false;

    bool IsSigned = MI.getOpcode() == TargetOpcode::G_SDIVREM;
    const char *FuncName = IsSigned ? "__divhi3" : "__udivhi3";
    Module *M = const_cast<Module *>(MF.getFunction().getParent());
    FunctionCallee Func = M->getOrInsertFunction(
        FuncName, FunctionType::get(Type::getInt16Ty(M->getContext()),
                                    {Type::getInt16Ty(M->getContext()),
                                     Type::getInt16Ty(M->getContext())},
                                    false));
    GlobalValue *GV = cast<GlobalValue>(Func.getCallee());

    if (STI.hasSM83()) {
      // SM83: DE=dividend, BC=divisor → BC=quot, HL=rem
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::DE)
          .addReg(LHSReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::BC)
          .addReg(RHSReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CALL_nn))
          .addGlobalAddress(GV)
          .addUse(Z80::DE, RegState::Implicit)
          .addUse(Z80::BC, RegState::Implicit);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), QuotReg)
          .addReg(Z80::BC);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), RemReg)
          .addReg(Z80::HL);
    } else {
      // Z80: HL=dividend, DE=divisor → DE=quot, HL=rem
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::HL)
          .addReg(LHSReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::DE)
          .addReg(RHSReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::CALL_nn))
          .addGlobalAddress(GV)
          .addUse(Z80::HL, RegState::Implicit)
          .addUse(Z80::DE, RegState::Implicit);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), QuotReg)
          .addReg(Z80::DE);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), RemReg)
          .addReg(Z80::HL);
    }
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_UADDSAT:
  case TargetOpcode::G_USUBSAT:
  case TargetOpcode::G_SADDSAT:
  case TargetOpcode::G_SSUBSAT: {
    // i8 saturating arithmetic — select to pseudo for ExpandPseudo.
    Register DstReg = MI.getOperand(0).getReg();
    Register Src1Reg = MI.getOperand(1).getReg();
    Register Src2Reg = MI.getOperand(2).getReg();

    if (MRI.getType(DstReg).getSizeInBits() != 8)
      return false;

    if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(Src1Reg, Z80::GR8RegClass, MRI) ||
        !RBI.constrainGenericRegister(Src2Reg, Z80::GR8RegClass, MRI))
      return false;

    unsigned PseudoOpc;
    switch (MI.getOpcode()) {
    case TargetOpcode::G_UADDSAT:
      PseudoOpc = Z80::UADDSAT8;
      break;
    case TargetOpcode::G_USUBSAT:
      PseudoOpc = Z80::USUBSAT8;
      break;
    case TargetOpcode::G_SADDSAT:
      PseudoOpc = Z80::SADDSAT8;
      break;
    case TargetOpcode::G_SSUBSAT:
      PseudoOpc = Z80::SSUBSAT8;
      break;
    default:
      llvm_unreachable("unexpected sat opcode");
    }

    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
        .addReg(Src1Reg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(PseudoOpc)).addReg(Src2Reg);
    BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
        .addReg(Z80::A);
    MI.eraseFromParent();
    return true;
  }

  case TargetOpcode::G_INTRINSIC:
  case TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS: {
    // Handle Z80-specific intrinsics
    unsigned IntrinsicID = cast<GIntrinsic>(MI).getIntrinsicID();

    switch (IntrinsicID) {
    case Intrinsic::z80_in: {
      // i8 @llvm.z80.in(i8 port)
      // IN A,(C) where C contains the port number
      Register DstReg = MI.getOperand(0).getReg();
      Register PortReg = MI.getOperand(2).getReg();

      // Constrain port register to C
      if (!RBI.constrainGenericRegister(PortReg, Z80::GR8RegClass, MRI))
        return false;
      if (!RBI.constrainGenericRegister(DstReg, Z80::GR8RegClass, MRI))
        return false;

      // Move port to C if not already there
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::C)
          .addReg(PortReg);

      // IN A,(C)
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::IN_A_C))
          .addDef(Z80::A, RegState::Implicit);

      // Copy result from A to destination
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), DstReg)
          .addReg(Z80::A);

      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_out: {
      // void @llvm.z80.out(i8 port, i8 value)
      // OUT (C),A where C contains the port number
      Register PortReg = MI.getOperand(1).getReg();
      Register ValueReg = MI.getOperand(2).getReg();

      // Constrain registers
      if (!RBI.constrainGenericRegister(PortReg, Z80::GR8RegClass, MRI))
        return false;
      if (!RBI.constrainGenericRegister(ValueReg, Z80::GR8RegClass, MRI))
        return false;

      // Move port to C
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::C)
          .addReg(PortReg);

      // Move value to A
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(ValueReg);

      // OUT (C),A
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::OUT_C_A));

      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_halt: {
      // void @llvm.z80.halt()
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::HALT));
      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_di: {
      // void @llvm.z80.di()
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::DI));
      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_ei: {
      // void @llvm.z80.ei()
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::EI));
      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_nop: {
      // void @llvm.z80.nop()
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::NOP));
      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_im2: {
      // void @llvm.z80.im2()
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::IM_2));
      MI.eraseFromParent();
      return true;
    }

    case Intrinsic::z80_set_i: {
      // void @llvm.z80.set_i(i8 val) -> LD I,A (the value must be in A)
      Register ValueReg = MI.getOperand(1).getReg();
      if (!RBI.constrainGenericRegister(ValueReg, Z80::GR8RegClass, MRI))
        return false;
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(TargetOpcode::COPY), Z80::A)
          .addReg(ValueReg);
      BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(Z80::LD_I_A));
      MI.eraseFromParent();
      return true;
    }

    default:
      return false;
    }
  }
  }

  return false;
}

InstructionSelector *llvm::createZ80InstructionSelector(
    const Z80TargetMachine &TM, Z80Subtarget &STI, Z80RegisterBankInfo &RBI) {
  return new Z80InstructionSelector(TM, STI, RBI);
}
